/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/Users/nxf47999/zephyrproject/zephyr/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /cpus
 *   4   /cpus/power-states
 *   5   /cpus/power-states/idle
 *   6   /cpus/power-states/suspend
 *   7   /cpus/cpu@0
 *   8   /cpus/cpu@0/mpu@e000ed90
 *   9   /soc
 *   10  /soc/peripheral@50000000
 *   11  /soc/peripheral@50000000/hsgpio@100000
 *   12  /soc/peripheral@50000000/hsgpio@100000/gpio@0
 *   13  /leds
 *   14  /leds/led_1
 *   15  /soc/timer@e000e010
 *   16  /soc/peripheral@50000000/aon_soc_ctrl@5000800
 *   17  /soc/peripheral@50000000/clkctl@1000
 *   18  /soc/interrupt-controller@e000e100
 *   19  /soc/peripheral@50000000/clkctl@21000
 *   20  /soc/peripheral@50000000/ctimer@28000
 *   21  /soc/peripheral@50000000/ctimer@29000
 *   22  /soc/peripheral@50000000/ctimer@2a000
 *   23  /soc/peripheral@50000000/ctimer@2b000
 *   24  /soc/peripheral@50000000/dma-controller@104000
 *   25  /soc/peripheral@50000000/reset@20000
 *   26  /soc/peripheral@50000000/flexcom@126000
 *   27  /soc/peripheral@50000000/mci_iomux@4000
 *   28  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart
 *   29  /soc/peripheral@50000000/flexcomm@106000
 *   30  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi
 *   31  /soc/peripheral@50000000/flexcomm@107000
 *   32  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c
 *   33  /soc/peripheral@50000000/flexcomm@108000
 *   34  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart
 *   35  /soc/peripheral@50000000/flexcomm@109000
 *   36  /soc/peripheral@50000000/hci_ble
 *   37  /soc/peripheral@50000000/lcdic@128000
 *   38  /soc/peripheral@50000000/nxp_wifi
 *   39  /soc/peripheral@50000000/pint@25000
 *   40  /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0
 *   41  /soc/peripheral@50000000/pwm@146000
 *   42  /soc/peripheral@50000000/random@14000
 *   43  /soc/peripheral@50000000/soc_ctrl@5001000
 *   44  /soc/peripheral@50000000/timers@13b000
 *   45  /soc/peripheral@50000000/usbotg@145000
 *   46  /soc/peripheral@50000000/watchdog@e000
 *   47  /soc/peripheral@50000000/dmic@121000
 *   48  /soc/peripheral@50000000/dmic@121000/dmic-channel@0
 *   49  /soc/peripheral@50000000/dmic@121000/dmic-channel@1
 *   50  /soc/peripheral@50000000/dmic@121000/dmic-channel@2
 *   51  /soc/peripheral@50000000/dmic@121000/dmic-channel@3
 *   52  /soc/peripheral@50000000/enet@138000
 *   53  /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio
 *   54  /soc/peripheral@50000000/enet@138000/mdio
 *   55  /soc/peripheral@50000000/enet@138000/ptp-clock
 *   56  /soc/peripheral@50000000/hsgpio@100000/gpio@1
 *   57  /soc/peripheral@50000000/enet@138000/mdio/phy@2
 *   58  /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet
 *   59  /soc/peripheral@50000000/enet@138000/ethernet
 *   60  /soc/peripheral@50000000/gau
 *   61  /soc/peripheral@50000000/gau/dac@38200
 *   62  /soc/peripheral@50000000/gau/gau_adc0@38000
 *   63  /soc/peripheral@50000000/gau/gau_adc1@38100
 *   64  /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet/group0
 *   65  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart/group0
 *   66  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi/group0
 *   67  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c/group0
 *   68  /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart/group0
 *   69  /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio/group0
 *   70  /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0/group0
 *   71  /soc/peripheral@50000000/mrt@2d000
 *   72  /soc/peripheral@50000000/mrt@2d000/mrt0_channel@0
 *   73  /soc/peripheral@50000000/mrt@2d000/mrt0_channel@1
 *   74  /soc/peripheral@50000000/mrt@2d000/mrt0_channel@2
 *   75  /soc/peripheral@50000000/mrt@2d000/mrt0_channel@3
 *   76  /soc/peripheral@50000000/reset@0
 *   77  /soc/peripheral@50000000/mrt@3f000
 *   78  /soc/peripheral@50000000/mrt@3f000/mrt1_channel@0
 *   79  /soc/peripheral@50000000/mrt@3f000/mrt1_channel@1
 *   80  /soc/peripheral@50000000/mrt@3f000/mrt1_channel@2
 *   81  /soc/peripheral@50000000/mrt@3f000/mrt1_channel@3
 *   82  /soc/peripheral@50000000/pmu@31000
 *   83  /soc/peripheral@50000000/pmu@31000/pin0
 *   84  /soc/peripheral@50000000/pmu@31000/pin1
 *   85  /soc/peripheral@50000000/spi@134000
 *   86  /soc/peripheral@50000000/spi@134000/aps6404l@2
 *   87  /soc/peripheral@50000000/spi@134000/w25q512jvfiq@0
 *   88  /soc/sram@30000000
 *   89  /soc/sram@30000000/memory@0
 *   90  /soc/sram@30000000/memory@40000
 *   91  /sram@41380000
 *   92  /sram@41380000/memory@0
 *   93  /sram@443C0000
 *   94  /sram@443C0000/memory@0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 7
#define DT_N_CHILD_NUM_STATUS_OKAY 7
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_sram_41380000) fn(DT_N_S_sram_443c0000) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_41380000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_443c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_sram_41380000, __VA_ARGS__) fn(DT_N_S_sram_443c0000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_41380000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_443c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_sram_41380000) fn(DT_N_S_sram_443c0000) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_41380000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_443c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_sram_41380000, __VA_ARGS__) fn(DT_N_S_sram_443c0000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_41380000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sram_443c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /cpus */ \
	9, /* /soc */ \
	13, /* /leds */ \
	91, /* /sram@41380000 */ \
	93, /* /sram@443C0000 */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 3
#define DT_N_S_cpus_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	4, /* /cpus/power-states */ \
	7, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"
#define DT_N_S_cpus_S_power_states_FULL_NAME_UNQUOTED power-states
#define DT_N_S_cpus_S_power_states_FULL_NAME_TOKEN power_states
#define DT_N_S_cpus_S_power_states_FULL_NAME_UPPER_TOKEN POWER_STATES

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 2
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 4
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	3, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	5, /* /cpus/power-states/idle */ \
	6, /* /cpus/power-states/suspend */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/idle
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_idle
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_idle_PATH "/cpus/power-states/idle"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME "idle"
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_UNQUOTED idle
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_TOKEN idle
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_UPPER_TOKEN IDLE

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_idle_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_idle_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_NODELABEL(fn) fn(idle)
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_NODELABEL_VARGS(fn, ...) fn(idle, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_idle_ORD 5
#define DT_N_S_cpus_S_power_states_S_idle_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_idle_REQUIRES_ORDS \
	4, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_idle_SUPPORTS_ORDS \
	7, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_idle_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_idle
#define DT_N_NODELABEL_idle            DT_N_S_cpus_S_power_states_S_idle

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_idle_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_idle_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_idle_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UNQUOTED runtime-idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0 "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_ENUM_IDX 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_ENUM_VAL_runtime_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us 0
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_exit_latency_us 0
#define DT_N_S_cpus_S_power_states_S_idle_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_idle_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/suspend
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_suspend
 *
 * Binding (compatible = nxp,pdcfg-power):
 *   $ZEPHYR_BASE\dts\bindings\power\nxp,pdcfg-power.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_suspend_PATH "/cpus/power-states/suspend"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME "suspend"
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME_UNQUOTED suspend
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME_TOKEN suspend
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME_UPPER_TOKEN SUSPEND

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_suspend_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_suspend_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_NODELABEL(fn) fn(suspend)
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_NODELABEL_VARGS(fn, ...) fn(suspend, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_suspend_ORD 6
#define DT_N_S_cpus_S_power_states_S_suspend_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_suspend_REQUIRES_ORDS \
	4, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_suspend_SUPPORTS_ORDS \
	7, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_suspend_EXISTS 1
#define DT_N_INST_0_nxp_pdcfg_power    DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_NODELABEL_suspend         DT_N_S_cpus_S_power_states_S_suspend

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_suspend_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MATCHES_nxp_pdcfg_power 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_0 "pdcfg-power"
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_1 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_1 "power-state"
#define DT_N_S_cpus_S_power_states_S_suspend_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_suspend_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config {1572864 /* 0x180000 */, 0 /* 0x0 */, 4 /* 0x4 */, 256 /* 0x100 */, 0 /* 0x0 */}
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_0 1572864
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_1 0
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_2_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_2 4
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_3_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_3 256
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_4_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_IDX_4 0
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 0) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 1) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 2) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 3) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 4)
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 4)
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 1, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 2, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 3, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 4, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_power_states_S_suspend, deep_sleep_config, 4, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_LEN 5
#define DT_N_S_cpus_S_power_states_S_suspend_P_deep_sleep_config_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_min_residency_us 500
#define DT_N_S_cpus_S_power_states_S_suspend_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_exit_latency_us 120
#define DT_N_S_cpus_S_power_states_S_suspend_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_suspend_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33f):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 7
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	3, /* /cpus */ \
	5, /* /cpus/power-states/idle */ \
	6, /* /cpus/power-states/suspend */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	8, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0         DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33F
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 8
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	7, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 4
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 9
#define DT_N_S_soc_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	15, /* /soc/timer@e000e010 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	88, /* /soc/sram@30000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_PATH "/soc/peripheral@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME "peripheral@50000000"
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UNQUOTED peripheral@50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_TOKEN peripheral_50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UPPER_TOKEN PERIPHERAL_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL(fn) fn(peripheral)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(peripheral, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM 34
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM_STATUS_OKAY 27
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_ORD 10
#define DT_N_S_soc_S_peripheral_50000000_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_SUPPORTS_ORDS \
	11, /* /soc/peripheral@50000000/hsgpio@100000 */ \
	16, /* /soc/peripheral@50000000/aon_soc_ctrl@5000800 */ \
	17, /* /soc/peripheral@50000000/clkctl@1000 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	20, /* /soc/peripheral@50000000/ctimer@28000 */ \
	21, /* /soc/peripheral@50000000/ctimer@29000 */ \
	22, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	23, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */ \
	26, /* /soc/peripheral@50000000/flexcom@126000 */ \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */ \
	29, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	31, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	33, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	35, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	36, /* /soc/peripheral@50000000/hci_ble */ \
	37, /* /soc/peripheral@50000000/lcdic@128000 */ \
	38, /* /soc/peripheral@50000000/nxp_wifi */ \
	39, /* /soc/peripheral@50000000/pint@25000 */ \
	41, /* /soc/peripheral@50000000/pwm@146000 */ \
	42, /* /soc/peripheral@50000000/random@14000 */ \
	43, /* /soc/peripheral@50000000/soc_ctrl@5001000 */ \
	44, /* /soc/peripheral@50000000/timers@13b000 */ \
	45, /* /soc/peripheral@50000000/usbotg@145000 */ \
	46, /* /soc/peripheral@50000000/watchdog@e000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */ \
	52, /* /soc/peripheral@50000000/enet@138000 */ \
	60, /* /soc/peripheral@50000000/gau */ \
	71, /* /soc/peripheral@50000000/mrt@2d000 */ \
	76, /* /soc/peripheral@50000000/reset@0 */ \
	77, /* /soc/peripheral@50000000/mrt@3f000 */ \
	82, /* /soc/peripheral@50000000/pmu@31000 */ \
	85, /* /soc/peripheral@50000000/spi@134000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_EXISTS 1
#define DT_N_NODELABEL_peripheral DT_N_S_soc_S_peripheral_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_LENGTH 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/hsgpio@100000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_PATH "/soc/peripheral@50000000/hsgpio@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FULL_NAME "hsgpio@100000"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FULL_NAME_UNQUOTED hsgpio@100000
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FULL_NAME_TOKEN hsgpio_100000
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FULL_NAME_UPPER_TOKEN HSGPIO_100000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_NODELABEL(fn) fn(hsgpio)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(hsgpio, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_ORD 11
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_SUPPORTS_ORDS \
	12, /* /soc/peripheral@50000000/hsgpio@100000/gpio@0 */ \
	56, /* /soc/peripheral@50000000/hsgpio@100000/gpio@1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000
#define DT_N_NODELABEL_hsgpio    DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_reg {1048576 /* 0x100000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/hsgpio@100000/gpio@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_PATH "/soc/peripheral@50000000/hsgpio@100000/gpio@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FULL_NAME "gpio@0"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FULL_NAME_UNQUOTED gpio@0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FULL_NAME_TOKEN gpio_0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FULL_NAME_UPPER_TOKEN GPIO_0

/* Node parent (/soc/peripheral@50000000/hsgpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_NODELABEL(fn) fn(hsgpio0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(hsgpio0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_ORD 12
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000/hsgpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_SUPPORTS_ORDS \
	13, /* /leds */ \
	14, /* /leds/led_1 */ \
	57, /* /soc/peripheral@50000000/enet@138000/mdio/phy@2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_EXISTS 1
#define DT_N_INST_0_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0
#define DT_N_NODELABEL_hsgpio0        DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_STRING_UNQUOTED pint
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_STRING_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_STRING_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_IDX_0_ENUM_VAL_pint_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 1
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 13
#define DT_N_S_leds_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	12, /* /soc/peripheral@50000000/hsgpio@100000/gpio@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	14, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(green_led)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 14
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/hsgpio@100000/gpio@0 */ \
	13, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 12
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 15
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/aon_soc_ctrl@5000800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800
 *
 * Binding (compatible = nxp,rw-soc-ctrl):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,rw-soc-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_PATH "/soc/peripheral@50000000/aon_soc_ctrl@5000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FULL_NAME "aon_soc_ctrl@5000800"
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FULL_NAME_UNQUOTED aon_soc_ctrl@5000800
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FULL_NAME_TOKEN aon_soc_ctrl_5000800
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FULL_NAME_UPPER_TOKEN AON_SOC_CTRL_5000800

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_NODELABEL(fn) fn(aon_soc_ctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_NODELABEL_VARGS(fn, ...) fn(aon_soc_ctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_ORD 16
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_EXISTS 1
#define DT_N_INST_0_nxp_rw_soc_ctrl DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800
#define DT_N_NODELABEL_aon_soc_ctrl DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_REG_IDX_0_VAL_ADDRESS 1426065408 /* 0x55000800 */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_COMPAT_MATCHES_nxp_rw_soc_ctrl 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_COMPAT_MODEL_IDX_0 "rw-soc-ctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_reg {83888128 /* 0x5000800 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_reg_IDX_0 83888128
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible {"nxp,rw-soc-ctrl"}
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_IDX_0 "nxp,rw-soc-ctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_IDX_0_STRING_UNQUOTED nxp,rw-soc-ctrl
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_IDX_0_STRING_TOKEN nxp_rw_soc_ctrl
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RW_SOC_CTRL
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clkctl@1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PATH "/soc/peripheral@50000000/clkctl@1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME "clkctl@1000"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME_UNQUOTED clkctl@1000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME_TOKEN clkctl_1000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME_UPPER_TOKEN CLKCTL_1000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_NODELABEL(fn) fn(clkctl0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkctl0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_ORD 17
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
#define DT_N_NODELABEL_clkctl0     DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_VAL_ADDRESS 1342181376 /* 0x50001000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg {4096 /* 0x1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_0 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 18
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	20, /* /soc/peripheral@50000000/ctimer@28000 */ \
	21, /* /soc/peripheral@50000000/ctimer@29000 */ \
	22, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	23, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	26, /* /soc/peripheral@50000000/flexcom@126000 */ \
	29, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	31, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	33, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	35, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	36, /* /soc/peripheral@50000000/hci_ble */ \
	37, /* /soc/peripheral@50000000/lcdic@128000 */ \
	38, /* /soc/peripheral@50000000/nxp_wifi */ \
	39, /* /soc/peripheral@50000000/pint@25000 */ \
	41, /* /soc/peripheral@50000000/pwm@146000 */ \
	42, /* /soc/peripheral@50000000/random@14000 */ \
	44, /* /soc/peripheral@50000000/timers@13b000 */ \
	45, /* /soc/peripheral@50000000/usbotg@145000 */ \
	46, /* /soc/peripheral@50000000/watchdog@e000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */ \
	55, /* /soc/peripheral@50000000/enet@138000/ptp-clock */ \
	59, /* /soc/peripheral@50000000/enet@138000/ethernet */ \
	61, /* /soc/peripheral@50000000/gau/dac@38200 */ \
	62, /* /soc/peripheral@50000000/gau/gau_adc0@38000 */ \
	63, /* /soc/peripheral@50000000/gau/gau_adc1@38100 */ \
	71, /* /soc/peripheral@50000000/mrt@2d000 */ \
	77, /* /soc/peripheral@50000000/mrt@3f000 */ \
	83, /* /soc/peripheral@50000000/pmu@31000/pin0 */ \
	84, /* /soc/peripheral@50000000/pmu@31000/pin1 */ \
	85, /* /soc/peripheral@50000000/spi@134000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clkctl@21000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PATH "/soc/peripheral@50000000/clkctl@21000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME "clkctl@21000"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME_UNQUOTED clkctl@21000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME_TOKEN clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME_UPPER_TOKEN CLKCTL_21000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_NODELABEL(fn) fn(clkctl1)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkctl1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_ORD 19
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_SUPPORTS_ORDS \
	20, /* /soc/peripheral@50000000/ctimer@28000 */ \
	21, /* /soc/peripheral@50000000/ctimer@29000 */ \
	22, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	23, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	26, /* /soc/peripheral@50000000/flexcom@126000 */ \
	29, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	31, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	33, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	35, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	37, /* /soc/peripheral@50000000/lcdic@128000 */ \
	41, /* /soc/peripheral@50000000/pwm@146000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */ \
	52, /* /soc/peripheral@50000000/enet@138000 */ \
	55, /* /soc/peripheral@50000000/enet@138000/ptp-clock */ \
	71, /* /soc/peripheral@50000000/mrt@2d000 */ \
	77, /* /soc/peripheral@50000000/mrt@3f000 */ \
	85, /* /soc/peripheral@50000000/spi@134000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_NODELABEL_clkctl1     DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_VAL_ADDRESS 1342312448 /* 0x50021000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg {135168 /* 0x21000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_0 135168
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@28000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PATH "/soc/peripheral@50000000/ctimer@28000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME "ctimer@28000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME_UNQUOTED ctimer@28000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME_TOKEN ctimer_28000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME_UPPER_TOKEN CTIMER_28000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_NODELABEL(fn) fn(ctimer0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_ORD 20
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000
#define DT_N_NODELABEL_ctimer0     DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_VAL_ADDRESS 1342341120 /* 0x50028000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg {163840 /* 0x28000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_0 163840
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@29000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PATH "/soc/peripheral@50000000/ctimer@29000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME "ctimer@29000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME_UNQUOTED ctimer@29000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME_TOKEN ctimer_29000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME_UPPER_TOKEN CTIMER_29000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_NODELABEL(fn) fn(ctimer1)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_ORD 21
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000
#define DT_N_NODELABEL_ctimer1     DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_VAL_ADDRESS 1342345216 /* 0x50029000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg {167936 /* 0x29000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_0 167936
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PATH "/soc/peripheral@50000000/ctimer@2a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME "ctimer@2a000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME_UNQUOTED ctimer@2a000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME_TOKEN ctimer_2a000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME_UPPER_TOKEN CTIMER_2A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_NODELABEL(fn) fn(ctimer2)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_ORD 22
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_EXISTS 1
#define DT_N_INST_2_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000
#define DT_N_NODELABEL_ctimer2     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_VAL_ADDRESS 1342349312 /* 0x5002a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg {172032 /* 0x2a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_0 172032
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PATH "/soc/peripheral@50000000/ctimer@2b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME "ctimer@2b000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME_UNQUOTED ctimer@2b000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME_TOKEN ctimer_2b000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME_UPPER_TOKEN CTIMER_2B000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_NODELABEL(fn) fn(ctimer3)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_ORD 23
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_EXISTS 1
#define DT_N_INST_3_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000
#define DT_N_NODELABEL_ctimer3     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_VAL_ADDRESS 1342353408 /* 0x5002b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg {176128 /* 0x2b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_0 176128
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts {13 /* 0xd */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_VAL_name 3
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@104000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
 *
 * Binding (compatible = nxp,lpc-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\nxp,lpc-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PATH "/soc/peripheral@50000000/dma-controller@104000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME "dma-controller@104000"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME_UNQUOTED dma-controller@104000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME_TOKEN dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME_UPPER_TOKEN DMA_CONTROLLER_104000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_NODELABEL(fn) fn(dma0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_ORD 24
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_SUPPORTS_ORDS \
	26, /* /soc/peripheral@50000000/flexcom@126000 */ \
	29, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	31, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	33, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	35, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	37, /* /soc/peripheral@50000000/lcdic@128000 */ \
	48, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@0 */ \
	49, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@1 */ \
	50, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@2 */ \
	51, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_dma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_NODELABEL_dma0     DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_VAL_ADDRESS 1343242240 /* 0x50104000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MATCHES_nxp_lpc_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MODEL_IDX_0 "lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg {1064960 /* 0x104000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_0 1064960
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_dma_channels 33
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible {"nxp,lpc-dma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0 "nxp,lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_DMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/reset@20000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_reset_20000
 *
 * Binding (compatible = nxp,rstctl):
 *   $ZEPHYR_BASE\dts\bindings\reset\nxp,rstctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_PATH "/soc/peripheral@50000000/reset@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME "reset@20000"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME_UNQUOTED reset@20000
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME_TOKEN reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME_UPPER_TOKEN RESET_20000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_NODELABEL(fn) fn(rstctl1)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rstctl1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_ORD 25
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_SUPPORTS_ORDS \
	26, /* /soc/peripheral@50000000/flexcom@126000 */ \
	29, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	31, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	33, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	35, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	71, /* /soc/peripheral@50000000/mrt@2d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_EXISTS 1
#define DT_N_INST_1_nxp_rstctl DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_NODELABEL_rstctl1 DT_N_S_soc_S_peripheral_50000000_S_reset_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_IDX_0_VAL_ADDRESS 1342308352 /* 0x50020000 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_MATCHES_nxp_rstctl 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_MODEL_IDX_0 "rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg {131072 /* 0x20000 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_1 128
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible {"nxp,rstctl"}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0 "nxp,rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_STRING_UNQUOTED nxp,rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_STRING_TOKEN nxp_rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RSTCTL
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcom@126000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_PATH "/soc/peripheral@50000000/flexcom@126000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FULL_NAME "flexcom@126000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FULL_NAME_UNQUOTED flexcom@126000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FULL_NAME_TOKEN flexcom_126000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FULL_NAME_UPPER_TOKEN FLEXCOM_126000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_NODELABEL(fn) fn(flexcomm14)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm14, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_ORD 26
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000
#define DT_N_NODELABEL_flexcomm14    DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_REG_IDX_0_VAL_ADDRESS 1343381504 /* 0x50126000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_reg {1204224 /* 0x126000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_reg_IDX_0 1204224
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_IDX_0_VAL_name 270
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_0_VAL_channel 26
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_1_VAL_channel 27
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_IDX_0_VAL_id 22
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000
 *
 * Binding (compatible = nxp,mci-io-mux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,mci-io-mux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_PATH "/soc/peripheral@50000000/mci_iomux@4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FULL_NAME "mci_iomux@4000"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FULL_NAME_UNQUOTED mci_iomux@4000
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FULL_NAME_TOKEN mci_iomux_4000
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FULL_NAME_UPPER_TOKEN MCI_IOMUX_4000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_CHILD_NUM 7
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_ORD 27
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_SUPPORTS_ORDS \
	28, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart */ \
	30, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi */ \
	32, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c */ \
	34, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart */ \
	40, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0 */ \
	53, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio */ \
	58, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_EXISTS 1
#define DT_N_INST_0_nxp_mci_io_mux DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000
#define DT_N_NODELABEL_pinctrl     DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_REG_IDX_0_VAL_ADDRESS 1342193664 /* 0x50004000 */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_COMPAT_MATCHES_nxp_mci_io_mux 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_COMPAT_MODEL_IDX_0 "mci-io-mux"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible {"nxp,mci-io-mux"}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_IDX_0 "nxp,mci-io-mux"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mci-io-mux
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_IDX_0_STRING_TOKEN nxp_mci_io_mux
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCI_IO_MUX
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_reg {16384 /* 0x4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_reg_IDX_0 16384
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FULL_NAME "pinmux_flexcomm0_usart"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FULL_NAME_UNQUOTED pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FULL_NAME_TOKEN pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM0_USART

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm0_usart)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm0_usart, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_ORD 28
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_SUPPORTS_ORDS \
	29, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	65, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm0_usart DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@106000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
 *
 * Binding (compatible = nxp,lpc-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpc-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PATH "/soc/peripheral@50000000/flexcomm@106000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME "flexcomm@106000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME_UNQUOTED flexcomm@106000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME_TOKEN flexcomm_106000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME_UPPER_TOKEN FLEXCOMM_106000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_NODELABEL(fn) fn(flexcomm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_ORD 29
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */ \
	28, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_usart DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_N_NODELABEL_flexcomm0  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_VAL_ADDRESS 1343250432 /* 0x50106000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MATCHES_nxp_lpc_usart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MODEL_IDX_0 "lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible {"nxp,lpc-usart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0 "nxp,lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_USART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg {1073152 /* 0x106000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_0 1073152
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_VAL_name 256
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_VAL_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_VAL_id 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FULL_NAME "pinmux_flexcomm1_spi"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FULL_NAME_UNQUOTED pinmux_flexcomm1_spi
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FULL_NAME_TOKEN pinmux_flexcomm1_spi
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM1_SPI

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm1_spi)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm1_spi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_ORD 30
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_SUPPORTS_ORDS \
	31, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	66, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm1_spi DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@107000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
 *
 * Binding (compatible = nxp,lpc-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpc-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PATH "/soc/peripheral@50000000/flexcomm@107000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME "flexcomm@107000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME_UNQUOTED flexcomm@107000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME_TOKEN flexcomm_107000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME_UPPER_TOKEN FLEXCOMM_107000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_NODELABEL(fn) fn(flexcomm1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_ORD 31
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */ \
	30, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_spi  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
#define DT_N_NODELABEL_flexcomm1 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_VAL_ADDRESS 1343254528 /* 0x50107000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MATCHES_nxp_lpc_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MODEL_IDX_0 "lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible {"nxp,lpc-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0 "nxp,lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg {1077248 /* 0x107000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_0 1077248
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts {15 /* 0xf */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_VAL_name 257
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_VAL_channel 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_1_VAL_channel 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_VAL_id 9
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FULL_NAME "pinmux_flexcomm2_i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FULL_NAME_UNQUOTED pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FULL_NAME_TOKEN pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM2_I2C

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm2_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm2_i2c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_ORD 32
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_SUPPORTS_ORDS \
	33, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	67, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm2_i2c DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@108000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
 *
 * Binding (compatible = nxp,lpc-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,lpc-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PATH "/soc/peripheral@50000000/flexcomm@108000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME "flexcomm@108000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME_UNQUOTED flexcomm@108000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME_TOKEN flexcomm_108000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME_UPPER_TOKEN FLEXCOMM_108000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_NODELABEL(fn) fn(flexcomm2) fn(arduino_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm2, __VA_ARGS__) fn(arduino_i2c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_ORD 33
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */ \
	32, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_EXISTS 1
#define DT_N_ALIAS_i2c_0           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
#define DT_N_INST_0_nxp_lpc_i2c    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
#define DT_N_NODELABEL_flexcomm2   DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
#define DT_N_NODELABEL_arduino_i2c DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_VAL_ADDRESS 1343258624 /* 0x50108000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MATCHES_nxp_lpc_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MODEL_IDX_0 "lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clock_frequency 400000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible {"nxp,lpc-i2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0 "nxp,lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg {1081344 /* 0x108000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_0 1081344
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts {16 /* 0x10 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_VAL_name 258
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_0_VAL_channel 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_1_VAL_channel 5
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_VAL_id 10
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FULL_NAME "pinmux_flexcomm3_usart"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FULL_NAME_UNQUOTED pinmux_flexcomm3_usart
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FULL_NAME_TOKEN pinmux_flexcomm3_usart
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM3_USART

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm3_usart)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm3_usart, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_ORD 34
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_SUPPORTS_ORDS \
	35, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	68, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm3_usart DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@109000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
 *
 * Binding (compatible = nxp,lpc-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpc-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PATH "/soc/peripheral@50000000/flexcomm@109000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME "flexcomm@109000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME_UNQUOTED flexcomm@109000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME_TOKEN flexcomm_109000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME_UPPER_TOKEN FLEXCOMM_109000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_NODELABEL(fn) fn(flexcomm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_ORD 35
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */ \
	34, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_EXISTS 1
#define DT_N_ALIAS_usart_0        DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_N_INST_0_nxp_lpc_usart DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_N_NODELABEL_flexcomm3  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_VAL_ADDRESS 1343262720 /* 0x50109000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MATCHES_nxp_lpc_usart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MODEL_IDX_0 "lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible {"nxp,lpc-usart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0 "nxp,lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_USART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg {1085440 /* 0x109000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_0 1085440
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts {17 /* 0x11 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_VAL_name 259
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel 6
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_1_VAL_channel 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_VAL_id 11
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/hci_ble
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_hci_ble
 *
 * Binding (compatible = nxp,hci-ble):
 *   $ZEPHYR_BASE\dts\bindings\bluetooth\nxp,hci-ble.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_PATH "/soc/peripheral@50000000/hci_ble"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FULL_NAME "hci_ble"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FULL_NAME_UNQUOTED hci_ble
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FULL_NAME_TOKEN hci_ble
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FULL_NAME_UPPER_TOKEN HCI_BLE

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_NODELABEL(fn) fn(hci)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_NODELABEL_VARGS(fn, ...) fn(hci, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_ORD 36
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_EXISTS 1
#define DT_N_INST_0_nxp_hci_ble DT_N_S_soc_S_peripheral_50000000_S_hci_ble
#define DT_N_NODELABEL_hci      DT_N_S_soc_S_peripheral_50000000_S_hci_ble

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_VAL_irq 90
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_VAL_irq 82
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_hci_int_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_hci_int_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_hci_int_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_hci_int_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_hci_int_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_wakeup_int_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_wakeup_int_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_wakeup_int_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_wakeup_int_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_NAME_wakeup_int_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_hci_ble_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_COMPAT_MATCHES_nxp_hci_ble 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_COMPAT_MODEL_IDX_0 "hci-ble"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts {90 /* 0x5a */, 2 /* 0x2 */, 82 /* 0x52 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_0 90
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_2 82
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_IDX_3 2
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name "BT NXP"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_STRING_UNQUOTED BT NXP
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_STRING_TOKEN BT_NXP
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_STRING_UPPER_TOKEN BT_NXP
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_IDX_0 "BT NXP"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus "ipm"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_STRING_UNQUOTED ipm
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_STRING_TOKEN ipm
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_STRING_UPPER_TOKEN IPM
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_IDX_0 "ipm"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_IDX_0_ENUM_IDX 11
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_IDX_0_ENUM_VAL_ipm_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_bus, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_bus, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_bus_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_vs_ext 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible {"nxp,hci-ble"}
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_IDX_0 "nxp,hci-ble"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_IDX_0_STRING_UNQUOTED nxp,hci-ble
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_IDX_0_STRING_TOKEN nxp_hci_ble
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_HCI_BLE
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names {"hci_int", "wakeup_int"}
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_0 "hci_int"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_0_STRING_UNQUOTED hci_int
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_0_STRING_TOKEN hci_int
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN HCI_INT
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_1 "wakeup_int"
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_1_STRING_UNQUOTED wakeup_int
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_1_STRING_TOKEN wakeup_int
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN WAKEUP_INT
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_wakeup_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_hci_ble_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lcdic@128000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000
 *
 * Binding (compatible = nxp,lcdic):
 *   $ZEPHYR_BASE\dts\bindings\mipi-dbi\nxp,lcdic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_PATH "/soc/peripheral@50000000/lcdic@128000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FULL_NAME "lcdic@128000"
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FULL_NAME_UNQUOTED lcdic@128000
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FULL_NAME_TOKEN lcdic_128000
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FULL_NAME_UPPER_TOKEN LCDIC_128000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_NODELABEL(fn) fn(lcdic)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lcdic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_ORD 37
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_EXISTS 1
#define DT_N_INST_0_nxp_lcdic DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000
#define DT_N_NODELABEL_lcdic  DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_REG_IDX_0_VAL_ADDRESS 1343389696 /* 0x50128000 */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_REG_IDX_0_VAL_SIZE 82 /* 0x52 */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_COMPAT_MATCHES_nxp_lcdic 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_COMPAT_MODEL_IDX_0 "lcdic"
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_reg {1212416 /* 0x128000 */, 82 /* 0x52 */}
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_reg_IDX_0 1212416
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_reg_IDX_1 82
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_IDX_0_VAL_name 3584
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_nxp_swap_bytes 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_nxp_swap_bytes_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_nxp_write_inactive_cycles 6
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_nxp_write_inactive_cycles_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_nxp_write_active_cycles 6
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_nxp_write_active_cycles_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible {"nxp,lcdic"}
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_IDX_0 "nxp,lcdic"
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lcdic
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_IDX_0_STRING_TOKEN nxp_lcdic
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LCDIC
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/nxp_wifi
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_PATH "/soc/peripheral@50000000/nxp_wifi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FULL_NAME "nxp_wifi"
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FULL_NAME_UNQUOTED nxp_wifi
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FULL_NAME_TOKEN nxp_wifi
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FULL_NAME_UPPER_TOKEN NXP_WIFI

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_NODELABEL(fn) fn(imu)
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_NODELABEL_VARGS(fn, ...) fn(imu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_ORD 38
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_EXISTS 1
#define DT_N_INST_0_nxp_wifi DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi
#define DT_N_NODELABEL_imu   DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_VAL_irq 64
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_COMPAT_MATCHES_nxp_wifi 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_COMPAT_MODEL_IDX_0 "wifi"
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible {"nxp,wifi"}
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_IDX_0 "nxp,wifi"
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_IDX_0_STRING_UNQUOTED nxp,wifi
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_IDX_0_STRING_TOKEN nxp_wifi
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_WIFI
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts {72 /* 0x48 */, 2 /* 0x2 */, 64 /* 0x40 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_2 64
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_IDX_3 2
#define DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pint@25000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pint_25000
 *
 * Binding (compatible = nxp,pint):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\nxp,pint.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PATH "/soc/peripheral@50000000/pint@25000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME "pint@25000"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME_UNQUOTED pint@25000
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME_TOKEN pint_25000
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME_UPPER_TOKEN PINT_25000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_NODELABEL(fn) fn(pint)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pint, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_ORD 39
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_EXISTS 1
#define DT_N_INST_0_nxp_pint DT_N_S_soc_S_peripheral_50000000_S_pint_25000
#define DT_N_NODELABEL_pint  DT_N_S_soc_S_peripheral_50000000_S_pint_25000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_VAL_ADDRESS 1342328832 /* 0x50025000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_NUM 8
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_irq 35
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_irq 36
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_irq 37
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_irq 38
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MATCHES_nxp_pint 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MODEL_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg {151552 /* 0x25000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_0 151552
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts {4 /* 0x4 */, 2 /* 0x2 */, 5 /* 0x5 */, 2 /* 0x2 */, 6 /* 0x6 */, 2 /* 0x2 */, 7 /* 0x7 */, 2 /* 0x2 */, 35 /* 0x23 */, 2 /* 0x2 */, 36 /* 0x24 */, 2 /* 0x2 */, 37 /* 0x25 */, 2 /* 0x2 */, 38 /* 0x26 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_3 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_5 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_7 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_8 35
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_9 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_10 36
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_11 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_12 37
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_13 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_14 38
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_15 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_lines 8
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_lines_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_inputs 64
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_inputs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible {"nxp,pint"}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0 "nxp,pint"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_UNQUOTED nxp,pint
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_TOKEN nxp_pint
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PINT
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupt_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupt_controller_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FULL_NAME "pinmux_pwm0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FULL_NAME_UNQUOTED pinmux_pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FULL_NAME_TOKEN pinmux_pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FULL_NAME_UPPER_TOKEN PINMUX_PWM0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_NODELABEL(fn) fn(pinmux_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_pwm0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_ORD 40
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_SUPPORTS_ORDS \
	41, /* /soc/peripheral@50000000/pwm@146000 */ \
	70, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_EXISTS 1
#define DT_N_NODELABEL_pinmux_pwm0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/pwm@146000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
 *
 * Binding (compatible = nxp,sctimer-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,sctimer-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PATH "/soc/peripheral@50000000/pwm@146000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME "pwm@146000"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME_UNQUOTED pwm@146000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME_TOKEN pwm_146000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME_UPPER_TOKEN PWM_146000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_NODELABEL(fn) fn(sctimer)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sctimer, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_ORD 41
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	40, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_EXISTS 1
#define DT_N_ALIAS_pwm_0            DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_INST_0_nxp_sctimer_pwm DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_NODELABEL_sctimer      DT_N_S_soc_S_peripheral_50000000_S_pwm_146000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_VAL_ADDRESS 1343512576 /* 0x50146000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MATCHES_nxp_sctimer_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MODEL_IDX_0 "sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler 8
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible {"nxp,sctimer-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0 "nxp,sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_UNQUOTED nxp,sctimer-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_TOKEN nxp_sctimer_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SCTIMER_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg {1335296 /* 0x146000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_0 1335296
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts {12 /* 0xc */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_VAL_name 2304
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/random@14000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_random_14000
 *
 * Binding (compatible = nxp,kinetis-trng):
 *   $ZEPHYR_BASE\dts\bindings\rng\nxp,kinetis-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_PATH "/soc/peripheral@50000000/random@14000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FULL_NAME "random@14000"
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FULL_NAME_UNQUOTED random@14000
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FULL_NAME_TOKEN random_14000
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FULL_NAME_UPPER_TOKEN RANDOM_14000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_ORD 42
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_trng DT_N_S_soc_S_peripheral_50000000_S_random_14000
#define DT_N_NODELABEL_trng          DT_N_S_soc_S_peripheral_50000000_S_random_14000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_REG_IDX_0_VAL_ADDRESS 1342259200 /* 0x50014000 */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_VAL_irq 123
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_COMPAT_MATCHES_nxp_kinetis_trng 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_COMPAT_MODEL_IDX_0 "kinetis-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_reg {81920 /* 0x14000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_reg_IDX_0 81920
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_interrupts {123 /* 0x7b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_interrupts_IDX_0 123
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible {"nxp,kinetis-trng"}
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_IDX_0 "nxp,kinetis-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-trng
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_trng
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TRNG
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_14000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/soc_ctrl@5001000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000
 *
 * Binding (compatible = nxp,rw-soc-ctrl):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,rw-soc-ctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_PATH "/soc/peripheral@50000000/soc_ctrl@5001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FULL_NAME "soc_ctrl@5001000"
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FULL_NAME_UNQUOTED soc_ctrl@5001000
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FULL_NAME_TOKEN soc_ctrl_5001000
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FULL_NAME_UPPER_TOKEN SOC_CTRL_5001000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_NODELABEL(fn) fn(soc_ctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_NODELABEL_VARGS(fn, ...) fn(soc_ctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_ORD 43
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_EXISTS 1
#define DT_N_INST_1_nxp_rw_soc_ctrl DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000
#define DT_N_NODELABEL_soc_ctrl     DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_REG_IDX_0_VAL_ADDRESS 1426067456 /* 0x55001000 */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_COMPAT_MATCHES_nxp_rw_soc_ctrl 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_COMPAT_MODEL_IDX_0 "rw-soc-ctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_reg {83890176 /* 0x5001000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_reg_IDX_0 83890176
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible {"nxp,rw-soc-ctrl"}
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_IDX_0 "nxp,rw-soc-ctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_IDX_0_STRING_UNQUOTED nxp,rw-soc-ctrl
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_IDX_0_STRING_TOKEN nxp_rw_soc_ctrl
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RW_SOC_CTRL
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timers@13b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timers_13b000
 *
 * Binding (compatible = nxp,os-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,os-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_PATH "/soc/peripheral@50000000/timers@13b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FULL_NAME "timers@13b000"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FULL_NAME_UNQUOTED timers@13b000
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FULL_NAME_TOKEN timers_13b000
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FULL_NAME_UPPER_TOKEN TIMERS_13B000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_NODELABEL(fn) fn(os_timer)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(os_timer, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_ORD 44
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_EXISTS 1
#define DT_N_INST_0_nxp_os_timer DT_N_S_soc_S_peripheral_50000000_S_timers_13b000
#define DT_N_NODELABEL_os_timer  DT_N_S_soc_S_peripheral_50000000_S_timers_13b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_REG_IDX_0_VAL_ADDRESS 1343467520 /* 0x5013b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_COMPAT_MATCHES_nxp_os_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_COMPAT_MODEL_IDX_0 "os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_reg {1290240 /* 0x13b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_reg_IDX_0 1290240
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible {"nxp,os-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_IDX_0 "nxp,os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,os-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_IDX_0_STRING_TOKEN nxp_os_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_OS_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_wakeup_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_13b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbotg@145000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000
 *
 * Binding (compatible = nxp,ehci):
 *   $ZEPHYR_BASE\dts\bindings\usb\nxp,ehci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_PATH "/soc/peripheral@50000000/usbotg@145000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FULL_NAME "usbotg@145000"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FULL_NAME_UNQUOTED usbotg@145000
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FULL_NAME_TOKEN usbotg_145000
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FULL_NAME_UPPER_TOKEN USBOTG_145000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_NODELABEL(fn) fn(usb_otg) fn(zephyr_udc0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb_otg, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_ORD 45
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_EXISTS 1
#define DT_N_INST_0_nxp_ehci       DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000
#define DT_N_NODELABEL_usb_otg     DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_REG_IDX_0_VAL_ADDRESS 1343508480 /* 0x50145000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_NAME_usb_otg_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_NAME_usb_otg_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_NAME_usb_otg_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_NAME_usb_otg_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_NAME_usb_otg_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_COMPAT_MATCHES_nxp_ehci 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_COMPAT_MODEL_IDX_0 "ehci"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_reg {1331200 /* 0x145000 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_reg_IDX_0 1331200
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupts {50 /* 0x32 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_num_bidir_endpoints 8
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible {"nxp,ehci"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_IDX_0 "nxp,ehci"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_IDX_0_STRING_UNQUOTED nxp,ehci
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_IDX_0_STRING_TOKEN nxp_ehci
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_EHCI
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names {"usb_otg"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_IDX_0 "usb_otg"
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_IDX_0_STRING_UNQUOTED usb_otg
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_IDX_0_STRING_TOKEN usb_otg
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USB_OTG
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
 *
 * Binding (compatible = nxp,lpc-wwdt):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,lpc-wwdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PATH "/soc/peripheral@50000000/watchdog@e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME "watchdog@e000"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME_UNQUOTED watchdog@e000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME_TOKEN watchdog_e000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME_UPPER_TOKEN WATCHDOG_E000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_NODELABEL(fn) fn(wwdt)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wwdt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_ORD 46
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_EXISTS 1
#define DT_N_ALIAS_watchdog0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
#define DT_N_INST_0_nxp_lpc_wwdt DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
#define DT_N_NODELABEL_wwdt      DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_VAL_ADDRESS 1342234624 /* 0x5000e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MATCHES_nxp_lpc_wwdt 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MODEL_IDX_0 "lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg {57344 /* 0xe000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_0 57344
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts {0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible {"nxp,lpc-wwdt"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0 "nxp,lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_WWDT
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000
 *
 * Binding (compatible = nxp,dmic):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PATH "/soc/peripheral@50000000/dmic@121000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME "dmic@121000"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME_UNQUOTED dmic@121000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME_TOKEN dmic_121000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME_UPPER_TOKEN DMIC_121000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_NODELABEL(fn) fn(dmic0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dmic0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_ORD 47
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_SUPPORTS_ORDS \
	48, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@0 */ \
	49, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@1 */ \
	50, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@2 */ \
	51, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_EXISTS 1
#define DT_N_INST_0_nxp_dmic DT_N_S_soc_S_peripheral_50000000_S_dmic_121000
#define DT_N_NODELABEL_dmic0 DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_IDX_0_VAL_ADDRESS 1343361024 /* 0x50121000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_MATCHES_nxp_dmic 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_MODEL_IDX_0 "dmic"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg {1183744 /* 0x121000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_0 1183744
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_VAL_name 2560
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_use2fs 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_use2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible {"nxp,dmic"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0 "nxp,dmic"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_STRING_TOKEN nxp_dmic
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME "dmic-channel@0"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME_UNQUOTED dmic-channel@0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME_TOKEN dmic_channel_0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_0

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_NODELABEL(fn) fn(pdmc0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_ORD 48
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REQUIRES_ORDS \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_EXISTS 1
#define DT_N_INST_0_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0
#define DT_N_NODELABEL_pdmc0         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_VAL_channel 16
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME "dmic-channel@1"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME_UNQUOTED dmic-channel@1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME_TOKEN dmic_channel_1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_1

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_NODELABEL(fn) fn(pdmc1)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_ORD 49
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REQUIRES_ORDS \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_EXISTS 1
#define DT_N_INST_1_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1
#define DT_N_NODELABEL_pdmc1         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_VAL_channel 17
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME "dmic-channel@2"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME_UNQUOTED dmic-channel@2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME_TOKEN dmic_channel_2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_2

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_NODELABEL(fn) fn(pdmc2)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_ORD 50
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REQUIRES_ORDS \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_EXISTS 1
#define DT_N_INST_2_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2
#define DT_N_NODELABEL_pdmc2         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_VAL_channel 18
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME "dmic-channel@3"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME_UNQUOTED dmic-channel@3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME_TOKEN dmic_channel_3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_3

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_NODELABEL(fn) fn(pdmc3)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_ORD 51
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REQUIRES_ORDS \
	24, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	47, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_EXISTS 1
#define DT_N_INST_3_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3
#define DT_N_NODELABEL_pdmc3         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_VAL_channel 19
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/enet@138000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_enet_138000
 *
 * Binding (compatible = nxp,enet):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\nxp,enet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_PATH "/soc/peripheral@50000000/enet@138000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FULL_NAME "enet@138000"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FULL_NAME_UNQUOTED enet@138000
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FULL_NAME_TOKEN enet_138000
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FULL_NAME_UPPER_TOKEN ENET_138000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_NODELABEL(fn) fn(enet)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_ORD 52
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_SUPPORTS_ORDS \
	54, /* /soc/peripheral@50000000/enet@138000/mdio */ \
	55, /* /soc/peripheral@50000000/enet@138000/ptp-clock */ \
	59, /* /soc/peripheral@50000000/enet@138000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_EXISTS 1
#define DT_N_INST_0_nxp_enet DT_N_S_soc_S_peripheral_50000000_S_enet_138000
#define DT_N_NODELABEL_enet  DT_N_S_soc_S_peripheral_50000000_S_enet_138000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_REG_IDX_0_VAL_ADDRESS 1343455232 /* 0x50138000 */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_REG_IDX_0_VAL_SIZE 1792 /* 0x700 */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_COMPAT_MATCHES_nxp_enet 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_COMPAT_MODEL_IDX_0 "enet"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_reg {1277952 /* 0x138000 */, 1792 /* 0x700 */}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_reg_IDX_0 1277952
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_reg_IDX_1 1792
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_IDX_0_VAL_name 3456
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible {"nxp,enet"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_IDX_0 "nxp,enet"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_IDX_0_STRING_TOKEN nxp_enet
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FULL_NAME "pinmux_mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FULL_NAME_UNQUOTED pinmux_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FULL_NAME_TOKEN pinmux_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FULL_NAME_UPPER_TOKEN PINMUX_MDIO

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_NODELABEL(fn) fn(pinmux_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_mdio, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_ORD 53
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_SUPPORTS_ORDS \
	54, /* /soc/peripheral@50000000/enet@138000/mdio */ \
	69, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_EXISTS 1
#define DT_N_NODELABEL_pinmux_mdio DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/enet@138000/mdio
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio
 *
 * Binding (compatible = nxp,enet-mdio):
 *   $ZEPHYR_BASE\dts\bindings\mdio\nxp,enet-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PATH "/soc/peripheral@50000000/enet@138000/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc/peripheral@50000000/enet@138000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PARENT DT_N_S_soc_S_peripheral_50000000_S_enet_138000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_NODELABEL(fn) fn(enet_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_mdio, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_ORD 54
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_REQUIRES_ORDS \
	52, /* /soc/peripheral@50000000/enet@138000 */ \
	53, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_SUPPORTS_ORDS \
	57, /* /soc/peripheral@50000000/enet@138000/mdio/phy@2 */ \
	59, /* /soc/peripheral@50000000/enet@138000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_EXISTS 1
#define DT_N_INST_0_nxp_enet_mdio DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio
#define DT_N_NODELABEL_enet_mdio  DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_COMPAT_MATCHES_nxp_enet_mdio 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_COMPAT_MODEL_IDX_0 "enet-mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible {"nxp,enet-mdio"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_IDX_0 "nxp,enet-mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_IDX_0_STRING_TOKEN nxp_enet_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_MDIO
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/enet@138000/ptp-clock
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock
 *
 * Binding (compatible = nxp,enet-ptp-clock):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\nxp,enet-ptp-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_PATH "/soc/peripheral@50000000/enet@138000/ptp-clock"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FULL_NAME "ptp-clock"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FULL_NAME_UNQUOTED ptp-clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FULL_NAME_TOKEN ptp_clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FULL_NAME_UPPER_TOKEN PTP_CLOCK

/* Node parent (/soc/peripheral@50000000/enet@138000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_PARENT DT_N_S_soc_S_peripheral_50000000_S_enet_138000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_NODELABEL(fn) fn(enet_ptp_clock)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_ptp_clock, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_ORD 55
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	52, /* /soc/peripheral@50000000/enet@138000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_SUPPORTS_ORDS \
	59, /* /soc/peripheral@50000000/enet@138000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_EXISTS 1
#define DT_N_INST_0_nxp_enet_ptp_clock DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock
#define DT_N_NODELABEL_enet_ptp_clock  DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_VAL_irq 116
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_COMPAT_MATCHES_nxp_enet_ptp_clock 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_COMPAT_MODEL_IDX_0 "enet-ptp-clock"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_interrupts {116 /* 0x74 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_interrupts_IDX_0 116
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible {"nxp,enet-ptp-clock"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_IDX_0 "nxp,enet-ptp-clock"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-ptp-clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_IDX_0_STRING_TOKEN nxp_enet_ptp_clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_PTP_CLOCK
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_IDX_0_VAL_name 3457
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/hsgpio@100000/gpio@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_PATH "/soc/peripheral@50000000/hsgpio@100000/gpio@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FULL_NAME "gpio@1"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FULL_NAME_UNQUOTED gpio@1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FULL_NAME_TOKEN gpio_1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FULL_NAME_UPPER_TOKEN GPIO_1

/* Node parent (/soc/peripheral@50000000/hsgpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_NODELABEL(fn) fn(hsgpio1)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(hsgpio1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_ORD 56
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000/hsgpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_SUPPORTS_ORDS \
	57, /* /soc/peripheral@50000000/enet@138000/mdio/phy@2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_EXISTS 1
#define DT_N_INST_1_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1
#define DT_N_NODELABEL_hsgpio1        DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_STRING_UNQUOTED pint
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_STRING_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_STRING_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_IDX_0_ENUM_VAL_pint_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/enet@138000/mdio/phy@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2
 *
 * Binding (compatible = microchip,ksz8081):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\microchip,ksz8081.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_PATH "/soc/peripheral@50000000/enet@138000/mdio/phy@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FULL_NAME "phy@2"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FULL_NAME_UNQUOTED phy@2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FULL_NAME_TOKEN phy_2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FULL_NAME_UPPER_TOKEN PHY_2

/* Node parent (/soc/peripheral@50000000/enet@138000/mdio) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_NODELABEL(fn) fn(phy)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(phy, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_ORD 57
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/hsgpio@100000/gpio@0 */ \
	54, /* /soc/peripheral@50000000/enet@138000/mdio */ \
	56, /* /soc/peripheral@50000000/hsgpio@100000/gpio@1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_SUPPORTS_ORDS \
	59, /* /soc/peripheral@50000000/enet@138000/ethernet */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_EXISTS 1
#define DT_N_INST_0_microchip_ksz8081 DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2
#define DT_N_NODELABEL_phy            DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2

/* Bus info (controller: '/soc/peripheral@50000000/enet@138000/mdio', type: '['mdio']') */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_BUS_mdio 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_BUS DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_COMPAT_MATCHES_microchip_ksz8081 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_COMPAT_VENDOR_IDX_0 "Microchip Technology Inc."
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_COMPAT_MODEL_IDX_0 "ksz8081"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_IDX_0_VAL_pin 23
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_IDX_0_VAL_pin 21
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, int_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, int_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, int_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, int_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_int_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type "rmii"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_STRING_UNQUOTED rmii
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_IDX_0 "rmii"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_IDX_0_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, microchip_interface_type, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, microchip_interface_type, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, microchip_interface_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, microchip_interface_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_microchip_interface_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_no_reset 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_no_reset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible {"microchip,ksz8081"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_IDX_0 "microchip,ksz8081"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_IDX_0_STRING_UNQUOTED microchip,ksz8081
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_IDX_0_STRING_TOKEN microchip_ksz8081
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_IDX_0_STRING_UPPER_TOKEN MICROCHIP_KSZ8081
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_enet"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FULL_NAME "pinmux_enet"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FULL_NAME_UNQUOTED pinmux_enet
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FULL_NAME_TOKEN pinmux_enet
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FULL_NAME_UPPER_TOKEN PINMUX_ENET

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_NODELABEL(fn) fn(pinmux_enet)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_enet, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_ORD 58
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/mci_iomux@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_SUPPORTS_ORDS \
	59, /* /soc/peripheral@50000000/enet@138000/ethernet */ \
	64, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_EXISTS 1
#define DT_N_NODELABEL_pinmux_enet DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/enet@138000/ethernet
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet
 *
 * Binding (compatible = nxp,enet-mac):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\nxp,enet-mac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PATH "/soc/peripheral@50000000/enet@138000/ethernet"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FULL_NAME "ethernet"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FULL_NAME_UNQUOTED ethernet
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FULL_NAME_TOKEN ethernet
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FULL_NAME_UPPER_TOKEN ETHERNET

/* Node parent (/soc/peripheral@50000000/enet@138000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PARENT DT_N_S_soc_S_peripheral_50000000_S_enet_138000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_NODELABEL(fn) fn(enet_mac)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_mac, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_ORD 59
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	52, /* /soc/peripheral@50000000/enet@138000 */ \
	54, /* /soc/peripheral@50000000/enet@138000/mdio */ \
	55, /* /soc/peripheral@50000000/enet@138000/ptp-clock */ \
	57, /* /soc/peripheral@50000000/enet@138000/mdio/phy@2 */ \
	58, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_EXISTS 1
#define DT_N_INST_0_nxp_enet_mac DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet
#define DT_N_NODELABEL_enet_mac  DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_VAL_irq 115
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_NAME_common_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_NAME_common_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_NAME_common_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_NAME_common_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_NAME_common_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_COMPAT_MATCHES_nxp_enet_mac 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_COMPAT_MODEL_IDX_0 "enet-mac"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupts {115 /* 0x73 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupts_IDX_0 115
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_mdio, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_mdio, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_mdio, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_mdio, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_mdio_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_ptp_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_ptp_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_ptp_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, nxp_ptp_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_ptp_clock_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_unique_mac 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_unique_mac_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_fused_mac 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_nxp_fused_mac_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_zephyr_random_mac_address 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type "rmii"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_STRING_UNQUOTED rmii
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_IDX_0 "rmii"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_IDX_0_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_connection_type, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_connection_type, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_phy_connection_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible {"nxp,enet-mac"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_IDX_0 "nxp,enet-mac"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-mac
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_IDX_0_STRING_TOKEN nxp_enet_mac
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_MAC
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names {"COMMON"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_IDX_0 "COMMON"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_IDX_0_STRING_UNQUOTED COMMON
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_IDX_0_STRING_TOKEN COMMON
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN COMMON
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gau
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gau
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_PATH "/soc/peripheral@50000000/gau"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FULL_NAME "gau"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FULL_NAME_UNQUOTED gau
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FULL_NAME_TOKEN gau
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FULL_NAME_UPPER_TOKEN GAU

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_gau_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_ORD 60
#define DT_N_S_soc_S_peripheral_50000000_S_gau_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_SUPPORTS_ORDS \
	61, /* /soc/peripheral@50000000/gau/dac@38200 */ \
	62, /* /soc/peripheral@50000000/gau/gau_adc0@38000 */ \
	63, /* /soc/peripheral@50000000/gau/gau_adc1@38100 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gau/dac@38200
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200
 *
 * Binding (compatible = nxp,gau-dac):
 *   $ZEPHYR_BASE\dts\bindings\dac\nxp,gau-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_PATH "/soc/peripheral@50000000/gau/dac@38200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FULL_NAME "dac@38200"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FULL_NAME_UNQUOTED dac@38200
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FULL_NAME_TOKEN dac_38200
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FULL_NAME_UPPER_TOKEN DAC_38200

/* Node parent (/soc/peripheral@50000000/gau) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_PARENT DT_N_S_soc_S_peripheral_50000000_S_gau

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_NODELABEL(fn) fn(dac0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_ORD 61
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	60, /* /soc/peripheral@50000000/gau */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_EXISTS 1
#define DT_N_INST_0_nxp_gau_dac DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200
#define DT_N_NODELABEL_dac0     DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_REG_IDX_0_VAL_ADDRESS 1342407168 /* 0x50038200 */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_REG_IDX_0_VAL_SIZE 48 /* 0x30 */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_VAL_irq 108
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_COMPAT_MATCHES_nxp_gau_dac 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_COMPAT_MODEL_IDX_0 "gau-dac"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference "internal"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_STRING_UNQUOTED internal
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_STRING_TOKEN internal
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_IDX_0 "internal"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_IDX_0_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_dac_reference, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_dac_reference, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_dac_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_dac_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_dac_reference_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range "large"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_STRING_UNQUOTED large
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_STRING_TOKEN large
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_STRING_UPPER_TOKEN LARGE
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_IDX_0 "large"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_IDX_0_ENUM_VAL_large_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_output_voltage_range, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_output_voltage_range, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_output_voltage_range, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_output_voltage_range, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_output_voltage_range_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate "62.5K"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_STRING_UNQUOTED 62.5K
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_STRING_TOKEN 62_5K
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_STRING_UPPER_TOKEN 62_5K
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_IDX_0 "62.5K"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_IDX_0_ENUM_VAL_62_5K_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_conversion_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_conversion_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_conversion_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, nxp_conversion_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_nxp_conversion_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible {"nxp,gau-dac"}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_IDX_0 "nxp,gau-dac"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_IDX_0_STRING_UNQUOTED nxp,gau-dac
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_IDX_0_STRING_TOKEN nxp_gau_dac
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_GAU_DAC
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_reg {229888 /* 0x38200 */, 48 /* 0x30 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_reg_IDX_0 229888
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_reg_IDX_1 48
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_interrupts {108 /* 0x6c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_interrupts_IDX_0 108
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gau/gau_adc0@38000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000
 *
 * Binding (compatible = nxp,gau-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,gau-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_PATH "/soc/peripheral@50000000/gau/gau_adc0@38000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FULL_NAME "gau_adc0@38000"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FULL_NAME_UNQUOTED gau_adc0@38000
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FULL_NAME_TOKEN gau_adc0_38000
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FULL_NAME_UPPER_TOKEN GAU_ADC0_38000

/* Node parent (/soc/peripheral@50000000/gau) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_PARENT DT_N_S_soc_S_peripheral_50000000_S_gau

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_ORD 62
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	60, /* /soc/peripheral@50000000/gau */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_EXISTS 1
#define DT_N_INST_0_nxp_gau_adc DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000
#define DT_N_NODELABEL_adc0     DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_REG_IDX_0_VAL_ADDRESS 1342406656 /* 0x50038000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_VAL_irq 112
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_COMPAT_MATCHES_nxp_gau_adc 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_COMPAT_MODEL_IDX_0 "gau-adc"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_reg {229376 /* 0x38000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_reg_IDX_0 229376
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_reg_IDX_1 256
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_interrupts {112 /* 0x70 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_interrupts_IDX_0 112
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_clock_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_clock_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode "full-bias"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_STRING_UNQUOTED full-bias
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_STRING_TOKEN full_bias
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_STRING_UPPER_TOKEN FULL_BIAS
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_IDX_0 "full-bias"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_IDX_0_ENUM_VAL_full_bias_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_power_mode, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_power_mode, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_power_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_power_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_power_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_input_buffer 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_input_buffer_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage "internal"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_STRING_UNQUOTED internal
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_STRING_TOKEN internal
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_IDX_0 "internal"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_IDX_0_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_calibration_voltage, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_calibration_voltage, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_calibration_voltage, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, nxp_calibration_voltage, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_nxp_calibration_voltage_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible {"nxp,gau-adc"}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_IDX_0 "nxp,gau-adc"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_IDX_0_STRING_UNQUOTED nxp,gau-adc
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_IDX_0_STRING_TOKEN nxp_gau_adc
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_GAU_ADC
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gau/gau_adc1@38100
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100
 *
 * Binding (compatible = nxp,gau-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,gau-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_PATH "/soc/peripheral@50000000/gau/gau_adc1@38100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FULL_NAME "gau_adc1@38100"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FULL_NAME_UNQUOTED gau_adc1@38100
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FULL_NAME_TOKEN gau_adc1_38100
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FULL_NAME_UPPER_TOKEN GAU_ADC1_38100

/* Node parent (/soc/peripheral@50000000/gau) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_PARENT DT_N_S_soc_S_peripheral_50000000_S_gau

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_NODELABEL(fn) fn(adc1)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_ORD 63
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	60, /* /soc/peripheral@50000000/gau */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_EXISTS 1
#define DT_N_INST_1_nxp_gau_adc DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100
#define DT_N_NODELABEL_adc1     DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_REG_IDX_0_VAL_ADDRESS 1342406912 /* 0x50038100 */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_VAL_irq 111
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_COMPAT_MATCHES_nxp_gau_adc 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_COMPAT_MODEL_IDX_0 "gau-adc"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_reg {229632 /* 0x38100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_reg_IDX_0 229632
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_reg_IDX_1 256
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_interrupts {111 /* 0x6f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_interrupts_IDX_0 111
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_clock_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_clock_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode "full-bias"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_STRING_UNQUOTED full-bias
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_STRING_TOKEN full_bias
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_STRING_UPPER_TOKEN FULL_BIAS
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_IDX_0 "full-bias"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_IDX_0_ENUM_VAL_full_bias_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_power_mode, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_power_mode, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_power_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_power_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_power_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_input_buffer 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_input_buffer_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage "internal"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_STRING_UNQUOTED internal
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_STRING_TOKEN internal
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_IDX_0 "internal"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_IDX_0_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_calibration_voltage, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_calibration_voltage, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_calibration_voltage, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, nxp_calibration_voltage, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_nxp_calibration_voltage_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible {"nxp,gau-adc"}
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_IDX_0 "nxp,gau-adc"
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_IDX_0_STRING_UNQUOTED nxp,gau-adc
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_IDX_0_STRING_TOKEN nxp_gau_adc
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_GAU_ADC
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_enet/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_enet) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_ORD 64
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_REQUIRES_ORDS \
	58, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_enet */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux {32921 /* 0x8099 */, 53398 /* 0xd096 */, 53399 /* 0xd097 */, 53438 /* 0xd0be */, 53439 /* 0xd0bf */, 51386 /* 0xc8ba */, 51387 /* 0xc8bb */, 51388 /* 0xc8bc */, 789 /* 0x315 */, 823 /* 0x337 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_0 32921
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_1 53398
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_2 53399
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_3 53438
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_4 53439
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_5 51386
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_6 51387
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_7 51388
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_8 789
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_IDX_9 823
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 4) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 5) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 6) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 7) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 8) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 9)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 9)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, pinmux, 9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_LEN 10
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate "fast"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_ORD 65
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_REQUIRES_ORDS \
	28, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux {294914 /* 0x48002 */, 294915 /* 0x48003 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_0 294914
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_1 294915
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_ORD 66
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_REQUIRES_ORDS \
	30, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm1_spi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux {100358 /* 0x18806 */, 100359 /* 0x18807 */, 100360 /* 0x18808 */, 100361 /* 0x18809 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_0 100358
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_1 100359
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_2 100360
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_IDX_3 100361
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate "ultra"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_STRING_UNQUOTED ultra
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_STRING_TOKEN ultra
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_STRING_UPPER_TOKEN ULTRA
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_IDX_0 "ultra"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_IDX_0_ENUM_VAL_ultra_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_ORD 67
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_REQUIRES_ORDS \
	32, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm2_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux {135184 /* 0x21010 */, 135185 /* 0x21011 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_0 135184
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_1 135185
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_ORD 68
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_flexcomm3_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux {301080 /* 0x49818 */, 301082 /* 0x4981a */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_IDX_0 301080
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_IDX_1 301082
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_ORD 69
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_REQUIRES_ORDS \
	53, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux {55480 /* 0xd8b8 */, 55481 /* 0xd8b9 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_IDX_0 55480
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_IDX_1 55481
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate "fast"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_PATH "/soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_ORD 70
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_REQUIRES_ORDS \
	40, /* /soc/peripheral@50000000/mci_iomux@4000/pinmux_pwm0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux {643 /* 0x283 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_IDX_0 643
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0_P_bias_pull_down_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000
 *
 * Binding (compatible = nxp,mrt):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_PATH "/soc/peripheral@50000000/mrt@2d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME "mrt@2d000"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME_UNQUOTED mrt@2d000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME_TOKEN mrt_2d000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME_UPPER_TOKEN MRT_2D000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_NODELABEL(fn) fn(mrt0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_ORD 71
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	25, /* /soc/peripheral@50000000/reset@20000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_SUPPORTS_ORDS \
	72, /* /soc/peripheral@50000000/mrt@2d000/mrt0_channel@0 */ \
	73, /* /soc/peripheral@50000000/mrt@2d000/mrt0_channel@1 */ \
	74, /* /soc/peripheral@50000000/mrt@2d000/mrt0_channel@2 */ \
	75, /* /soc/peripheral@50000000/mrt@2d000/mrt0_channel@3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_EXISTS 1
#define DT_N_INST_0_nxp_mrt DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000
#define DT_N_NODELABEL_mrt0 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_IDX_0_VAL_ADDRESS 1342361600 /* 0x5002d000 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_MATCHES_nxp_mrt 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_MODEL_IDX_0 "mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg {184320 /* 0x2d000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_0 184320
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_1 256
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_channels 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_bits 24
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_VAL_name 2816
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible {"nxp,mrt"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0 "nxp,mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_STRING_TOKEN nxp_mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_VAL_id 131080
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt0_channel@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_PATH "/soc/peripheral@50000000/mrt@2d000/mrt0_channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FULL_NAME "mrt0_channel@0"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FULL_NAME_UNQUOTED mrt0_channel@0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FULL_NAME_TOKEN mrt0_channel_0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_0

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_NODELABEL(fn) fn(mrt0_channel0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_ORD 72
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_REQUIRES_ORDS \
	71, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_EXISTS 1
#define DT_N_INST_0_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0
#define DT_N_NODELABEL_mrt0_channel0 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt0_channel@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_PATH "/soc/peripheral@50000000/mrt@2d000/mrt0_channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FULL_NAME "mrt0_channel@1"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FULL_NAME_UNQUOTED mrt0_channel@1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FULL_NAME_TOKEN mrt0_channel_1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_1

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_NODELABEL(fn) fn(mrt0_channel1)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_ORD 73
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_REQUIRES_ORDS \
	71, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_EXISTS 1
#define DT_N_INST_1_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1
#define DT_N_NODELABEL_mrt0_channel1 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt0_channel@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_PATH "/soc/peripheral@50000000/mrt@2d000/mrt0_channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FULL_NAME "mrt0_channel@2"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FULL_NAME_UNQUOTED mrt0_channel@2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FULL_NAME_TOKEN mrt0_channel_2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_2

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_NODELABEL(fn) fn(mrt0_channel2)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_ORD 74
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_REQUIRES_ORDS \
	71, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_EXISTS 1
#define DT_N_INST_2_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2
#define DT_N_NODELABEL_mrt0_channel2 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt0_channel@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_PATH "/soc/peripheral@50000000/mrt@2d000/mrt0_channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FULL_NAME "mrt0_channel@3"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FULL_NAME_UNQUOTED mrt0_channel@3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FULL_NAME_TOKEN mrt0_channel_3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_3

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_NODELABEL(fn) fn(mrt0_channel3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_ORD 75
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_REQUIRES_ORDS \
	71, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_EXISTS 1
#define DT_N_INST_3_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3
#define DT_N_NODELABEL_mrt0_channel3 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/reset@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_reset_0
 *
 * Binding (compatible = nxp,rstctl):
 *   $ZEPHYR_BASE\dts\bindings\reset\nxp,rstctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_PATH "/soc/peripheral@50000000/reset@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME "reset@0"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME_UNQUOTED reset@0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME_TOKEN reset_0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME_UPPER_TOKEN RESET_0

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_NODELABEL(fn) fn(rstctl0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(rstctl0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_ORD 76
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_SUPPORTS_ORDS \
	77, /* /soc/peripheral@50000000/mrt@3f000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_EXISTS 1
#define DT_N_INST_0_nxp_rstctl DT_N_S_soc_S_peripheral_50000000_S_reset_0
#define DT_N_NODELABEL_rstctl0 DT_N_S_soc_S_peripheral_50000000_S_reset_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_MATCHES_nxp_rstctl 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_MODEL_IDX_0 "rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg {0 /* 0x0 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_1 128
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible {"nxp,rstctl"}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0 "nxp,rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_STRING_TOKEN nxp_rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RSTCTL
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@3f000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000
 *
 * Binding (compatible = nxp,mrt):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_PATH "/soc/peripheral@50000000/mrt@3f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FULL_NAME "mrt@3f000"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FULL_NAME_UNQUOTED mrt@3f000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FULL_NAME_TOKEN mrt_3f000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FULL_NAME_UPPER_TOKEN MRT_3F000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_NODELABEL(fn) fn(mrt1)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_ORD 77
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */ \
	76, /* /soc/peripheral@50000000/reset@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_SUPPORTS_ORDS \
	78, /* /soc/peripheral@50000000/mrt@3f000/mrt1_channel@0 */ \
	79, /* /soc/peripheral@50000000/mrt@3f000/mrt1_channel@1 */ \
	80, /* /soc/peripheral@50000000/mrt@3f000/mrt1_channel@2 */ \
	81, /* /soc/peripheral@50000000/mrt@3f000/mrt1_channel@3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_EXISTS 1
#define DT_N_INST_1_nxp_mrt DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000
#define DT_N_NODELABEL_mrt1 DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_REG_IDX_0_VAL_ADDRESS 1342435328 /* 0x5003f000 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_COMPAT_MATCHES_nxp_mrt 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_COMPAT_MODEL_IDX_0 "mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_reg {258048 /* 0x3f000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_reg_IDX_0 258048
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_reg_IDX_1 256
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_interrupts {23 /* 0x17 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_num_channels 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_num_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_num_bits 24
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_num_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_IDX_0_VAL_name 2817
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible {"nxp,mrt"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_IDX_0 "nxp,mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_IDX_0_STRING_TOKEN nxp_mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_IDX_0_VAL_id 131098
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@3f000/mrt1_channel@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_PATH "/soc/peripheral@50000000/mrt@3f000/mrt1_channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FULL_NAME "mrt1_channel@0"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FULL_NAME_UNQUOTED mrt1_channel@0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FULL_NAME_TOKEN mrt1_channel_0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FULL_NAME_UPPER_TOKEN MRT1_CHANNEL_0

/* Node parent (/soc/peripheral@50000000/mrt@3f000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_NODELABEL(fn) fn(mrt1_channel0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt1_channel0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_ORD 78
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_REQUIRES_ORDS \
	77, /* /soc/peripheral@50000000/mrt@3f000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_EXISTS 1
#define DT_N_INST_4_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0
#define DT_N_NODELABEL_mrt1_channel0 DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@3f000/mrt1_channel@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_PATH "/soc/peripheral@50000000/mrt@3f000/mrt1_channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FULL_NAME "mrt1_channel@1"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FULL_NAME_UNQUOTED mrt1_channel@1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FULL_NAME_TOKEN mrt1_channel_1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FULL_NAME_UPPER_TOKEN MRT1_CHANNEL_1

/* Node parent (/soc/peripheral@50000000/mrt@3f000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_NODELABEL(fn) fn(mrt1_channel1)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt1_channel1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_ORD 79
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_REQUIRES_ORDS \
	77, /* /soc/peripheral@50000000/mrt@3f000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_EXISTS 1
#define DT_N_INST_5_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1
#define DT_N_NODELABEL_mrt1_channel1 DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@3f000/mrt1_channel@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_PATH "/soc/peripheral@50000000/mrt@3f000/mrt1_channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FULL_NAME "mrt1_channel@2"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FULL_NAME_UNQUOTED mrt1_channel@2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FULL_NAME_TOKEN mrt1_channel_2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FULL_NAME_UPPER_TOKEN MRT1_CHANNEL_2

/* Node parent (/soc/peripheral@50000000/mrt@3f000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_NODELABEL(fn) fn(mrt1_channel2)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt1_channel2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_ORD 80
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_REQUIRES_ORDS \
	77, /* /soc/peripheral@50000000/mrt@3f000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_EXISTS 1
#define DT_N_INST_6_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2
#define DT_N_NODELABEL_mrt1_channel2 DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@3f000/mrt1_channel@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_PATH "/soc/peripheral@50000000/mrt@3f000/mrt1_channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FULL_NAME "mrt1_channel@3"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FULL_NAME_UNQUOTED mrt1_channel@3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FULL_NAME_TOKEN mrt1_channel_3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FULL_NAME_UPPER_TOKEN MRT1_CHANNEL_3

/* Node parent (/soc/peripheral@50000000/mrt@3f000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_NODELABEL(fn) fn(mrt1_channel3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt1_channel3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_ORD 81
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_REQUIRES_ORDS \
	77, /* /soc/peripheral@50000000/mrt@3f000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_EXISTS 1
#define DT_N_INST_7_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3
#define DT_N_NODELABEL_mrt1_channel3 DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pmu@31000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pmu_31000
 *
 * Binding (compatible = nxp,rw-pmu):
 *   $ZEPHYR_BASE\dts\bindings\power\nxp,rw-pmu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_PATH "/soc/peripheral@50000000/pmu@31000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FULL_NAME "pmu@31000"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FULL_NAME_UNQUOTED pmu@31000
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FULL_NAME_TOKEN pmu_31000
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FULL_NAME_UPPER_TOKEN PMU_31000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_NODELABEL(fn) fn(pmu)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pmu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_ORD 82
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_SUPPORTS_ORDS \
	83, /* /soc/peripheral@50000000/pmu@31000/pin0 */ \
	84, /* /soc/peripheral@50000000/pmu@31000/pin1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_EXISTS 1
#define DT_N_INST_0_nxp_rw_pmu DT_N_S_soc_S_peripheral_50000000_S_pmu_31000
#define DT_N_NODELABEL_pmu     DT_N_S_soc_S_peripheral_50000000_S_pmu_31000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_REG_IDX_0_VAL_ADDRESS 1342377984 /* 0x50031000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_REG_IDX_0_VAL_SIZE 304 /* 0x130 */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_COMPAT_MATCHES_nxp_rw_pmu 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_COMPAT_MODEL_IDX_0 "rw-pmu"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en {2 /* 0x2 */, 32 /* 0x20 */, 8 /* 0x8 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_IDX_1 32
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_IDX_2 8
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, reset_causes_en, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reset_causes_en_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible {"nxp,rw-pmu"}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_IDX_0 "nxp,rw-pmu"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_IDX_0_STRING_UNQUOTED nxp,rw-pmu
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_IDX_0_STRING_TOKEN nxp_rw_pmu
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RW_PMU
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reg {200704 /* 0x31000 */, 304 /* 0x130 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reg_IDX_0 200704
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reg_IDX_1 304
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pmu@31000/pin0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0
 *
 * Binding (compatible = nxp,aon-wakeup-pin):
 *   $ZEPHYR_BASE\dts\bindings\power\nxp,aon-wakeup-pin.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_PATH "/soc/peripheral@50000000/pmu@31000/pin0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FULL_NAME "pin0"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FULL_NAME_UNQUOTED pin0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FULL_NAME_TOKEN pin0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FULL_NAME_UPPER_TOKEN PIN0

/* Node parent (/soc/peripheral@50000000/pmu@31000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_PARENT DT_N_S_soc_S_peripheral_50000000_S_pmu_31000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_NODELABEL(fn) fn(pin0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pin0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_ORD 83
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	82, /* /soc/peripheral@50000000/pmu@31000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_EXISTS 1
#define DT_N_INST_0_nxp_aon_wakeup_pin DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0
#define DT_N_NODELABEL_pin0            DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_VAL_irq 100
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_COMPAT_MATCHES_nxp_aon_wakeup_pin 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_COMPAT_MODEL_IDX_0 "aon-wakeup-pin"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_interrupts {100 /* 0x64 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_interrupts_IDX_0 100
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level "high"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, wakeup_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, wakeup_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, wakeup_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, wakeup_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible {"nxp,aon-wakeup-pin"}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_IDX_0 "nxp,aon-wakeup-pin"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_IDX_0_STRING_UNQUOTED nxp,aon-wakeup-pin
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_IDX_0_STRING_TOKEN nxp_aon_wakeup_pin
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_AON_WAKEUP_PIN
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pmu@31000/pin1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1
 *
 * Binding (compatible = nxp,aon-wakeup-pin):
 *   $ZEPHYR_BASE\dts\bindings\power\nxp,aon-wakeup-pin.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_PATH "/soc/peripheral@50000000/pmu@31000/pin1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FULL_NAME "pin1"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FULL_NAME_UNQUOTED pin1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FULL_NAME_TOKEN pin1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FULL_NAME_UPPER_TOKEN PIN1

/* Node parent (/soc/peripheral@50000000/pmu@31000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_PARENT DT_N_S_soc_S_peripheral_50000000_S_pmu_31000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_NODELABEL(fn) fn(pin1)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pin1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_ORD 84
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_REQUIRES_ORDS \
	18, /* /soc/interrupt-controller@e000e100 */ \
	82, /* /soc/peripheral@50000000/pmu@31000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_EXISTS 1
#define DT_N_INST_1_nxp_aon_wakeup_pin DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1
#define DT_N_NODELABEL_pin1            DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_VAL_irq 101
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_COMPAT_MATCHES_nxp_aon_wakeup_pin 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_COMPAT_MODEL_IDX_0 "aon-wakeup-pin"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_interrupts {101 /* 0x65 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_interrupts_IDX_0 101
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level "high"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, wakeup_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, wakeup_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, wakeup_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, wakeup_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible {"nxp,aon-wakeup-pin"}
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_IDX_0 "nxp,aon-wakeup-pin"
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_IDX_0_STRING_UNQUOTED nxp,aon-wakeup-pin
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_IDX_0_STRING_TOKEN nxp_aon_wakeup_pin
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_AON_WAKEUP_PIN
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000
 *
 * Binding (compatible = nxp,imx-flexspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,imx-flexspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PATH "/soc/peripheral@50000000/spi@134000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME "spi@134000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME_UNQUOTED spi@134000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME_TOKEN spi_134000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME_UPPER_TOKEN SPI_134000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_NODELABEL(fn) fn(flexspi)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexspi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_ORD 85
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000 */ \
	18, /* /soc/interrupt-controller@e000e100 */ \
	19, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_SUPPORTS_ORDS \
	86, /* /soc/peripheral@50000000/spi@134000/aps6404l@2 */ \
	87, /* /soc/peripheral@50000000/spi@134000/w25q512jvfiq@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi DT_N_S_soc_S_peripheral_50000000_S_spi_134000
#define DT_N_NODELABEL_flexspi      DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_0_VAL_ADDRESS 1075003392 /* 0x40134000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_1_VAL_ADDRESS 402653184 /* 0x18000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_1_VAL_SIZE 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_MATCHES_nxp_imx_flexspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_MODEL_IDX_0 "imx-flexspi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg {1261568 /* 0x134000 */, 4096 /* 0x1000 */, 402653184 /* 0x18000000 */, 134217728 /* 0x8000000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_0 1261568
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_2 402653184
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_3 134217728
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_bufferable 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_bufferable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_cacheable 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_cacheable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_prefetch 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_prefetch_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_read_addr_opt 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_read_addr_opt_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_combination_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_combination_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_sck_differential_clock 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_sck_differential_clock_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary "1024"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_STRING_UNQUOTED 1024
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_STRING_TOKEN 1024
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_STRING_UPPER_TOKEN 1024
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0 "1024"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0_ENUM_VAL_1024_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible {"nxp,imx-flexspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0 "nxp,imx-flexspi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_VAL_name 2560
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/aps6404l@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2
 *
 * Binding (compatible = nxp,imx-flexspi-aps6404l):
 *   $ZEPHYR_BASE\dts\bindings\mtd\nxp,imx-flexspi-aps6404l.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_PATH "/soc/peripheral@50000000/spi@134000/aps6404l@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FULL_NAME "aps6404l@2"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FULL_NAME_UNQUOTED aps6404l@2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FULL_NAME_TOKEN aps6404l_2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FULL_NAME_UPPER_TOKEN APS6404L_2

/* Node parent (/soc/peripheral@50000000/spi@134000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_NODELABEL(fn) fn(aps6404l)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(aps6404l, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_ORD 86
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_REQUIRES_ORDS \
	85, /* /soc/peripheral@50000000/spi@134000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi_aps6404l DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2
#define DT_N_NODELABEL_aps6404l              DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2

/* Bus info (controller: '/soc/peripheral@50000000/spi@134000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_BUS_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_BUS DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_COMPAT_MATCHES_nxp_imx_flexspi_aps6404l 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_COMPAT_MODEL_IDX_0 "imx-flexspi-aps6404l"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval_unit 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval_unit_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval_unit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_interval_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_setup_time 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_setup_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_hold_time 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_cs_hold_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_data_valid_time 6
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_data_valid_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_column_space 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_column_space_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_word_addressable 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_word_addressable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_unit 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_unit_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_unit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_interval 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_ahb_write_wait_interval_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_max_frequency 109000000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_duplex 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_frame_format 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible {"nxp,imx-flexspi-aps6404l"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_IDX_0 "nxp,imx-flexspi-aps6404l"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi-aps6404l
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi_aps6404l
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI_APS6404L
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_size 67108864
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2_P_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/w25q512jvfiq@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0
 *
 * Binding (compatible = nxp,imx-flexspi-nor):
 *   $ZEPHYR_BASE\dts\bindings\mtd\nxp,imx-flexspi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_PATH "/soc/peripheral@50000000/spi@134000/w25q512jvfiq@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FULL_NAME "w25q512jvfiq@0"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FULL_NAME_UNQUOTED w25q512jvfiq@0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FULL_NAME_TOKEN w25q512jvfiq_0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FULL_NAME_UPPER_TOKEN W25Q512JVFIQ_0

/* Node parent (/soc/peripheral@50000000/spi@134000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_NODELABEL(fn) fn(w25q512jvfiq)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(w25q512jvfiq, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_ORD 87
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_REQUIRES_ORDS \
	85, /* /soc/peripheral@50000000/spi@134000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi_nor DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0
#define DT_N_NODELABEL_w25q512jvfiq     DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0

/* Bus info (controller: '/soc/peripheral@50000000/spi@134000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_BUS DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_COMPAT_MATCHES_nxp_imx_flexspi_nor 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_COMPAT_MODEL_IDX_0 "imx-flexspi-nor"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval_unit 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval_unit_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval_unit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_interval_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_setup_time 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_setup_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_hold_time 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_cs_hold_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_data_valid_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_data_valid_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_column_space 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_column_space_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_word_addressable 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_word_addressable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_unit 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_unit_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_unit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_interval 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_ahb_write_wait_interval_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_max_frequency 104000000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible {"nxp,imx-flexspi-nor"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_IDX_0 "nxp,imx-flexspi-nor"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi-nor
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi_nor
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI_NOR
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_size 536870912
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_erase_block_size 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_write_block_size 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_PATH "/soc/sram@30000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_FULL_NAME "sram@30000000"
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UNQUOTED sram@30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_TOKEN sram_30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UPPER_TOKEN SRAM_30000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_30000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL(fn) fn(sram)
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM 2
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_0)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_0)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_ORD 88
#define DT_N_S_soc_S_sram_30000000_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_REQUIRES_ORDS \
	9, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_SUPPORTS_ORDS \
	89, /* /soc/sram@30000000/memory@0 */ \
	90, /* /soc/sram@30000000/memory@40000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_EXISTS 1
#define DT_N_NODELABEL_sram DT_N_S_soc_S_sram_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_REG_NUM 0
#define DT_N_S_soc_S_sram_30000000_RANGES_NUM 2
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_LENGTH 1245184 /* 0x130000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_VAL_PARENT_BUS_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_VAL_LENGTH 1245184 /* 0x130000 */
#define DT_N_S_soc_S_sram_30000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_30000000, 0) fn(DT_N_S_soc_S_sram_30000000, 1)
#define DT_N_S_soc_S_sram_30000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@0
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_0
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_PATH "/soc/sram@30000000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME "memory@0"
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME_UNQUOTED memory@0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME_TOKEN memory_0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FULL_NAME_UPPER_TOKEN MEMORY_0

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_NODELABEL(fn) fn(sram_code)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram_code, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_ORD 89
#define DT_N_S_soc_S_sram_30000000_S_memory_0_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REQUIRES_ORDS \
	88, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_EXISTS 1
#define DT_N_INST_1_mmio_sram    DT_N_S_soc_S_sram_30000000_S_memory_0
#define DT_N_NODELABEL_sram_code DT_N_S_soc_S_sram_30000000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_IDX_0_VAL_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_0_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg {0 /* 0x0 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_IDX_1 262144
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@40000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_40000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_PATH "/soc/sram@30000000/memory@40000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FULL_NAME "memory@40000"
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FULL_NAME_UNQUOTED memory@40000
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FULL_NAME_TOKEN memory_40000
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FULL_NAME_UPPER_TOKEN MEMORY_40000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_NODELABEL(fn) fn(sram_data)
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram_data, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_ORD 90
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_REQUIRES_ORDS \
	88, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_EXISTS 1
#define DT_N_INST_0_mmio_sram    DT_N_S_soc_S_sram_30000000_S_memory_40000
#define DT_N_NODELABEL_sram_data DT_N_S_soc_S_sram_30000000_S_memory_40000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_REG_IDX_0_VAL_ADDRESS 268697600 /* 0x10040000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_REG_IDX_0_VAL_SIZE 983040 /* 0xf0000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_reg {262144 /* 0x40000 */, 983040 /* 0xf0000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_reg_IDX_0 262144
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_reg_IDX_1 983040
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /sram@41380000
 *
 * Node identifier: DT_N_S_sram_41380000
 */

/* Node's full path: */
#define DT_N_S_sram_41380000_PATH "/sram@41380000"

/* Node's name with unit-address: */
#define DT_N_S_sram_41380000_FULL_NAME "sram@41380000"
#define DT_N_S_sram_41380000_FULL_NAME_UNQUOTED sram@41380000
#define DT_N_S_sram_41380000_FULL_NAME_TOKEN sram_41380000
#define DT_N_S_sram_41380000_FULL_NAME_UPPER_TOKEN SRAM_41380000

/* Node parent (/) identifier: */
#define DT_N_S_sram_41380000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_sram_41380000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_sram_41380000_NODELABEL_NUM 1
#define DT_N_S_sram_41380000_FOREACH_NODELABEL(fn) fn(smu1)
#define DT_N_S_sram_41380000_FOREACH_NODELABEL_VARGS(fn, ...) fn(smu1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sram_41380000_CHILD_NUM 1
#define DT_N_S_sram_41380000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_sram_41380000_FOREACH_CHILD(fn) fn(DT_N_S_sram_41380000_S_memory_0)
#define DT_N_S_sram_41380000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_sram_41380000_S_memory_0)
#define DT_N_S_sram_41380000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__)
#define DT_N_S_sram_41380000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__)
#define DT_N_S_sram_41380000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_sram_41380000_S_memory_0)
#define DT_N_S_sram_41380000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_sram_41380000_S_memory_0)
#define DT_N_S_sram_41380000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__)
#define DT_N_S_sram_41380000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_sram_41380000_ORD 91
#define DT_N_S_sram_41380000_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sram_41380000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sram_41380000_SUPPORTS_ORDS \
	92, /* /sram@41380000/memory@0 */

/* Existence and alternate IDs: */
#define DT_N_S_sram_41380000_EXISTS 1
#define DT_N_NODELABEL_smu1 DT_N_S_sram_41380000

/* Macros for properties that are special in the specification: */
#define DT_N_S_sram_41380000_REG_NUM 0
#define DT_N_S_sram_41380000_RANGES_NUM 1
#define DT_N_S_sram_41380000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_sram_41380000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1094189056 /* 0x41380000 */
#define DT_N_S_sram_41380000_RANGES_IDX_0_VAL_LENGTH 522240 /* 0x7f800 */
#define DT_N_S_sram_41380000_FOREACH_RANGE(fn) fn(DT_N_S_sram_41380000, 0)
#define DT_N_S_sram_41380000_IRQ_NUM 0
#define DT_N_S_sram_41380000_IRQ_LEVEL 0
#define DT_N_S_sram_41380000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sram_41380000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sram_41380000_P_ranges_EXISTS 1

/*
 * Devicetree node: /sram@41380000/memory@0
 *
 * Node identifier: DT_N_S_sram_41380000_S_memory_0
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sram_41380000_S_memory_0_PATH "/sram@41380000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_sram_41380000_S_memory_0_FULL_NAME "memory@0"
#define DT_N_S_sram_41380000_S_memory_0_FULL_NAME_UNQUOTED memory@0
#define DT_N_S_sram_41380000_S_memory_0_FULL_NAME_TOKEN memory_0
#define DT_N_S_sram_41380000_S_memory_0_FULL_NAME_UPPER_TOKEN MEMORY_0

/* Node parent (/sram@41380000) identifier: */
#define DT_N_S_sram_41380000_S_memory_0_PARENT DT_N_S_sram_41380000

/* Node's index in its parent's list of children: */
#define DT_N_S_sram_41380000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_sram_41380000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_NODELABEL(fn) fn(smu1_data)
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(smu1_data, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sram_41380000_S_memory_0_CHILD_NUM 0
#define DT_N_S_sram_41380000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_sram_41380000_S_memory_0_ORD 92
#define DT_N_S_sram_41380000_S_memory_0_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sram_41380000_S_memory_0_REQUIRES_ORDS \
	91, /* /sram@41380000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sram_41380000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_sram_41380000_S_memory_0_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_sram_41380000_S_memory_0
#define DT_N_INST_2_mmio_sram            DT_N_S_sram_41380000_S_memory_0
#define DT_N_NODELABEL_smu1_data         DT_N_S_sram_41380000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_sram_41380000_S_memory_0_REG_NUM 1
#define DT_N_S_sram_41380000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_REG_IDX_0_VAL_ADDRESS 1094189056 /* 0x41380000 */
#define DT_N_S_sram_41380000_S_memory_0_REG_IDX_0_VAL_SIZE 522240 /* 0x7f800 */
#define DT_N_S_sram_41380000_S_memory_0_RANGES_NUM 0
#define DT_N_S_sram_41380000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_sram_41380000_S_memory_0_IRQ_NUM 0
#define DT_N_S_sram_41380000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_sram_41380000_S_memory_0_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_sram_41380000_S_memory_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_sram_41380000_S_memory_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_sram_41380000_S_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_sram_41380000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sram_41380000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region "SMU1"
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_STRING_UNQUOTED SMU1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_STRING_TOKEN SMU1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_STRING_UPPER_TOKEN SMU1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_IDX_0 "SMU1"
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sram_41380000_S_memory_0, zephyr_memory_region, 0)
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sram_41380000_S_memory_0, zephyr_memory_region, 0)
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sram_41380000_S_memory_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_41380000_S_memory_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_LEN 1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sram_41380000_S_memory_0, compatible, 0) \
	fn(DT_N_S_sram_41380000_S_memory_0, compatible, 1)
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sram_41380000_S_memory_0, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sram_41380000_S_memory_0, compatible, 1)
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sram_41380000_S_memory_0, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_sram_41380000_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_41380000_S_memory_0, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sram_41380000_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_LEN 2
#define DT_N_S_sram_41380000_S_memory_0_P_compatible_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_reg {0 /* 0x0 */, 522240 /* 0x7f800 */}
#define DT_N_S_sram_41380000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_sram_41380000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_reg_IDX_1 522240
#define DT_N_S_sram_41380000_S_memory_0_P_reg_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_deferred_init 0
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_wakeup_source 0
#define DT_N_S_sram_41380000_S_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_attr 1048576
#define DT_N_S_sram_41380000_S_memory_0_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /sram@443C0000
 *
 * Node identifier: DT_N_S_sram_443c0000
 */

/* Node's full path: */
#define DT_N_S_sram_443c0000_PATH "/sram@443C0000"

/* Node's name with unit-address: */
#define DT_N_S_sram_443c0000_FULL_NAME "sram@443C0000"
#define DT_N_S_sram_443c0000_FULL_NAME_UNQUOTED sram@443C0000
#define DT_N_S_sram_443c0000_FULL_NAME_TOKEN sram_443C0000
#define DT_N_S_sram_443c0000_FULL_NAME_UPPER_TOKEN SRAM_443C0000

/* Node parent (/) identifier: */
#define DT_N_S_sram_443c0000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_sram_443c0000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_sram_443c0000_NODELABEL_NUM 1
#define DT_N_S_sram_443c0000_FOREACH_NODELABEL(fn) fn(smu2)
#define DT_N_S_sram_443c0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(smu2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sram_443c0000_CHILD_NUM 1
#define DT_N_S_sram_443c0000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_sram_443c0000_FOREACH_CHILD(fn) fn(DT_N_S_sram_443c0000_S_memory_0)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_sram_443c0000_S_memory_0)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_sram_443c0000_S_memory_0)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_sram_443c0000_S_memory_0)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__)
#define DT_N_S_sram_443c0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_sram_443c0000_ORD 93
#define DT_N_S_sram_443c0000_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sram_443c0000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sram_443c0000_SUPPORTS_ORDS \
	94, /* /sram@443C0000/memory@0 */

/* Existence and alternate IDs: */
#define DT_N_S_sram_443c0000_EXISTS 1
#define DT_N_NODELABEL_smu2 DT_N_S_sram_443c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_sram_443c0000_REG_NUM 0
#define DT_N_S_sram_443c0000_RANGES_NUM 1
#define DT_N_S_sram_443c0000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_sram_443c0000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1144782848 /* 0x443c0000 */
#define DT_N_S_sram_443c0000_RANGES_IDX_0_VAL_LENGTH 143360 /* 0x23000 */
#define DT_N_S_sram_443c0000_FOREACH_RANGE(fn) fn(DT_N_S_sram_443c0000, 0)
#define DT_N_S_sram_443c0000_IRQ_NUM 0
#define DT_N_S_sram_443c0000_IRQ_LEVEL 0
#define DT_N_S_sram_443c0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sram_443c0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sram_443c0000_P_ranges_EXISTS 1

/*
 * Devicetree node: /sram@443C0000/memory@0
 *
 * Node identifier: DT_N_S_sram_443c0000_S_memory_0
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sram_443c0000_S_memory_0_PATH "/sram@443C0000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_sram_443c0000_S_memory_0_FULL_NAME "memory@0"
#define DT_N_S_sram_443c0000_S_memory_0_FULL_NAME_UNQUOTED memory@0
#define DT_N_S_sram_443c0000_S_memory_0_FULL_NAME_TOKEN memory_0
#define DT_N_S_sram_443c0000_S_memory_0_FULL_NAME_UPPER_TOKEN MEMORY_0

/* Node parent (/sram@443C0000) identifier: */
#define DT_N_S_sram_443c0000_S_memory_0_PARENT DT_N_S_sram_443c0000

/* Node's index in its parent's list of children: */
#define DT_N_S_sram_443c0000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_sram_443c0000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_NODELABEL(fn) fn(smu2_data)
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(smu2_data, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sram_443c0000_S_memory_0_CHILD_NUM 0
#define DT_N_S_sram_443c0000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_sram_443c0000_S_memory_0_ORD 94
#define DT_N_S_sram_443c0000_S_memory_0_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sram_443c0000_S_memory_0_REQUIRES_ORDS \
	93, /* /sram@443C0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sram_443c0000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_sram_443c0000_S_memory_0_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_sram_443c0000_S_memory_0
#define DT_N_INST_3_mmio_sram            DT_N_S_sram_443c0000_S_memory_0
#define DT_N_NODELABEL_smu2_data         DT_N_S_sram_443c0000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_sram_443c0000_S_memory_0_REG_NUM 1
#define DT_N_S_sram_443c0000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_REG_IDX_0_VAL_ADDRESS 1144782848 /* 0x443c0000 */
#define DT_N_S_sram_443c0000_S_memory_0_REG_IDX_0_VAL_SIZE 143360 /* 0x23000 */
#define DT_N_S_sram_443c0000_S_memory_0_RANGES_NUM 0
#define DT_N_S_sram_443c0000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_sram_443c0000_S_memory_0_IRQ_NUM 0
#define DT_N_S_sram_443c0000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_sram_443c0000_S_memory_0_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_sram_443c0000_S_memory_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_sram_443c0000_S_memory_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_sram_443c0000_S_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_sram_443c0000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sram_443c0000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region "SMU2"
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_STRING_UNQUOTED SMU2
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_STRING_TOKEN SMU2
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_STRING_UPPER_TOKEN SMU2
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_IDX_0 "SMU2"
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sram_443c0000_S_memory_0, zephyr_memory_region, 0)
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sram_443c0000_S_memory_0, zephyr_memory_region, 0)
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sram_443c0000_S_memory_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_443c0000_S_memory_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_LEN 1
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 0) \
	fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 1)
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 1)
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sram_443c0000_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_LEN 2
#define DT_N_S_sram_443c0000_S_memory_0_P_compatible_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_reg {0 /* 0x0 */, 143360 /* 0x23000 */}
#define DT_N_S_sram_443c0000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_sram_443c0000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_reg_IDX_1 143360
#define DT_N_S_sram_443c0000_S_memory_0_P_reg_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_deferred_init 0
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_wakeup_source 0
#define DT_N_S_sram_443c0000_S_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_attr 1048576
#define DT_N_S_sram_443c0000_S_memory_0_P_zephyr_memory_attr_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy           DT_N_S_soc_S_peripheral_50000000_S_random_14000
#define DT_CHOSEN_zephyr_entropy_EXISTS    1
#define DT_CHOSEN_zephyr_bt_hci            DT_N_S_soc_S_peripheral_50000000_S_hci_ble
#define DT_CHOSEN_zephyr_bt_hci_EXISTS     1
#define DT_CHOSEN_zephyr_sram              DT_N_S_soc_S_sram_30000000_S_memory_40000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_flash             DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0
#define DT_CHOSEN_zephyr_flash_EXISTS      1
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gau) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend) fn(DT_N_S_sram_41380000) fn(DT_N_S_sram_41380000_S_memory_0) fn(DT_N_S_sram_443c0000) fn(DT_N_S_sram_443c0000_S_memory_0) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend) fn(DT_N_S_sram_41380000) fn(DT_N_S_sram_41380000_S_memory_0) fn(DT_N_S_sram_443c0000) fn(DT_N_S_sram_443c0000_S_memory_0) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_aps6404l_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000_S_pin1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcom_126000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lcdic_128000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000_S_mrt1_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc1_38100, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ptp_clock, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__) fn(DT_N_S_sram_41380000, __VA_ARGS__) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__) fn(DT_N_S_sram_443c0000, __VA_ARGS__) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm3_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_enet_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_flexcomm1_spi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000_S_pinmux_pwm0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__) fn(DT_N_S_sram_41380000, __VA_ARGS__) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__) fn(DT_N_S_sram_443c0000, __VA_ARGS__) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi_nor 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_syscon 1
#define DT_COMPAT_HAS_OKAY_nxp_mci_io_mux 1
#define DT_COMPAT_HAS_OKAY_nxp_rstctl 1
#define DT_COMPAT_HAS_OKAY_nxp_rw_pmu 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_trng 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_wwdt 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_gpio 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_gpio_port 1
#define DT_COMPAT_HAS_OKAY_nxp_ehci 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_spi 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_i2c 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_usart 1
#define DT_COMPAT_HAS_OKAY_nxp_rw_soc_ctrl 1
#define DT_COMPAT_HAS_OKAY_nxp_pint 1
#define DT_COMPAT_HAS_OKAY_nxp_wifi 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_dma 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_ctimer 1
#define DT_COMPAT_HAS_OKAY_nxp_sctimer_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_mrt 1
#define DT_COMPAT_HAS_OKAY_nxp_mrt_channel 1
#define DT_COMPAT_HAS_OKAY_nxp_gau_adc 1
#define DT_COMPAT_HAS_OKAY_nxp_gau_dac 1
#define DT_COMPAT_HAS_OKAY_nxp_os_timer 1
#define DT_COMPAT_HAS_OKAY_nxp_hci_ble 1
#define DT_COMPAT_HAS_OKAY_nxp_enet 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_mac 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_mdio 1
#define DT_COMPAT_HAS_OKAY_microchip_ksz8081 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33f 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_nxp_pdcfg_power 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 4
#define DT_N_INST_nxp_imx_flexspi_NUM_OKAY 1
#define DT_N_INST_nxp_imx_flexspi_nor_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_syscon_NUM_OKAY 2
#define DT_N_INST_nxp_mci_io_mux_NUM_OKAY 1
#define DT_N_INST_nxp_rstctl_NUM_OKAY 2
#define DT_N_INST_nxp_rw_pmu_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_trng_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_wwdt_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_gpio_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_gpio_port_NUM_OKAY 2
#define DT_N_INST_nxp_ehci_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_spi_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_i2c_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_usart_NUM_OKAY 1
#define DT_N_INST_nxp_rw_soc_ctrl_NUM_OKAY 2
#define DT_N_INST_nxp_pint_NUM_OKAY 1
#define DT_N_INST_nxp_wifi_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_dma_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_ctimer_NUM_OKAY 1
#define DT_N_INST_nxp_sctimer_pwm_NUM_OKAY 1
#define DT_N_INST_nxp_mrt_NUM_OKAY 2
#define DT_N_INST_nxp_mrt_channel_NUM_OKAY 1
#define DT_N_INST_nxp_gau_adc_NUM_OKAY 1
#define DT_N_INST_nxp_gau_dac_NUM_OKAY 1
#define DT_N_INST_nxp_os_timer_NUM_OKAY 1
#define DT_N_INST_nxp_hci_ble_NUM_OKAY 1
#define DT_N_INST_nxp_enet_NUM_OKAY 1
#define DT_N_INST_nxp_enet_mac_NUM_OKAY 1
#define DT_N_INST_nxp_enet_mdio_NUM_OKAY 1
#define DT_N_INST_microchip_ksz8081_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33f_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_nxp_pdcfg_power_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 2
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000) fn(DT_N_S_soc_S_sram_30000000_S_memory_0) fn(DT_N_S_sram_41380000_S_memory_0) fn(DT_N_S_sram_443c0000_S_memory_0)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi_nor(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi_nor(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_w25q512jvfiq_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_syscon(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_syscon(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_syscon(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_syscon(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mci_io_mux(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000)
#define DT_FOREACH_OKAY_VARGS_nxp_mci_io_mux(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mci_iomux_4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mci_io_mux(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mci_io_mux(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rstctl(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000)
#define DT_FOREACH_OKAY_VARGS_nxp_rstctl(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rstctl(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rstctl(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rw_pmu(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000)
#define DT_FOREACH_OKAY_VARGS_nxp_rw_pmu(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pmu_31000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rw_pmu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rw_pmu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_trng(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_trng(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_14000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_wwdt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_wwdt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_wwdt(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_wwdt(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_gpio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_gpio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_gpio_port(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_gpio_port(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_hsgpio_100000_S_gpio_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_gpio_port(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_gpio_port(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_ehci(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000)
#define DT_FOREACH_OKAY_VARGS_nxp_ehci(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbotg_145000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_ehci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_ehci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_spi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_spi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_i2c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_i2c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_usart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_usart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_usart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_usart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rw_soc_ctrl(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000)
#define DT_FOREACH_OKAY_VARGS_nxp_rw_soc_ctrl(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_aon_soc_ctrl_5000800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_soc_ctrl_5001000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rw_soc_ctrl(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rw_soc_ctrl(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_pint(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000)
#define DT_FOREACH_OKAY_VARGS_nxp_pint(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_pint(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_pint(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_wifi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi)
#define DT_FOREACH_OKAY_VARGS_nxp_wifi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_nxp_wifi, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_wifi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_wifi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_dma(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_dma(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_dma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_dma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_ctimer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_ctimer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_ctimer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_ctimer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_sctimer_pwm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000)
#define DT_FOREACH_OKAY_VARGS_nxp_sctimer_pwm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_sctimer_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_sctimer_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mrt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000)
#define DT_FOREACH_OKAY_VARGS_nxp_mrt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_3f000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mrt(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mrt(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mrt_channel(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0)
#define DT_FOREACH_OKAY_VARGS_nxp_mrt_channel(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt0_channel_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mrt_channel(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mrt_channel(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_gau_adc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000)
#define DT_FOREACH_OKAY_VARGS_nxp_gau_adc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_gau_adc0_38000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_gau_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_gau_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_gau_dac(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200)
#define DT_FOREACH_OKAY_VARGS_nxp_gau_dac(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gau_S_dac_38200, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_gau_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_gau_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_os_timer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000)
#define DT_FOREACH_OKAY_VARGS_nxp_os_timer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_13b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_os_timer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_os_timer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_hci_ble(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble)
#define DT_FOREACH_OKAY_VARGS_nxp_hci_ble(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_hci_ble, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_hci_ble(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_hci_ble(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000)
#define DT_FOREACH_OKAY_VARGS_nxp_enet(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_mac(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_mac(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_ethernet, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_mac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_mac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_mdio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_mdio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_microchip_ksz8081(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2)
#define DT_FOREACH_OKAY_VARGS_microchip_ksz8081(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_enet_138000_S_mdio_S_phy_2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_microchip_ksz8081(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_microchip_ksz8081(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_pdcfg_power(fn) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_FOREACH_OKAY_VARGS_nxp_pdcfg_power(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_pdcfg_power(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_pdcfg_power(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_sram_41380000_S_memory_0) fn(DT_N_S_sram_443c0000_S_memory_0)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_sram_41380000_S_memory_0, __VA_ARGS__) fn(DT_N_S_sram_443c0000_S_memory_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nxp_imx_flexspi_nor_BUS_spi 1
#define DT_COMPAT_microchip_ksz8081_BUS_mdio 1
