$date
	Thu Nov 20 21:18:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 32 ! sum [31:0] $end
$var parameter 32 " WIDTH $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module uut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 32 ' sum [31:0] $end
$var parameter 32 ( WIDTH $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 (
b100000 "
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 !
$end
#5000
b1 $
b1 &
b10 !
b10 '
b1 #
b1 %
#15000
b100000 $
b100000 &
b110000 !
b110000 '
b10000 #
b10000 %
#25000
b10001000100010001000100010001 $
b10001000100010001000100010001 &
b10111011101110111011101110111011 !
b10111011101110111011101110111011 '
b10101010101010101010101010101010 #
b10101010101010101010101010101010 %
#35000
b1 $
b1 &
b0 !
b0 '
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
#45000
b10000111011001010100001100100001 $
b10000111011001010100001100100001 &
b10011001100110011001100110011001 !
b10011001100110011001100110011001 '
b10010001101000101011001111000 #
b10010001101000101011001111000 %
#55000
