VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
Clk input std_input
reset input std_input
In_Data[6:0] input std_input
