

================================================================
== Vitis HLS Report for 'B_IO_L2_in_1_x1'
================================================================
* Date:           Fri Sep 16 23:44:37 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max    |    min   |    max    |   min  |    max    |   Type  |
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   125120|  280629440|  0.417 ms|  0.935 sec|  125120|  280629440|     none|
    +---------+-----------+----------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |                                        |   Latency (cycles)  |    Iteration    |  Initiation Interval  |  Trip |          |
        |                Loop Name               |   min   |    max    |     Latency     |  achieved |   target  | Count | Pipelined|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_1_x1_loop_1                |    33848|  280538168|  8462 ~ 70134542|          -|          -|      4|        no|
        | + B_IO_L2_in_1_x1_loop_2               |     8460|   70134540|  1410 ~ 11689090|          -|          -|      6|        no|
        |  ++ B_IO_L2_in_1_x1_loop_3             |     1408|   11689088|       11 ~ 91321|          -|          -|    128|        no|
        |   +++ B_IO_L2_in_1_x1_loop_4           |        8|         48|            4 ~ 6|          -|          -|  2 ~ 8|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_5         |        2|          2|                1|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_6         |        4|          4|                2|          -|          -|      2|        no|
        |   +++ B_IO_L2_in_1_x1_loop_7           |    91270|      91270|            45635|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_8         |    45632|      45632|             1426|          -|          -|     32|        no|
        |     +++++ B_IO_L2_in_1_x1_loop_9       |     1424|       1424|              178|          -|          -|      8|        no|
        |      ++++++ B_IO_L2_in_1_x1_loop_10    |      176|        176|               11|          -|          -|     16|        no|
        |       +++++++ B_IO_L2_in_1_x1_loop_11  |        8|          8|                1|          -|          -|      8|        no|
        |   +++ B_IO_L2_in_1_x1_loop_12          |        8|         48|            4 ~ 6|          -|          -|  2 ~ 8|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_13        |        2|          2|                1|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_14        |        4|          4|                2|          -|          -|      2|        no|
        |   +++ B_IO_L2_in_1_x1_loop_15          |    91270|      91270|            45635|          -|          -|      2|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_16        |    45632|      45632|             1426|          -|          -|     32|        no|
        |     +++++ B_IO_L2_in_1_x1_loop_17      |     1424|       1424|              178|          -|          -|      8|        no|
        |      ++++++ B_IO_L2_in_1_x1_loop_18    |      176|        176|               11|          -|          -|     16|        no|
        |       +++++++ B_IO_L2_in_1_x1_loop_19  |        8|          8|                1|          -|          -|      8|        no|
        |- B_IO_L2_in_1_x1_loop_20               |    91270|      91270|            45635|          -|          -|      2|        no|
        | + B_IO_L2_in_1_x1_loop_21              |    45632|      45632|             1426|          -|          -|     32|        no|
        |  ++ B_IO_L2_in_1_x1_loop_22            |     1424|       1424|              178|          -|          -|      8|        no|
        |   +++ B_IO_L2_in_1_x1_loop_23          |      176|        176|               11|          -|          -|     16|        no|
        |    ++++ B_IO_L2_in_1_x1_loop_24        |        8|          8|                1|          -|          -|      8|        no|
        +----------------------------------------+---------+-----------+-----------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 2 
4 --> 5 15 3 
5 --> 6 8 
6 --> 7 6 5 
7 --> 6 
8 --> 9 18 4 
9 --> 10 
10 --> 11 8 
11 --> 12 10 
12 --> 13 11 
13 --> 14 13 
14 --> 12 
15 --> 16 8 
16 --> 17 16 15 
17 --> 16 
18 --> 19 
19 --> 20 8 
20 --> 21 19 
21 --> 22 20 
22 --> 23 22 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 24 
27 --> 28 26 
28 --> 29 27 
29 --> 30 29 
30 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_1_x166, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_2_x111, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_1_x110, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_1_x166, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_2_x111, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x110, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_B_ping_V_0 = alloca i64 1" [./dut.cpp:15149]   --->   Operation 37 'alloca' 'local_B_ping_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_B_pong_V_0 = alloca i64 1" [./dut.cpp:15150]   --->   Operation 38 'alloca' 'local_B_pong_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_46 = alloca i64 1" [./dut.cpp:15200]   --->   Operation 39 'alloca' 'data_split_V_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_45 = alloca i64 1" [./dut.cpp:15267]   --->   Operation 40 'alloca' 'data_split_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:15309]   --->   Operation 41 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln15160 = br void" [./dut.cpp:15160]   --->   Operation 42 'br' 'br_ln15160' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 43 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 44 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 45 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 46 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln15160 = br i1 %icmp_ln890, void %.split64, void %.preheader.preheader" [./dut.cpp:15160]   --->   Operation 48 'br' 'br_ln15160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln15160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_358" [./dut.cpp:15160]   --->   Operation 49 'specloopname' 'specloopname_ln15160' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln15161 = br void" [./dut.cpp:15161]   --->   Operation 50 'br' 'br_ln15161' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 51 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_1832, void, i3 0, void %.split64"   --->   Operation 52 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%intra_trans_en_29 = phi i1 1, void, i1 %intra_trans_en, void %.split64"   --->   Operation 53 'phi' 'intra_trans_en_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.57ns)   --->   "%add_ln691_1832 = add i3 %c1_V, i3 1"   --->   Operation 54 'add' 'add_ln691_1832' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.49ns)   --->   "%icmp_ln890_1749 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 55 'icmp' 'icmp_ln890_1749' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln15161 = br i1 %icmp_ln890_1749, void %.split62, void" [./dut.cpp:15161]   --->   Operation 57 'br' 'br_ln15161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln15161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1062" [./dut.cpp:15161]   --->   Operation 58 'specloopname' 'specloopname_ln15161' <Predicate = (!icmp_ln890_1749)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 59 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1749)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_i_i611_cast = sub i6 41, i6 %p_shl"   --->   Operation 60 'sub' 'add_i_i611_cast' <Predicate = (!icmp_ln890_1749)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln15162 = br void" [./dut.cpp:15162]   --->   Operation 61 'br' 'br_ln15162' <Predicate = (!icmp_ln890_1749)> <Delay = 0.38>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln890_1749)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%intra_trans_en_30 = phi i1 %intra_trans_en_29, void %.split62, i1 1, void %.loopexit997"   --->   Operation 63 'phi' 'intra_trans_en_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%arb_29 = phi i1 0, void %.split62, i1 %arb, void %.loopexit997"   --->   Operation 64 'phi' 'arb_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split62, i8 %c2_V_192, void %.loopexit997"   --->   Operation 65 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.70ns)   --->   "%c2_V_192 = add i8 %c2_V, i8 1"   --->   Operation 66 'add' 'c2_V_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.58ns)   --->   "%icmp_ln15162 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:15162]   --->   Operation 67 'icmp' 'icmp_ln15162' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln15162 = br i1 %icmp_ln15162, void %.split59, void" [./dut.cpp:15162]   --->   Operation 69 'br' 'br_ln15162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln15162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_941" [./dut.cpp:15162]   --->   Operation 70 'specloopname' 'specloopname_ln15162' <Predicate = (!icmp_ln15162)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln15166 = br i1 %arb_29, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:15166]   --->   Operation 71 'br' 'br_ln15166' <Predicate = (!icmp_ln15162)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln15168 = br void %.preheader11" [./dut.cpp:15168]   --->   Operation 72 'br' 'br_ln15168' <Predicate = (!icmp_ln15162 & !arb_29)> <Delay = 0.38>
ST_4 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln15235 = br void %.preheader5" [./dut.cpp:15235]   --->   Operation 73 'br' 'br_ln15235' <Predicate = (!icmp_ln15162 & arb_29)> <Delay = 0.38>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (icmp_ln15162)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.74>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%c3_93 = phi i4 %c3_95, void %.loopexit993, i4 1, void %.preheader11.preheader"   --->   Operation 75 'phi' 'c3_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_93, i32 3" [./dut.cpp:15168]   --->   Operation 76 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln15168 = br i1 %tmp_617, void %.split47, void %.loopexit" [./dut.cpp:15168]   --->   Operation 77 'br' 'br_ln15168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_617)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2085"   --->   Operation 79 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_617)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln886_25 = zext i4 %c3_93"   --->   Operation 80 'zext' 'zext_ln886_25' <Predicate = (!tmp_617)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.61ns)   --->   "%icmp_ln886_25 = icmp_ugt  i6 %zext_ln886_25, i6 %add_i_i611_cast"   --->   Operation 81 'icmp' 'icmp_ln886_25' <Predicate = (!tmp_617)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln15170 = br i1 %icmp_ln886_25, void, void %.loopexit" [./dut.cpp:15170]   --->   Operation 82 'br' 'br_ln15170' <Predicate = (!tmp_617)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.65ns)   --->   "%icmp_ln15173 = icmp_eq  i4 %c3_93, i4 1" [./dut.cpp:15173]   --->   Operation 83 'icmp' 'icmp_ln15173' <Predicate = (!tmp_617 & !icmp_ln886_25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln15173 = br i1 %icmp_ln15173, void %.preheader8.preheader, void %.preheader9.preheader" [./dut.cpp:15173]   --->   Operation 84 'br' 'br_ln15173' <Predicate = (!tmp_617 & !icmp_ln886_25)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader8"   --->   Operation 85 'br' 'br_ln890' <Predicate = (!tmp_617 & !icmp_ln886_25 & !icmp_ln15173)> <Delay = 0.38>
ST_5 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader9"   --->   Operation 86 'br' 'br_ln890' <Predicate = (!tmp_617 & !icmp_ln886_25 & icmp_ln15173)> <Delay = 0.38>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln15203 = br i1 %intra_trans_en_30, void %.loopexit997, void %.preheader6.preheader" [./dut.cpp:15203]   --->   Operation 87 'br' 'br_ln15203' <Predicate = (icmp_ln886_25) | (tmp_617)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 88 'br' 'br_ln890' <Predicate = (icmp_ln886_25 & intra_trans_en_30) | (tmp_617 & intra_trans_en_30)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%c4_V_93 = phi i2 %add_ln691_1841, void %.split43, i2 0, void %.preheader8.preheader"   --->   Operation 89 'phi' 'c4_V_93' <Predicate = (!icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.43ns)   --->   "%add_ln691_1841 = add i2 %c4_V_93, i2 1"   --->   Operation 90 'add' 'add_ln691_1841' <Predicate = (!icmp_ln15173)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.34ns)   --->   "%icmp_ln890_1758 = icmp_eq  i2 %c4_V_93, i2 2"   --->   Operation 91 'icmp' 'icmp_ln890_1758' <Predicate = (!icmp_ln15173)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln15186 = br i1 %icmp_ln890_1758, void %.split43, void %.loopexit993.loopexit" [./dut.cpp:15186]   --->   Operation 93 'br' 'br_ln15186' <Predicate = (!icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit993"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln15173 & icmp_ln890_1758)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%c4_V_92 = phi i2 %add_ln691_1840, void %.split45, i2 0, void %.preheader9.preheader"   --->   Operation 95 'phi' 'c4_V_92' <Predicate = (icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.43ns)   --->   "%add_ln691_1840 = add i2 %c4_V_92, i2 1"   --->   Operation 96 'add' 'add_ln691_1840' <Predicate = (icmp_ln15173)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln890_116 = zext i2 %c4_V_92"   --->   Operation 97 'zext' 'zext_ln890_116' <Predicate = (icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.34ns)   --->   "%icmp_ln890_1757 = icmp_eq  i2 %c4_V_92, i2 2"   --->   Operation 98 'icmp' 'icmp_ln890_1757' <Predicate = (icmp_ln15173)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln15174 = br i1 %icmp_ln890_1757, void %.split45, void %.loopexit993.loopexit85" [./dut.cpp:15174]   --->   Operation 100 'br' 'br_ln15174' <Predicate = (icmp_ln15173)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln15174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_332" [./dut.cpp:15174]   --->   Operation 101 'specloopname' 'specloopname_ln15174' <Predicate = (icmp_ln15173 & !icmp_ln890_1757)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.21ns)   --->   "%tmp_622 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x110" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'tmp_622' <Predicate = (icmp_ln15173 & !icmp_ln890_1757)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr_7 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_116" [./dut.cpp:15182]   --->   Operation 103 'getelementptr' 'local_B_pong_V_0_addr_7' <Predicate = (icmp_ln15173 & !icmp_ln890_1757)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.74ns)   --->   "%store_ln15182 = store i256 %tmp_622, i1 %local_B_pong_V_0_addr_7" [./dut.cpp:15182]   --->   Operation 104 'store' 'store_ln15182' <Predicate = (icmp_ln15173 & !icmp_ln890_1757)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln15173 & !icmp_ln890_1757)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit993"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln15173 & icmp_ln890_1757)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.70ns)   --->   "%c3_95 = add i4 %c3_93, i4 1" [./dut.cpp:15168]   --->   Operation 107 'add' 'c3_95' <Predicate = (icmp_ln15173 & icmp_ln890_1757) | (!icmp_ln15173 & icmp_ln890_1758)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln15173 & icmp_ln890_1757) | (!icmp_ln15173 & icmp_ln890_1758)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln15186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2140" [./dut.cpp:15186]   --->   Operation 109 'specloopname' 'specloopname_ln15186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.21ns)   --->   "%tmp_623 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x110" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'tmp_623' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 111 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x111, i256 %tmp_623" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.74>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%c5_V_180 = phi i2 %add_ln691_1843, void, i2 0, void %.preheader6.preheader"   --->   Operation 113 'phi' 'c5_V_180' <Predicate = (!arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln691_1843 = add i2 %c5_V_180, i2 1"   --->   Operation 114 'add' 'add_ln691_1843' <Predicate = (!arb_29 & intra_trans_en_30)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln890_115 = zext i2 %c5_V_180"   --->   Operation 115 'zext' 'zext_ln890_115' <Predicate = (!arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.34ns)   --->   "%icmp_ln890_1756 = icmp_eq  i2 %c5_V_180, i2 2"   --->   Operation 116 'icmp' 'icmp_ln890_1756' <Predicate = (!arb_29 & intra_trans_en_30)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln15204 = br i1 %icmp_ln890_1756, void %.split57, void %.loopexit997.loopexit84" [./dut.cpp:15204]   --->   Operation 118 'br' 'br_ln15204' <Predicate = (!arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_13 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_115"   --->   Operation 119 'getelementptr' 'local_B_ping_V_0_addr_13' <Predicate = (!arb_29 & intra_trans_en_30 & !icmp_ln890_1756)> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (0.74ns)   --->   "%in_data_V_180 = load i1 %local_B_ping_V_0_addr_13"   --->   Operation 120 'load' 'in_data_V_180' <Predicate = (!arb_29 & intra_trans_en_30 & !icmp_ln890_1756)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit997"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!arb_29 & intra_trans_en_30 & icmp_ln890_1756)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%c5_V_179 = phi i2 %add_ln691_1842, void, i2 0, void %.preheader1.preheader"   --->   Operation 122 'phi' 'c5_V_179' <Predicate = (arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.43ns)   --->   "%add_ln691_1842 = add i2 %c5_V_179, i2 1"   --->   Operation 123 'add' 'add_ln691_1842' <Predicate = (arb_29 & intra_trans_en_30)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln890_113 = zext i2 %c5_V_179"   --->   Operation 124 'zext' 'zext_ln890_113' <Predicate = (arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.34ns)   --->   "%icmp_ln890_1753 = icmp_eq  i2 %c5_V_179, i2 2"   --->   Operation 125 'icmp' 'icmp_ln890_1753' <Predicate = (arb_29 & intra_trans_en_30)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln15271 = br i1 %icmp_ln890_1753, void %.split41, void %.loopexit997.loopexit" [./dut.cpp:15271]   --->   Operation 127 'br' 'br_ln15271' <Predicate = (arb_29 & intra_trans_en_30)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_113"   --->   Operation 128 'getelementptr' 'local_B_pong_V_0_addr' <Predicate = (arb_29 & intra_trans_en_30 & !icmp_ln890_1753)> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (0.74ns)   --->   "%in_data_V_179 = load i1 %local_B_pong_V_0_addr"   --->   Operation 129 'load' 'in_data_V_179' <Predicate = (arb_29 & intra_trans_en_30 & !icmp_ln890_1753)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit997"   --->   Operation 130 'br' 'br_ln0' <Predicate = (arb_29 & intra_trans_en_30 & icmp_ln890_1753)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_29, i1 1" [./dut.cpp:15302]   --->   Operation 131 'xor' 'arb' <Predicate = (!intra_trans_en_30) | (arb_29 & icmp_ln890_1753) | (!arb_29 & icmp_ln890_1756)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!intra_trans_en_30) | (arb_29 & icmp_ln890_1753) | (!arb_29 & icmp_ln890_1756)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.74>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln15204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_976" [./dut.cpp:15204]   --->   Operation 133 'specloopname' 'specloopname_ln15204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/2] (0.74ns)   --->   "%in_data_V_180 = load i1 %local_B_ping_V_0_addr_13"   --->   Operation 134 'load' 'in_data_V_180' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_9 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln15205 = br void" [./dut.cpp:15205]   --->   Operation 135 'br' 'br_ln15205' <Predicate = true> <Delay = 0.38>

State 10 <SV = 7> <Delay = 0.70>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%c6_V_178 = phi i6 %add_ln691_1845, void, i6 0, void %.split57"   --->   Operation 136 'phi' 'c6_V_178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln691_1845 = add i6 %c6_V_178, i6 1"   --->   Operation 137 'add' 'add_ln691_1845' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.61ns)   --->   "%icmp_ln890_1760 = icmp_eq  i6 %c6_V_178, i6 32"   --->   Operation 138 'icmp' 'icmp_ln890_1760' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln15205 = br i1 %icmp_ln890_1760, void %.split55, void" [./dut.cpp:15205]   --->   Operation 140 'br' 'br_ln15205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln15205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1058" [./dut.cpp:15205]   --->   Operation 141 'specloopname' 'specloopname_ln15205' <Predicate = (!icmp_ln890_1760)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln15207 = br void" [./dut.cpp:15207]   --->   Operation 142 'br' 'br_ln15207' <Predicate = (!icmp_ln890_1760)> <Delay = 0.38>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln890_1760)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.70>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%c7_V_110 = phi i4 %add_ln691_1847, void, i4 0, void %.split55"   --->   Operation 144 'phi' 'c7_V_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.70ns)   --->   "%add_ln691_1847 = add i4 %c7_V_110, i4 1"   --->   Operation 145 'add' 'add_ln691_1847' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.65ns)   --->   "%icmp_ln890_1762 = icmp_eq  i4 %c7_V_110, i4 8"   --->   Operation 146 'icmp' 'icmp_ln890_1762' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln15207 = br i1 %icmp_ln890_1762, void %.split53, void" [./dut.cpp:15207]   --->   Operation 148 'br' 'br_ln15207' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln15207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1619" [./dut.cpp:15207]   --->   Operation 149 'specloopname' 'specloopname_ln15207' <Predicate = (!icmp_ln890_1762)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V_110"   --->   Operation 150 'trunc' 'empty' <Predicate = (!icmp_ln890_1762)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %empty"   --->   Operation 151 'zext' 'idxprom' <Predicate = (!icmp_ln890_1762)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%data_split_V_46_addr = getelementptr i32 %data_split_V_46, i64 0, i64 %idxprom"   --->   Operation 152 'getelementptr' 'data_split_V_46_addr' <Predicate = (!icmp_ln890_1762)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.38ns)   --->   "%br_ln15209 = br void" [./dut.cpp:15209]   --->   Operation 153 'br' 'br_ln15209' <Predicate = (!icmp_ln890_1762)> <Delay = 0.38>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 154 'br' 'br_ln0' <Predicate = (icmp_ln890_1762)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.70>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%c8_V_46 = phi i5 %add_ln691_1850, void, i5 0, void %.split53"   --->   Operation 155 'phi' 'c8_V_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln691_1850 = add i5 %c8_V_46, i5 1"   --->   Operation 156 'add' 'add_ln691_1850' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.63ns)   --->   "%icmp_ln890_1764 = icmp_eq  i5 %c8_V_46, i5 16"   --->   Operation 157 'icmp' 'icmp_ln890_1764' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln15209 = br i1 %icmp_ln890_1764, void %.split51, void" [./dut.cpp:15209]   --->   Operation 159 'br' 'br_ln15209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln15209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1060" [./dut.cpp:15209]   --->   Operation 160 'specloopname' 'specloopname_ln15209' <Predicate = (!icmp_ln890_1764)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln15216 = br void" [./dut.cpp:15216]   --->   Operation 161 'br' 'br_ln15216' <Predicate = (!icmp_ln890_1764)> <Delay = 0.38>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln890_1764)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.35>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%n_V_46 = phi i4 %add_ln691_1851, void %.split49, i4 0, void %.split51"   --->   Operation 163 'phi' 'n_V_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %zext_ln1497_46, void %.split49, i256 %in_data_V_180, void %.split51"   --->   Operation 164 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.70ns)   --->   "%add_ln691_1851 = add i4 %n_V_46, i4 1"   --->   Operation 165 'add' 'add_ln691_1851' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln878_46 = zext i4 %n_V_46"   --->   Operation 166 'zext' 'zext_ln878_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.65ns)   --->   "%icmp_ln878_50 = icmp_eq  i4 %n_V_46, i4 8"   --->   Operation 167 'icmp' 'icmp_ln878_50' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln15216 = br i1 %icmp_ln878_50, void %.split49, void" [./dut.cpp:15216]   --->   Operation 169 'br' 'br_ln15216' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_300"   --->   Operation 170 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_50)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln674_58 = trunc i256 %p_Val2_s"   --->   Operation 171 'trunc' 'trunc_ln674_58' <Predicate = (!icmp_ln878_50)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%data_split_V_46_addr_1 = getelementptr i32 %data_split_V_46, i64 0, i64 %zext_ln878_46" [./dut.cpp:15217]   --->   Operation 172 'getelementptr' 'data_split_V_46_addr_1' <Predicate = (!icmp_ln878_50)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.69ns)   --->   "%store_ln15217 = store i32 %trunc_ln674_58, i3 %data_split_V_46_addr_1" [./dut.cpp:15217]   --->   Operation 173 'store' 'store_ln15217' <Predicate = (!icmp_ln878_50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 174 'partselect' 'r' <Predicate = (!icmp_ln878_50)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1497_46 = zext i224 %r"   --->   Operation 175 'zext' 'zext_ln1497_46' <Predicate = (!icmp_ln878_50)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln878_50)> <Delay = 0.00>
ST_13 : Operation 177 [2/2] (0.69ns)   --->   "%u = load i3 %data_split_V_46_addr"   --->   Operation 177 'load' 'u' <Predicate = (icmp_ln878_50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 11> <Delay = 1.91>
ST_14 : Operation 178 [1/2] (0.69ns)   --->   "%u = load i3 %data_split_V_46_addr"   --->   Operation 178 'load' 'u' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 179 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_1_x166, i32 %u" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.74>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_94, void %.loopexit995, i4 1, void %.preheader5.preheader"   --->   Operation 181 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:15235]   --->   Operation 182 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln15235 = br i1 %tmp, void %.split31, void %.loopexit924" [./dut.cpp:15235]   --->   Operation 183 'br' 'br_ln15235' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1695"   --->   Operation 185 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 186 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i611_cast"   --->   Operation 187 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln15237 = br i1 %icmp_ln886, void, void %.loopexit924" [./dut.cpp:15237]   --->   Operation 188 'br' 'br_ln15237' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.65ns)   --->   "%icmp_ln15240 = icmp_eq  i4 %c3, i4 1" [./dut.cpp:15240]   --->   Operation 189 'icmp' 'icmp_ln15240' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln15240 = br i1 %icmp_ln15240, void %.preheader2.preheader, void %.preheader3.preheader" [./dut.cpp:15240]   --->   Operation 190 'br' 'br_ln15240' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 191 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln15240)> <Delay = 0.38>
ST_15 : Operation 192 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 192 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & icmp_ln15240)> <Delay = 0.38>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln15270 = br i1 %intra_trans_en_30, void %.loopexit997, void %.preheader1.preheader" [./dut.cpp:15270]   --->   Operation 193 'br' 'br_ln15270' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 194 'br' 'br_ln890' <Predicate = (intra_trans_en_30 & icmp_ln886) | (intra_trans_en_30 & tmp)> <Delay = 0.38>

State 16 <SV = 5> <Delay = 1.96>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%c4_V_91 = phi i2 %add_ln691_1838, void %.split27, i2 0, void %.preheader2.preheader"   --->   Operation 195 'phi' 'c4_V_91' <Predicate = (!icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.43ns)   --->   "%add_ln691_1838 = add i2 %c4_V_91, i2 1"   --->   Operation 196 'add' 'add_ln691_1838' <Predicate = (!icmp_ln15240)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.34ns)   --->   "%icmp_ln890_1755 = icmp_eq  i2 %c4_V_91, i2 2"   --->   Operation 197 'icmp' 'icmp_ln890_1755' <Predicate = (!icmp_ln15240)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln15253 = br i1 %icmp_ln890_1755, void %.split27, void %.loopexit995.loopexit" [./dut.cpp:15253]   --->   Operation 199 'br' 'br_ln15253' <Predicate = (!icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit995"   --->   Operation 200 'br' 'br_ln0' <Predicate = (!icmp_ln15240 & icmp_ln890_1755)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%c4_V = phi i2 %add_ln691_1837, void %.split29, i2 0, void %.preheader3.preheader"   --->   Operation 201 'phi' 'c4_V' <Predicate = (icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.43ns)   --->   "%add_ln691_1837 = add i2 %c4_V, i2 1"   --->   Operation 202 'add' 'add_ln691_1837' <Predicate = (icmp_ln15240)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln890_114 = zext i2 %c4_V"   --->   Operation 203 'zext' 'zext_ln890_114' <Predicate = (icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.34ns)   --->   "%icmp_ln890_1754 = icmp_eq  i2 %c4_V, i2 2"   --->   Operation 204 'icmp' 'icmp_ln890_1754' <Predicate = (icmp_ln15240)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln15241 = br i1 %icmp_ln890_1754, void %.split29, void %.loopexit995.loopexit83" [./dut.cpp:15241]   --->   Operation 206 'br' 'br_ln15241' <Predicate = (icmp_ln15240)> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln15241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1754" [./dut.cpp:15241]   --->   Operation 207 'specloopname' 'specloopname_ln15241' <Predicate = (icmp_ln15240 & !icmp_ln890_1754)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (1.21ns)   --->   "%tmp_624 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x110" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 208 'read' 'tmp_624' <Predicate = (icmp_ln15240 & !icmp_ln890_1754)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_14 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_114" [./dut.cpp:15249]   --->   Operation 209 'getelementptr' 'local_B_ping_V_0_addr_14' <Predicate = (icmp_ln15240 & !icmp_ln890_1754)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.74ns)   --->   "%store_ln15249 = store i256 %tmp_624, i1 %local_B_ping_V_0_addr_14" [./dut.cpp:15249]   --->   Operation 210 'store' 'store_ln15249' <Predicate = (icmp_ln15240 & !icmp_ln890_1754)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 211 'br' 'br_ln0' <Predicate = (icmp_ln15240 & !icmp_ln890_1754)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit995"   --->   Operation 212 'br' 'br_ln0' <Predicate = (icmp_ln15240 & icmp_ln890_1754)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.70ns)   --->   "%c3_94 = add i4 %c3, i4 1" [./dut.cpp:15235]   --->   Operation 213 'add' 'c3_94' <Predicate = (icmp_ln15240 & icmp_ln890_1754) | (!icmp_ln15240 & icmp_ln890_1755)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 214 'br' 'br_ln0' <Predicate = (icmp_ln15240 & icmp_ln890_1754) | (!icmp_ln15240 & icmp_ln890_1755)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.43>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln15253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1697" [./dut.cpp:15253]   --->   Operation 215 'specloopname' 'specloopname_ln15253' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (1.21ns)   --->   "%tmp_625 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x110" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 216 'read' 'tmp_625' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_17 : Operation 217 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x111, i256 %tmp_625" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.74>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln15271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1053" [./dut.cpp:15271]   --->   Operation 219 'specloopname' 'specloopname_ln15271' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/2] (0.74ns)   --->   "%in_data_V_179 = load i1 %local_B_pong_V_0_addr"   --->   Operation 220 'load' 'in_data_V_179' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_18 : Operation 221 [1/1] (0.38ns)   --->   "%br_ln15272 = br void" [./dut.cpp:15272]   --->   Operation 221 'br' 'br_ln15272' <Predicate = true> <Delay = 0.38>

State 19 <SV = 7> <Delay = 0.70>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%c6_V_177 = phi i6 %add_ln691_1844, void, i6 0, void %.split41"   --->   Operation 222 'phi' 'c6_V_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.70ns)   --->   "%add_ln691_1844 = add i6 %c6_V_177, i6 1"   --->   Operation 223 'add' 'add_ln691_1844' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/1] (0.61ns)   --->   "%icmp_ln890_1759 = icmp_eq  i6 %c6_V_177, i6 32"   --->   Operation 224 'icmp' 'icmp_ln890_1759' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln15272 = br i1 %icmp_ln890_1759, void %.split39, void" [./dut.cpp:15272]   --->   Operation 226 'br' 'br_ln15272' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln15272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_237" [./dut.cpp:15272]   --->   Operation 227 'specloopname' 'specloopname_ln15272' <Predicate = (!icmp_ln890_1759)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln15274 = br void" [./dut.cpp:15274]   --->   Operation 228 'br' 'br_ln15274' <Predicate = (!icmp_ln890_1759)> <Delay = 0.38>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 229 'br' 'br_ln0' <Predicate = (icmp_ln890_1759)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 0.70>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%c7_V_109 = phi i4 %add_ln691_1846, void, i4 0, void %.split39"   --->   Operation 230 'phi' 'c7_V_109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.70ns)   --->   "%add_ln691_1846 = add i4 %c7_V_109, i4 1"   --->   Operation 231 'add' 'add_ln691_1846' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (0.65ns)   --->   "%icmp_ln890_1761 = icmp_eq  i4 %c7_V_109, i4 8"   --->   Operation 232 'icmp' 'icmp_ln890_1761' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 233 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln15274 = br i1 %icmp_ln890_1761, void %.split37, void" [./dut.cpp:15274]   --->   Operation 234 'br' 'br_ln15274' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln15274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_236" [./dut.cpp:15274]   --->   Operation 235 'specloopname' 'specloopname_ln15274' <Predicate = (!icmp_ln890_1761)> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%empty_2916 = trunc i4 %c7_V_109"   --->   Operation 236 'trunc' 'empty_2916' <Predicate = (!icmp_ln890_1761)> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%idxprom126 = zext i3 %empty_2916"   --->   Operation 237 'zext' 'idxprom126' <Predicate = (!icmp_ln890_1761)> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%data_split_V_45_addr = getelementptr i32 %data_split_V_45, i64 0, i64 %idxprom126"   --->   Operation 238 'getelementptr' 'data_split_V_45_addr' <Predicate = (!icmp_ln890_1761)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.38ns)   --->   "%br_ln15276 = br void" [./dut.cpp:15276]   --->   Operation 239 'br' 'br_ln15276' <Predicate = (!icmp_ln890_1761)> <Delay = 0.38>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 240 'br' 'br_ln0' <Predicate = (icmp_ln890_1761)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 0.70>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%c8_V_45 = phi i5 %add_ln691_1848, void, i5 0, void %.split37"   --->   Operation 241 'phi' 'c8_V_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.70ns)   --->   "%add_ln691_1848 = add i5 %c8_V_45, i5 1"   --->   Operation 242 'add' 'add_ln691_1848' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.63ns)   --->   "%icmp_ln890_1763 = icmp_eq  i5 %c8_V_45, i5 16"   --->   Operation 243 'icmp' 'icmp_ln890_1763' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln15276 = br i1 %icmp_ln890_1763, void %.split35, void" [./dut.cpp:15276]   --->   Operation 245 'br' 'br_ln15276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln15276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_235" [./dut.cpp:15276]   --->   Operation 246 'specloopname' 'specloopname_ln15276' <Predicate = (!icmp_ln890_1763)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.38ns)   --->   "%br_ln15283 = br void" [./dut.cpp:15283]   --->   Operation 247 'br' 'br_ln15283' <Predicate = (!icmp_ln890_1763)> <Delay = 0.38>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 248 'br' 'br_ln0' <Predicate = (icmp_ln890_1763)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 1.35>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%n_V_45 = phi i4 %add_ln691_1849, void %.split33, i4 0, void %.split35"   --->   Operation 249 'phi' 'n_V_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_93 = phi i256 %zext_ln1497_45, void %.split33, i256 %in_data_V_179, void %.split35"   --->   Operation 250 'phi' 'p_Val2_93' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.70ns)   --->   "%add_ln691_1849 = add i4 %n_V_45, i4 1"   --->   Operation 251 'add' 'add_ln691_1849' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln878_45 = zext i4 %n_V_45"   --->   Operation 252 'zext' 'zext_ln878_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.65ns)   --->   "%icmp_ln878_49 = icmp_eq  i4 %n_V_45, i4 8"   --->   Operation 253 'icmp' 'icmp_ln878_49' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln15283 = br i1 %icmp_ln878_49, void %.split33, void" [./dut.cpp:15283]   --->   Operation 255 'br' 'br_ln15283' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_185"   --->   Operation 256 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_49)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln674_57 = trunc i256 %p_Val2_93"   --->   Operation 257 'trunc' 'trunc_ln674_57' <Predicate = (!icmp_ln878_49)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%data_split_V_45_addr_1 = getelementptr i32 %data_split_V_45, i64 0, i64 %zext_ln878_45" [./dut.cpp:15284]   --->   Operation 258 'getelementptr' 'data_split_V_45_addr_1' <Predicate = (!icmp_ln878_49)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.69ns)   --->   "%store_ln15284 = store i32 %trunc_ln674_57, i3 %data_split_V_45_addr_1" [./dut.cpp:15284]   --->   Operation 259 'store' 'store_ln15284' <Predicate = (!icmp_ln878_49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%r_82 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_93, i32 32, i32 255"   --->   Operation 260 'partselect' 'r_82' <Predicate = (!icmp_ln878_49)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1497_45 = zext i224 %r_82"   --->   Operation 261 'zext' 'zext_ln1497_45' <Predicate = (!icmp_ln878_49)> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!icmp_ln878_49)> <Delay = 0.00>
ST_22 : Operation 263 [2/2] (0.69ns)   --->   "%u_27 = load i3 %data_split_V_45_addr"   --->   Operation 263 'load' 'u_27' <Predicate = (icmp_ln878_49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 11> <Delay = 1.91>
ST_23 : Operation 264 [1/2] (0.69ns)   --->   "%u_27 = load i3 %data_split_V_45_addr"   --->   Operation 264 'load' 'u_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 265 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_1_x166, i32 %u_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 265 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 266 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.74>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1831, void, i2 0, void %.preheader.preheader"   --->   Operation 267 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.43ns)   --->   "%add_ln691_1831 = add i2 %c5_V, i2 1"   --->   Operation 268 'add' 'add_ln691_1831' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %c5_V"   --->   Operation 269 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.34ns)   --->   "%icmp_ln890_1748 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 270 'icmp' 'icmp_ln890_1748' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln15313 = br i1 %icmp_ln890_1748, void %.split15, void %.loopexit991" [./dut.cpp:15313]   --->   Operation 272 'br' 'br_ln15313' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890"   --->   Operation 273 'getelementptr' 'local_B_ping_V_0_addr' <Predicate = (!icmp_ln890_1748)> <Delay = 0.00>
ST_24 : Operation 274 [2/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 274 'load' 'in_data_V' <Predicate = (!icmp_ln890_1748)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%ret_ln15378 = ret" [./dut.cpp:15378]   --->   Operation 275 'ret' 'ret_ln15378' <Predicate = (icmp_ln890_1748)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 0.74>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln15313 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1150" [./dut.cpp:15313]   --->   Operation 276 'specloopname' 'specloopname_ln15313' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 277 'load' 'in_data_V' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 278 [1/1] (0.38ns)   --->   "%br_ln15314 = br void" [./dut.cpp:15314]   --->   Operation 278 'br' 'br_ln15314' <Predicate = true> <Delay = 0.38>

State 26 <SV = 4> <Delay = 0.70>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1833, void, i6 0, void %.split15"   --->   Operation 279 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.70ns)   --->   "%add_ln691_1833 = add i6 %c6_V, i6 1"   --->   Operation 280 'add' 'add_ln691_1833' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (0.61ns)   --->   "%icmp_ln890_1750 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 281 'icmp' 'icmp_ln890_1750' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln15314 = br i1 %icmp_ln890_1750, void %.split13, void" [./dut.cpp:15314]   --->   Operation 283 'br' 'br_ln15314' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln15314 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1469" [./dut.cpp:15314]   --->   Operation 284 'specloopname' 'specloopname_ln15314' <Predicate = (!icmp_ln890_1750)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.38ns)   --->   "%br_ln15316 = br void" [./dut.cpp:15316]   --->   Operation 285 'br' 'br_ln15316' <Predicate = (!icmp_ln890_1750)> <Delay = 0.38>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 286 'br' 'br_ln0' <Predicate = (icmp_ln890_1750)> <Delay = 0.00>

State 27 <SV = 5> <Delay = 0.70>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1834, void, i4 0, void %.split13"   --->   Operation 287 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln691_1834 = add i4 %c7_V, i4 1"   --->   Operation 288 'add' 'add_ln691_1834' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.65ns)   --->   "%icmp_ln890_1751 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 289 'icmp' 'icmp_ln890_1751' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 290 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln15316 = br i1 %icmp_ln890_1751, void %.split11, void" [./dut.cpp:15316]   --->   Operation 291 'br' 'br_ln15316' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln15316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1737" [./dut.cpp:15316]   --->   Operation 292 'specloopname' 'specloopname_ln15316' <Predicate = (!icmp_ln890_1751)> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%empty_2917 = trunc i4 %c7_V"   --->   Operation 293 'trunc' 'empty_2917' <Predicate = (!icmp_ln890_1751)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%idxprom181 = zext i3 %empty_2917"   --->   Operation 294 'zext' 'idxprom181' <Predicate = (!icmp_ln890_1751)> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 %idxprom181"   --->   Operation 295 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_1751)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.38ns)   --->   "%br_ln15318 = br void" [./dut.cpp:15318]   --->   Operation 296 'br' 'br_ln15318' <Predicate = (!icmp_ln890_1751)> <Delay = 0.38>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 297 'br' 'br_ln0' <Predicate = (icmp_ln890_1751)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 0.70>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1835, void, i5 0, void %.split11"   --->   Operation 298 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.70ns)   --->   "%add_ln691_1835 = add i5 %c8_V, i5 1"   --->   Operation 299 'add' 'add_ln691_1835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [1/1] (0.63ns)   --->   "%icmp_ln890_1752 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 300 'icmp' 'icmp_ln890_1752' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 301 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 301 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln15318 = br i1 %icmp_ln890_1752, void %.split9, void" [./dut.cpp:15318]   --->   Operation 302 'br' 'br_ln15318' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln15318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1145" [./dut.cpp:15318]   --->   Operation 303 'specloopname' 'specloopname_ln15318' <Predicate = (!icmp_ln890_1752)> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.38ns)   --->   "%br_ln15325 = br void" [./dut.cpp:15325]   --->   Operation 304 'br' 'br_ln15325' <Predicate = (!icmp_ln890_1752)> <Delay = 0.38>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 305 'br' 'br_ln0' <Predicate = (icmp_ln890_1752)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.35>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_1836, void %.split, i4 0, void %.split9"   --->   Operation 306 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%p_Val2_94 = phi i256 %zext_ln1497, void %.split, i256 %in_data_V, void %.split9"   --->   Operation 307 'phi' 'p_Val2_94' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln691_1836 = add i4 %n_V, i4 1"   --->   Operation 308 'add' 'add_ln691_1836' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 309 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 310 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 311 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln15325 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:15325]   --->   Operation 312 'br' 'br_ln15325' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2131"   --->   Operation 313 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i256 %p_Val2_94"   --->   Operation 314 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%data_split_V_addr_349 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:15326]   --->   Operation 315 'getelementptr' 'data_split_V_addr_349' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.69ns)   --->   "%store_ln15326 = store i32 %trunc_ln674, i3 %data_split_V_addr_349" [./dut.cpp:15326]   --->   Operation 316 'store' 'store_ln15326' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%r_83 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_94, i32 32, i32 255"   --->   Operation 317 'partselect' 'r_83' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r_83"   --->   Operation 318 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 319 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_29 : Operation 320 [2/2] (0.69ns)   --->   "%u_28 = load i3 %data_split_V_addr"   --->   Operation 320 'load' 'u_28' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 30 <SV = 8> <Delay = 1.91>
ST_30 : Operation 321 [1/2] (0.69ns)   --->   "%u_28 = load i3 %data_split_V_addr"   --->   Operation 321 'load' 'u_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_30 : Operation 322 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_1_x166, i32 %u_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 322 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 323 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [17]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [17]  (0 ns)
	'add' operation ('add_ln691') [19]  (0.572 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1832') [27]  (0 ns)
	'sub' operation ('add_i_i611_cast') [36]  (0.706 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [41]  (0 ns)
	'add' operation ('c2.V') [42]  (0.705 ns)

 <State 5>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:15168) [52]  (0 ns)
	'icmp' operation ('icmp_ln15173', ./dut.cpp:15173) [62]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 6>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_1_x110' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [90]  (1.22 ns)
	'store' operation ('store_ln15182', ./dut.cpp:15182) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_pong.V[0]', ./dut.cpp:15150 [92]  (0.746 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_1_x110' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [74]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_2_x111' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [75]  (1.22 ns)

 <State 8>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1842') [228]  (0 ns)
	'getelementptr' operation ('local_B_pong_V_0_addr') [236]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_pong.V[0]', ./dut.cpp:15150 [237]  (0.746 ns)

 <State 9>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:15149 [113]  (0.746 ns)

 <State 10>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1845') [116]  (0 ns)
	'add' operation ('add_ln691_1845') [117]  (0.706 ns)

 <State 11>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1847') [125]  (0 ns)
	'add' operation ('add_ln691_1847') [126]  (0.708 ns)

 <State 12>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1850') [137]  (0 ns)
	'add' operation ('add_ln691_1850') [138]  (0.707 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1851') [146]  (0 ns)
	'add' operation ('add_ln691_1851') [148]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 14>: 1.92ns
The critical path consists of the following:
	'load' operation ('u') on array 'data_split.V', ./dut.cpp:15200 [162]  (0.699 ns)
	fifo write on port 'fifo_B_PE_0_1_x166' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [163]  (1.22 ns)

 <State 15>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:15235) [176]  (0 ns)
	'icmp' operation ('icmp_ln15240', ./dut.cpp:15240) [186]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 16>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_1_x110' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [214]  (1.22 ns)
	'store' operation ('store_ln15249', ./dut.cpp:15249) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_ping.V[0]', ./dut.cpp:15149 [216]  (0.746 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_1_x110' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [198]  (1.22 ns)
	fifo write on port 'fifo_B_B_IO_L2_in_2_x111' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [199]  (1.22 ns)

 <State 18>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_pong.V[0]', ./dut.cpp:15150 [237]  (0.746 ns)

 <State 19>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1844') [240]  (0 ns)
	'add' operation ('add_ln691_1844') [241]  (0.706 ns)

 <State 20>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1846') [249]  (0 ns)
	'add' operation ('add_ln691_1846') [250]  (0.708 ns)

 <State 21>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1848') [261]  (0 ns)
	'add' operation ('add_ln691_1848') [262]  (0.707 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1849') [270]  (0 ns)
	'add' operation ('add_ln691_1849') [272]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 23>: 1.92ns
The critical path consists of the following:
	'load' operation ('u') on array 'data_split.V', ./dut.cpp:15267 [286]  (0.699 ns)
	fifo write on port 'fifo_B_PE_0_1_x166' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [287]  (1.22 ns)

 <State 24>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1831') [307]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_0_addr') [315]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:15149 [316]  (0.746 ns)

 <State 25>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:15149 [316]  (0.746 ns)

 <State 26>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1833') [319]  (0 ns)
	'add' operation ('add_ln691_1833') [320]  (0.706 ns)

 <State 27>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1834') [328]  (0 ns)
	'add' operation ('add_ln691_1834') [329]  (0.708 ns)

 <State 28>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1835') [340]  (0 ns)
	'add' operation ('add_ln691_1835') [341]  (0.707 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1836') [349]  (0 ns)
	'add' operation ('add_ln691_1836') [351]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 30>: 1.92ns
The critical path consists of the following:
	'load' operation ('u') on array 'data_split.V', ./dut.cpp:15309 [365]  (0.699 ns)
	fifo write on port 'fifo_B_PE_0_1_x166' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [366]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
