
<html>
<body>
<h3>Code(/home/psksvp/workspace/sv-bench/c/loop-acceleration/simple_true-unreach-call2.c,false,clang-3.7,20)</h3><hr>
<pre>extern void __VERIFIER_error() __attribute__ ((__noreturn__));

void __VERIFIER_assert(int cond) {
  if (!(cond)) {
    ERROR: __VERIFIER_error();
  }
  return;
}

int main(void) {
  unsigned int x;

  while (x < 0x0fffffff) {
    x++;
  }

  //__VERIFIER_assert(x >= 0x0fffffff);
  if(!(x >= 0x0fffffff)) __VERIFIER_error();
}
</pre><hr>
<pre>define i32 @main() #0  { 
  
    %1 = alloca i32, align 4
    %x = alloca i32, align 4
    store i32 0, i32* %1
    br label %2, !dbg !17
  
  ; <label>:2
    %3 = load i32, i32* %x, align 4, !dbg !18
    %4 = icmp ult i32 %3, 268435455, !dbg !21
    br i1 %4, label %5, label %8, !dbg !17
  
  ; <label>:5
    %6 = load i32, i32* %x, align 4, !dbg !22
    %7 = add i32 %6, 1, !dbg !22
    store i32 %7, i32* %x, align 4, !dbg !22
    br label %2, !dbg !17
  
  ; <label>:8
    %9 = load i32, i32* %x, align 4, !dbg !23
    %10 = icmp uge i32 %9, 268435455, !dbg !24
    br i1 %10, label %12, label %11, !dbg !25
  
  ; <label>:11
    br label %__error.11
  
  ; <label>:12
    %13 = load i32, i32* %1, !dbg !27
    ret i32 %13, !dbg !27
  
  __error.11: 
    call void (...) @__VERIFIER_error() #2 , !dbg !26
    unreachable, !dbg !26
  
} 

using predicates abs
List(0, 1, 1, 0)
no Repetitions, rtn linear automaton
linear auto created and about to return
using predicates abs
generating predicates for abstraction
list of variables to quantify over is empty
3 predicates generated
(%x  >= 0 ) ,
(%x  <= 268435454 ) ,
(268435455  <= %x ) 
running reducePredicatesToSuperSet
running with predicates: 2
(%x  >= 0 ) ,
(%x  <= 268435454 ) 
I am doing the trace:List(0, 0, 0, 1, 1, 0)

Fixed point reached with Predicates ===============
true 
 Or( (%x  >= 0 ) ,false ,(%x  <= 268435454 ) ) 
 Or(  And( (%x  >= 0 ) ,(%x  <= 268435454 ) ) ,false ,false ) 
 Or( (%x  >= 0 ) ,false ) 
 Or(  And(  Not( (%x  <= 268435454 ) ) ,(%x  >= 0 ) ) ,false ) 
false 
------------
simplify cache hit is 12 and mis is 4
last loc eq to false? >>>yes
------------------safeBackEdges
candidate pairs Vector((1,3))
new backedge found from 3 to 2 with choice(1) exitValue is 0
----------------------
TRUE</pre><hr>
</body>
</html>
      