{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736069809244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736069809245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 15:06:49 2025 " "Processing started: Sun Jan 05 15:06:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736069809245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069809245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069809245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736069809746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736069809747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sj/sem 7/en3021_digital system design/fp/tb_floating_point_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /sj/sem 7/en3021_digital system design/fp/tb_floating_point_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_floating_point_adder " "Found entity 1: tb_floating_point_adder" {  } { { "../tb_floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/tb_floating_point_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floating_point_adder.sv(21) " "Verilog HDL information at floating_point_adder.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "../floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/floating_point_adder.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736069824187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sj/sem 7/en3021_digital system design/fp/floating_point_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /sj/sem 7/en3021_digital system design/fp/floating_point_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_adder " "Found entity 1: floating_point_adder" {  } { { "../floating_point_adder.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/floating_point_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floating_point_subtractor.sv(19) " "Verilog HDL information at floating_point_subtractor.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "floating_point_subtractor.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_subtractor.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736069824190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file floating_point_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_subtractor " "Found entity 1: floating_point_subtractor" {  } { { "floating_point_subtractor.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_floating_point_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_floating_point_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_subtractor_tb " "Found entity 1: floating_point_subtractor_tb" {  } { { "tb_floating_point_subtractor.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_floating_point_subtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floating_point_multiplier.sv(19) " "Verilog HDL information at floating_point_multiplier.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "floating_point_multiplier.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_multiplier.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736069824202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file floating_point_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_multiplier " "Found entity 1: floating_point_multiplier" {  } { { "floating_point_multiplier.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_floating_point_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_floating_point_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_floating_point_multiplier " "Found entity 1: tb_floating_point_multiplier" {  } { { "tb_floating_point_multiplier.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_floating_point_multiplier.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floating_point_divider.sv(20) " "Verilog HDL information at floating_point_divider.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "floating_point_divider.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_divider.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736069824207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file floating_point_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_divider " "Found entity 1: floating_point_divider" {  } { { "floating_point_divider.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_floating_point_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_floating_point_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_floating_point_divider " "Found entity 1: tb_floating_point_divider" {  } { { "tb_floating_point_divider.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_floating_point_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_module " "Found entity 1: tb_top_module" {  } { { "tb_top_module.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_top_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga.sv(19) " "Verilog HDL information at fpga.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736069824215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7seg " "Found entity 1: binary_to_7seg" {  } { { "binary_to_7seg.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/binary_to_7seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fpga " "Found entity 1: tb_fpga" {  } { { "tb_fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_fpga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736069824218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069824218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out8 fpga.sv(82) " "Verilog HDL Implicit Net warning at fpga.sv(82): created implicit net for \"out8\"" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736069824282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_module top_module:top " "Elaborating entity \"top_module\" for hierarchy \"top_module:top\"" {  } { { "fpga.sv" "top" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floating_point_adder top_module:top\|floating_point_adder:adder " "Elaborating entity \"floating_point_adder\" for hierarchy \"top_module:top\|floating_point_adder:adder\"" {  } { { "top_module.sv" "adder" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/top_module.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floating_point_subtractor top_module:top\|floating_point_subtractor:subtractor " "Elaborating entity \"floating_point_subtractor\" for hierarchy \"top_module:top\|floating_point_subtractor:subtractor\"" {  } { { "top_module.sv" "subtractor" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/top_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floating_point_multiplier top_module:top\|floating_point_multiplier:multiplier " "Elaborating entity \"floating_point_multiplier\" for hierarchy \"top_module:top\|floating_point_multiplier:multiplier\"" {  } { { "top_module.sv" "multiplier" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/top_module.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floating_point_multiplier.sv(35) " "Verilog HDL assignment warning at floating_point_multiplier.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "floating_point_multiplier.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_multiplier.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736069824401 "|fpga|top_module:top|floating_point_multiplier:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floating_point_divider top_module:top\|floating_point_divider:divider " "Elaborating entity \"floating_point_divider\" for hierarchy \"top_module:top\|floating_point_divider:divider\"" {  } { { "top_module.sv" "divider" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/top_module.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floating_point_divider.sv(33) " "Verilog HDL assignment warning at floating_point_divider.sv(33): truncated value with size 32 to match size of target (8)" {  } { { "floating_point_divider.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_divider.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736069824413 "|fpga|top_module:top|floating_point_divider:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 floating_point_divider.sv(39) " "Verilog HDL assignment warning at floating_point_divider.sv(39): truncated value with size 32 to match size of target (24)" {  } { { "floating_point_divider.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/floating_point_divider.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736069824413 "|fpga|top_module:top|floating_point_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7seg binary_to_7seg:ss1 " "Elaborating entity \"binary_to_7seg\" for hierarchy \"binary_to_7seg:ss1\"" {  } { { "fpga.sv" "ss1" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069824417 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736069825519 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[1\] GND " "Pin \"out2\[1\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[2\] GND " "Pin \"out2\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[6\] VCC " "Pin \"out2\[6\]\" is stuck at VCC" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[0\] GND " "Pin \"out3\[0\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[1\] GND " "Pin \"out3\[1\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[2\] GND " "Pin \"out3\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[6\] VCC " "Pin \"out3\[6\]\" is stuck at VCC" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[2\] GND " "Pin \"out4\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[3\] GND " "Pin \"out4\[3\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[4\] GND " "Pin \"out4\[4\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[5\] GND " "Pin \"out4\[5\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[0\] GND " "Pin \"out5\[0\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[1\] GND " "Pin \"out5\[1\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[2\] GND " "Pin \"out5\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[3\] GND " "Pin \"out5\[3\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[0\] GND " "Pin \"out6\[0\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[1\] GND " "Pin \"out6\[1\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[2\] GND " "Pin \"out6\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[3\] GND " "Pin \"out6\[3\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out7\[0\] GND " "Pin \"out7\[0\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out7\[1\] GND " "Pin \"out7\[1\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out7\[2\] GND " "Pin \"out7\[2\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out7\[3\] GND " "Pin \"out7\[3\]\" is stuck at GND" {  } { { "fpga.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/fpga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736069825546 "|fpga|out7[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736069825546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736069825757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736069826541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/output_files/top.map.smsg " "Generated suppressed messages file C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069826622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736069826860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736069826860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736069826979 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736069826979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736069826979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736069826979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736069827033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 15:07:07 2025 " "Processing ended: Sun Jan 05 15:07:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736069827033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736069827033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736069827033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736069827033 ""}
