
---------- Begin Simulation Statistics ----------
final_tick                                 1194449500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 621597                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690956                       # Number of bytes of host memory used
host_op_rate                                  1160163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.76                       # Real time elapsed on the host
host_tick_rate                             1579325885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470058                       # Number of instructions simulated
sim_ops                                        877416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001194                       # Number of seconds simulated
sim_ticks                                  1194449500                       # Number of ticks simulated
system.cpu.Branches                             72533                       # Number of branches fetched
system.cpu.committedInsts                      470058                       # Number of instructions committed
system.cpu.committedOps                        877416                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2388899                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2388898.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329549                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220460                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        49993                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253751                       # Number of float alu accesses
system.cpu.num_fp_insts                        253751                       # number of float instructions
system.cpu.num_fp_register_reads               239431                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213285                       # number of times the floating registers were written
system.cpu.num_func_calls                       13686                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                719872                       # Number of integer alu accesses
system.cpu.num_int_insts                       719872                       # number of integer instructions
system.cpu.num_int_register_reads             1479003                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517444                       # number of times the integer registers were written
system.cpu.num_load_insts                      144732                       # Number of load instructions
system.cpu.num_mem_refs                        211929                       # number of memory refs
system.cpu.num_store_insts                      67197                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11345      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504243     57.46%     58.75% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.77% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.01% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9043      1.03%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.51% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.51% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.51% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.02%     69.53% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.53% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::MemRead                    82074      9.35%     85.20% # Class of executed instruction
system.cpu.op_class::MemWrite                   33560      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877556                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       209066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           209066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       209066                       # number of overall hits
system.cpu.dcache.overall_hits::total          209066                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2792                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2792                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2792                       # number of overall misses
system.cpu.dcache.overall_misses::total          2792                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    220348000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220348000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    220348000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220348000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       211858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       211858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       211858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       211858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78921.203438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78921.203438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78921.203438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78921.203438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data         2792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    217556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217556000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217556000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013179                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77921.203438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77921.203438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77921.203438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77921.203438                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       142493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          142493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    172847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    172847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79106.178490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79106.178490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    170662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    170662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78106.178490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78106.178490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78255.354201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78255.354201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77255.354201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77255.354201                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2097.763461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              211858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.880372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2097.763461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.512149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.512149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1653                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6782248                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6782248                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      144744                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67197                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           220                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       641103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           641103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       641103                       # number of overall hits
system.cpu.icache.overall_hits::total          641103                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1585                       # number of overall misses
system.cpu.icache.overall_misses::total          1585                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    123942000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123942000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123942000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123942000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78196.845426                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78196.845426                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78196.845426                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78196.845426                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122357000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122357000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77196.845426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77196.845426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77196.845426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77196.845426                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       641103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          641103                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1585                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78196.845426                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78196.845426                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77196.845426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77196.845426                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           998.483079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            405.481388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   998.483079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1585                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          843                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          552                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.386963                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20567601                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20567601                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      642766                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1194449500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_misses::.cpu.inst               1585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2792                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4377                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1585                       # number of overall misses
system.l2.overall_misses::.cpu.data              2792                       # number of overall misses
system.l2.overall_misses::total                  4377                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    119979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    213368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        333347500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    119979500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    213368000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       333347500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75696.845426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76421.203438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76158.898789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75696.845426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76421.203438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76158.898789                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4377                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4377                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    104129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    185448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    289577500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    104129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    185448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    289577500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65696.845426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66421.203438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66158.898789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65696.845426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66421.203438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66158.898789                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 607                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     45983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75755.354201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75755.354201                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     39913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65755.354201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65755.354201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    119979500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119979500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75696.845426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75696.845426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    104129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65696.845426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65696.845426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data         2185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    167384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76606.178490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76606.178490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    145534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    145534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66606.178490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66606.178490                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3096.285017                       # Cycle average of tags in use
system.l2.tags.total_refs                        4377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       998.497012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2097.788005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.060943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.188982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1681                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.267151                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8754                       # Number of tag accesses
system.l2.tags.data_accesses                     8754                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4377                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  280128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    234.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1194375500                       # Total gap between requests
system.mem_ctrls.avgGap                     272875.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       101440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       178688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 84926152.173030346632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 149598622.629085630178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1585                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2792                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39445500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     71512500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24886.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25613.36                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       101440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       178688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        280128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       101440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       101440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2792                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     84926152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    149598623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        234524775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     84926152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     84926152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     84926152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    149598623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       234524775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4377                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                28889250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              21885000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          110958000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6600.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25350.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3485                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   314.234234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.668173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.608638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          276     31.08%     31.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          255     28.72%     59.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           98     11.04%     70.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           58      6.53%     77.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           40      4.50%     81.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           24      2.70%     84.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           24      2.70%     87.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      1.91%     89.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           96     10.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                280128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              234.524775                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3327240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1764675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       15772260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 94039920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    283292850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    220106400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     618303345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.647121                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    569399750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     39780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    585269750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3041640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1605285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       15479520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 94039920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    291825180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    212921280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     618912825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.157381                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    550869000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     39780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    603800500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3770                       # Transaction distribution
system.membus.trans_dist::ReadExReq               607                       # Transaction distribution
system.membus.trans_dist::ReadExResp              607                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         8754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         8754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   8754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4377                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             4379000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23234000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1585                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3170                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         5584                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  8754                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       101440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       178688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 280128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4377    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4377                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1194449500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2188500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2377500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4188000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
