\doxysection{PWREx Register alias address}
\label{group___p_w_r_ex__register__alias__address}\index{PWREx Register alias address@{PWREx Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ FPDS\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+FPDS\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ FPDS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ ODEN\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+ODEN\+\_\+\+Pos
\item 
\#define \textbf{ CR\+\_\+\+ODEN\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ ODEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+ODSWEN\+\_\+\+Pos
\item 
\#define \textbf{ CR\+\_\+\+ODSWEN\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+MRLVDS\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+LPLVDS\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r_ex__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208}} 
\index{PWREx Register alias address@{PWREx Register alias address}!CR\_FPDS\_BB@{CR\_FPDS\_BB}}
\index{CR\_FPDS\_BB@{CR\_FPDS\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{CR\_FPDS\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+FPDS\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ FPDS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r_ex__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf}} 
\index{PWREx Register alias address@{PWREx Register alias address}!CR\_LPLVDS\_BB@{CR\_LPLVDS\_BB}}
\index{CR\_LPLVDS\_BB@{CR\_LPLVDS\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{CR\_LPLVDS\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+LPLVDS\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r_ex__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec}} 
\index{PWREx Register alias address@{PWREx Register alias address}!CR\_MRLVDS\_BB@{CR\_MRLVDS\_BB}}
\index{CR\_MRLVDS\_BB@{CR\_MRLVDS\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{CR\_MRLVDS\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+MRLVDS\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r_ex__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35}} 
\index{PWREx Register alias address@{PWREx Register alias address}!CR\_ODEN\_BB@{CR\_ODEN\_BB}}
\index{CR\_ODEN\_BB@{CR\_ODEN\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{CR\_ODEN\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+ODEN\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ ODEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r_ex__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54}} 
\index{PWREx Register alias address@{PWREx Register alias address}!CR\_ODSWEN\_BB@{CR\_ODSWEN\_BB}}
\index{CR\_ODSWEN\_BB@{CR\_ODSWEN\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{CR\_ODSWEN\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+ODSWEN\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}} 
\index{PWREx Register alias address@{PWREx Register alias address}!FPDS\_BIT\_NUMBER@{FPDS\_BIT\_NUMBER}}
\index{FPDS\_BIT\_NUMBER@{FPDS\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{FPDS\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define FPDS\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}}

\mbox{\label{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}} 
\index{PWREx Register alias address@{PWREx Register alias address}!LPLVDS\_BIT\_NUMBER@{LPLVDS\_BIT\_NUMBER}}
\index{LPLVDS\_BIT\_NUMBER@{LPLVDS\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{LPLVDS\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}}

\mbox{\label{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}} 
\index{PWREx Register alias address@{PWREx Register alias address}!MRLVDS\_BIT\_NUMBER@{MRLVDS\_BIT\_NUMBER}}
\index{MRLVDS\_BIT\_NUMBER@{MRLVDS\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{MRLVDS\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}}

\mbox{\label{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}} 
\index{PWREx Register alias address@{PWREx Register alias address}!ODEN\_BIT\_NUMBER@{ODEN\_BIT\_NUMBER}}
\index{ODEN\_BIT\_NUMBER@{ODEN\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{ODEN\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define ODEN\+\_\+\+BIT\+\_\+\+NUMBER~PWR\+\_\+\+CR\+\_\+\+ODEN\+\_\+\+Pos}

\mbox{\label{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}} 
\index{PWREx Register alias address@{PWREx Register alias address}!ODSWEN\_BIT\_NUMBER@{ODSWEN\_BIT\_NUMBER}}
\index{ODSWEN\_BIT\_NUMBER@{ODSWEN\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsection{ODSWEN\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER~PWR\+\_\+\+CR\+\_\+\+ODSWEN\+\_\+\+Pos}

