ncvhdl: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncvhdl	15.20-s035: Started on Nov 03, 2022 at 22:18:11 EDT
ncvhdl
    -messages
    -linedebug
    -cdslib /afs/umbc.edu/users/d/d/d163/home/cmpe413/cadence/cds.lib
    -hdlvar /afs/umbc.edu/users/d/d/d163/home/cmpe413/cadence/hdl.var
    -smartorder
    cache/cache_cell_1bit.vhd
    cache/cache_decoder.vhd
    primitives/and2.vhd
    primitives/dff.vhd
    primitives/Dlatch.vhd
    primitives/inverter.vhd
    primitives/tx.vhd

primitives/dff.vhd:
	errors: 0, warnings: 0
primitives/inverter.vhd:
	errors: 0, warnings: 0
primitives/and2.vhd:
	errors: 0, warnings: 0
cache/cache_decoder.vhd:
	errors: 0, warnings: 0
primitives/tx.vhd:
	errors: 0, warnings: 0
primitives/Dlatch.vhd:
	errors: 0, warnings: 0
cache/cache_cell_1bit.vhd:
	errors: 0, warnings: 0
VHDL.DFF (entity):
	streams: 5, words: 62
VHDL.DFF:STRUCTURAL (architecture):
	streams: 1, words: 99
VHDL.INVERTER (entity):
	streams: 3, words: 50
VHDL.INVERTER:STRUCTURAL (architecture):
	streams: 1, words: 99
VHDL.AND2 (entity):
	streams: 4, words: 56
VHDL.AND2:STRUCTURAL (architecture):
	streams: 1, words: 99
VHDL.CACHE_DECODER (entity):
	streams: 5, words: 62
VHDL.CACHE_DECODER:STRUCTURAL (architecture):
	streams: 3, words: 611
VHDL.TX (entity):
	streams: 5, words: 62
VHDL.TX:STRUCTURAL (architecture):
	streams: 1, words: 99
VHDL.DLATCH (entity):
	streams: 5, words: 62
VHDL.DLATCH:STRUCTURAL (architecture):
	streams: 1, words: 99
VHDL.CACHE_CELL_1BIT (entity):
	streams: 5, words: 62
VHDL.CACHE_CELL_1BIT:STRUCTURAL (architecture):
	streams: 5, words: 1023
TOOL:	ncvhdl	15.20-s035: Exiting on Nov 03, 2022 at 22:18:11 EDT  (total: 00:00:00)
