`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is FIRModule4x16_TopLevel_TopLevel_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module FIRModule4x16_TopLevel_TopLevel_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire [15:0] iIQ,
	input wire [3:0] iDO,
	input wire iInternalFeedbackSelector,
	input wire [1:0] iCoeffReadAddr,
	input wire iCoeffWE,
	input wire [1:0] iCoeffWriteAddr,
	input wire [15:0] iCoeffData,
	input wire [7:0] iDataReadAddr,
	input wire iDataWE,
	input wire [15:0] iData,
	input wire [7:0] iDataWriteAddr,
	output wire [32:0] oAccum,
	output wire [15:0] oData,
	output wire [15:0] oIQ
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [2: 0] firParams_Order = 3'b100;
	wire [2: 0] firParams_DOSize = 3'b100;
	wire [4: 0] firParams_IQSize = 5'b10000;
	wire [4: 0] firParams_CoeffSize = 5'b10000;
	wire [4: 0] firParams_SumSize = 5'b10001;
	wire [5: 0] firParams_MultSize = 6'b100001;
	wire [5: 0] firParams_AccumSize = 6'b100001;
	wire [1: 0] firParams_CoeffRamAddrBits = 2'b10;
	wire [3: 0] firParams_DataRamAddrBits = 4'b1000;
	wire FIRModule_L66F27T28_Expr = 1'b0;
	wire FIRModule_L75F23T24_Expr = 1'b0;
	wire FIRModule_L76F42T47_Expr = 1'b0;
	wire FIRModule_L90F13L108T14_1_idx = 1'b1;
	wire [1: 0] FIRModule_L90F13L108T14_2_idx = 2'b10;
	wire [1: 0] FIRModule_L90F13L108T14_3_idx = 2'b11;
	wire [15: 0] Inputs_iIQ;
	wire [3: 0] Inputs_iDO;
	wire Inputs_iInternalFeedbackSelector;
	wire [1: 0] Inputs_iCoeffReadAddr;
	wire Inputs_iCoeffWE;
	wire [1: 0] Inputs_iCoeffWriteAddr;
	wire [15: 0] Inputs_iCoeffData;
	wire [7: 0] Inputs_iDataReadAddr;
	wire Inputs_iDataWE;
	wire [15: 0] Inputs_iData;
	wire [7: 0] Inputs_iDataWriteAddr;
	wire [15: 0] internalFILO;
	wire [15: 0] stages0_iIQ;
	wire [3: 0] stages0_iDO;
	wire [15: 0] stages0_iFILO;
	wire [32: 0] stages0_iAccum;
	wire stages0_iInternalFeedbackSelector;
	wire [1: 0] stages0_iCoeffReadAddr;
	wire stages0_iCoeffWE;
	wire [1: 0] stages0_iCoeffWriteAddr;
	wire [15: 0] stages0_iCoeffData;
	wire [7: 0] stages0_iDataReadAddr;
	wire stages0_iDataWE;
	wire [15: 0] stages0_iData;
	wire [7: 0] stages0_iDataWriteAddr;
	wire [15: 0] stages0_oIQ;
	wire [15: 0] stages0_oData;
	wire [32: 0] stages0_oAccum;
	wire [15: 0] stages1_iIQ;
	wire [3: 0] stages1_iDO;
	wire [15: 0] stages1_iFILO;
	wire [32: 0] stages1_iAccum;
	wire stages1_iInternalFeedbackSelector;
	wire [1: 0] stages1_iCoeffReadAddr;
	wire stages1_iCoeffWE;
	wire [1: 0] stages1_iCoeffWriteAddr;
	wire [15: 0] stages1_iCoeffData;
	wire [7: 0] stages1_iDataReadAddr;
	wire stages1_iDataWE;
	wire [15: 0] stages1_iData;
	wire [7: 0] stages1_iDataWriteAddr;
	wire [15: 0] stages1_oIQ;
	wire [15: 0] stages1_oData;
	wire [32: 0] stages1_oAccum;
	wire [15: 0] stages2_iIQ;
	wire [3: 0] stages2_iDO;
	wire [15: 0] stages2_iFILO;
	wire [32: 0] stages2_iAccum;
	wire stages2_iInternalFeedbackSelector;
	wire [1: 0] stages2_iCoeffReadAddr;
	wire stages2_iCoeffWE;
	wire [1: 0] stages2_iCoeffWriteAddr;
	wire [15: 0] stages2_iCoeffData;
	wire [7: 0] stages2_iDataReadAddr;
	wire stages2_iDataWE;
	wire [15: 0] stages2_iData;
	wire [7: 0] stages2_iDataWriteAddr;
	wire [15: 0] stages2_oIQ;
	wire [15: 0] stages2_oData;
	wire [32: 0] stages2_oAccum;
	wire [15: 0] stages3_iIQ;
	wire [3: 0] stages3_iDO;
	wire [15: 0] stages3_iFILO;
	wire [32: 0] stages3_iAccum;
	wire stages3_iInternalFeedbackSelector;
	wire [1: 0] stages3_iCoeffReadAddr;
	wire stages3_iCoeffWE;
	wire [1: 0] stages3_iCoeffWriteAddr;
	wire [15: 0] stages3_iCoeffData;
	wire [7: 0] stages3_iDataReadAddr;
	wire stages3_iDataWE;
	wire [15: 0] stages3_iData;
	wire [7: 0] stages3_iDataWriteAddr;
	wire [15: 0] stages3_oIQ;
	wire [15: 0] stages3_oData;
	wire [32: 0] stages3_oAccum;
	wire [32: 0] FIRModule_L76F26T77_Resize;
	wire [15: 0] stages0iIQstages0_iIQHardLink;
	wire [3: 0] stages0iDOstages0_iDOHardLink;
	wire [15: 0] stages0iFILOstages0_iFILOHardLink;
	wire [32: 0] stages0iAccumstages0_iAccumHardLink;
	wire stages0iInternalFeedbackSelectorstages0_iInternalFeedbackSelectorHardLink;
	wire [1: 0] stages0iCoeffReadAddrstages0_iCoeffReadAddrHardLink;
	wire stages0iCoeffWEstages0_iCoeffWEHardLink;
	wire [1: 0] stages0iCoeffWriteAddrstages0_iCoeffWriteAddrHardLink;
	wire [15: 0] stages0iCoeffDatastages0_iCoeffDataHardLink;
	wire [7: 0] stages0iDataReadAddrstages0_iDataReadAddrHardLink;
	wire stages0iDataWEstages0_iDataWEHardLink;
	wire [15: 0] stages0iDatastages0_iDataHardLink;
	wire [7: 0] stages0iDataWriteAddrstages0_iDataWriteAddrHardLink;
	wire [15: 0] stages0oIQstages0_oIQHardLink;
	wire [15: 0] stages0oDatastages0_oDataHardLink;
	wire [32: 0] stages0oAccumstages0_oAccumHardLink;
	wire [15: 0] stages1iIQstages1_iIQHardLink;
	wire [3: 0] stages1iDOstages1_iDOHardLink;
	wire [15: 0] stages1iFILOstages1_iFILOHardLink;
	wire [32: 0] stages1iAccumstages1_iAccumHardLink;
	wire stages1iInternalFeedbackSelectorstages1_iInternalFeedbackSelectorHardLink;
	wire [1: 0] stages1iCoeffReadAddrstages1_iCoeffReadAddrHardLink;
	wire stages1iCoeffWEstages1_iCoeffWEHardLink;
	wire [1: 0] stages1iCoeffWriteAddrstages1_iCoeffWriteAddrHardLink;
	wire [15: 0] stages1iCoeffDatastages1_iCoeffDataHardLink;
	wire [7: 0] stages1iDataReadAddrstages1_iDataReadAddrHardLink;
	wire stages1iDataWEstages1_iDataWEHardLink;
	wire [15: 0] stages1iDatastages1_iDataHardLink;
	wire [7: 0] stages1iDataWriteAddrstages1_iDataWriteAddrHardLink;
	wire [15: 0] stages1oIQstages1_oIQHardLink;
	wire [15: 0] stages1oDatastages1_oDataHardLink;
	wire [32: 0] stages1oAccumstages1_oAccumHardLink;
	wire [15: 0] stages2iIQstages2_iIQHardLink;
	wire [3: 0] stages2iDOstages2_iDOHardLink;
	wire [15: 0] stages2iFILOstages2_iFILOHardLink;
	wire [32: 0] stages2iAccumstages2_iAccumHardLink;
	wire stages2iInternalFeedbackSelectorstages2_iInternalFeedbackSelectorHardLink;
	wire [1: 0] stages2iCoeffReadAddrstages2_iCoeffReadAddrHardLink;
	wire stages2iCoeffWEstages2_iCoeffWEHardLink;
	wire [1: 0] stages2iCoeffWriteAddrstages2_iCoeffWriteAddrHardLink;
	wire [15: 0] stages2iCoeffDatastages2_iCoeffDataHardLink;
	wire [7: 0] stages2iDataReadAddrstages2_iDataReadAddrHardLink;
	wire stages2iDataWEstages2_iDataWEHardLink;
	wire [15: 0] stages2iDatastages2_iDataHardLink;
	wire [7: 0] stages2iDataWriteAddrstages2_iDataWriteAddrHardLink;
	wire [15: 0] stages2oIQstages2_oIQHardLink;
	wire [15: 0] stages2oDatastages2_oDataHardLink;
	wire [32: 0] stages2oAccumstages2_oAccumHardLink;
	wire [15: 0] stages3iIQstages3_iIQHardLink;
	wire [3: 0] stages3iDOstages3_iDOHardLink;
	wire [15: 0] stages3iFILOstages3_iFILOHardLink;
	wire [32: 0] stages3iAccumstages3_iAccumHardLink;
	wire stages3iInternalFeedbackSelectorstages3_iInternalFeedbackSelectorHardLink;
	wire [1: 0] stages3iCoeffReadAddrstages3_iCoeffReadAddrHardLink;
	wire stages3iCoeffWEstages3_iCoeffWEHardLink;
	wire [1: 0] stages3iCoeffWriteAddrstages3_iCoeffWriteAddrHardLink;
	wire [15: 0] stages3iCoeffDatastages3_iCoeffDataHardLink;
	wire [7: 0] stages3iDataReadAddrstages3_iDataReadAddrHardLink;
	wire stages3iDataWEstages3_iDataWEHardLink;
	wire [15: 0] stages3iDatastages3_iDataHardLink;
	wire [7: 0] stages3iDataWriteAddrstages3_iDataWriteAddrHardLink;
	wire [15: 0] stages3oIQstages3_oIQHardLink;
	wire [15: 0] stages3oDatastages3_oDataHardLink;
	wire [32: 0] stages3oAccumstages3_oAccumHardLink;
	wire FIRModule_L66F13T28_Expr;
	wire signed [4: 0] FIRModule_L66F13T28_ExprLhs;
	wire signed [4: 0] FIRModule_L66F13T28_ExprRhs;
	reg [15: 0] FIRModule_L66F13L68T46_Lookup;
	wire FIRModule_L66F13L68T46_LookupMultiplexerAddress;
	wire [15: 0] FIRModule_L66F13L68T46_Lookup1;
	wire [15: 0] FIRModule_L66F13L68T46_Lookup2;
	wire BoardSignals_Clock;
	wire BoardSignals_Reset;
	wire BoardSignals_Running;
	wire BoardSignals_Starting;
	wire BoardSignals_Started;
	reg InternalReset = 1'b0;
	work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock, BoardSignals_Reset, BoardSignals_Running, BoardSignals_Starting, BoardSignals_Started, Clock, Reset, InternalReset);
	assign FIRModule_L66F13T28_Expr = FIRModule_L66F13T28_ExprLhs == FIRModule_L66F13T28_ExprRhs ? 1'b1 : 1'b0;
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages0
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages0
	(
		// [BEGIN USER MAP FOR stages0]
		// [END USER MAP FOR stages0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iIQ (stages0iIQstages0_iIQHardLink),
		.iDO (stages0iDOstages0_iDOHardLink),
		.iFILO (stages0iFILOstages0_iFILOHardLink),
		.iAccum (stages0iAccumstages0_iAccumHardLink),
		.iInternalFeedbackSelector (stages0iInternalFeedbackSelectorstages0_iInternalFeedbackSelectorHardLink),
		.iCoeffReadAddr (stages0iCoeffReadAddrstages0_iCoeffReadAddrHardLink),
		.iCoeffWE (stages0iCoeffWEstages0_iCoeffWEHardLink),
		.iCoeffWriteAddr (stages0iCoeffWriteAddrstages0_iCoeffWriteAddrHardLink),
		.iCoeffData (stages0iCoeffDatastages0_iCoeffDataHardLink),
		.iDataReadAddr (stages0iDataReadAddrstages0_iDataReadAddrHardLink),
		.iDataWE (stages0iDataWEstages0_iDataWEHardLink),
		.iData (stages0iDatastages0_iDataHardLink),
		.iDataWriteAddr (stages0iDataWriteAddrstages0_iDataWriteAddrHardLink),
		.oIQ (stages0oIQstages0_oIQHardLink),
		.oData (stages0oDatastages0_oDataHardLink),
		.oAccum (stages0oAccumstages0_oAccumHardLink)
	);
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages1
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages1
	(
		// [BEGIN USER MAP FOR stages1]
		// [END USER MAP FOR stages1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iIQ (stages1iIQstages1_iIQHardLink),
		.iDO (stages1iDOstages1_iDOHardLink),
		.iFILO (stages1iFILOstages1_iFILOHardLink),
		.iAccum (stages1iAccumstages1_iAccumHardLink),
		.iInternalFeedbackSelector (stages1iInternalFeedbackSelectorstages1_iInternalFeedbackSelectorHardLink),
		.iCoeffReadAddr (stages1iCoeffReadAddrstages1_iCoeffReadAddrHardLink),
		.iCoeffWE (stages1iCoeffWEstages1_iCoeffWEHardLink),
		.iCoeffWriteAddr (stages1iCoeffWriteAddrstages1_iCoeffWriteAddrHardLink),
		.iCoeffData (stages1iCoeffDatastages1_iCoeffDataHardLink),
		.iDataReadAddr (stages1iDataReadAddrstages1_iDataReadAddrHardLink),
		.iDataWE (stages1iDataWEstages1_iDataWEHardLink),
		.iData (stages1iDatastages1_iDataHardLink),
		.iDataWriteAddr (stages1iDataWriteAddrstages1_iDataWriteAddrHardLink),
		.oIQ (stages1oIQstages1_oIQHardLink),
		.oData (stages1oDatastages1_oDataHardLink),
		.oAccum (stages1oAccumstages1_oAccumHardLink)
	);
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages2
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages2
	(
		// [BEGIN USER MAP FOR stages2]
		// [END USER MAP FOR stages2]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iIQ (stages2iIQstages2_iIQHardLink),
		.iDO (stages2iDOstages2_iDOHardLink),
		.iFILO (stages2iFILOstages2_iFILOHardLink),
		.iAccum (stages2iAccumstages2_iAccumHardLink),
		.iInternalFeedbackSelector (stages2iInternalFeedbackSelectorstages2_iInternalFeedbackSelectorHardLink),
		.iCoeffReadAddr (stages2iCoeffReadAddrstages2_iCoeffReadAddrHardLink),
		.iCoeffWE (stages2iCoeffWEstages2_iCoeffWEHardLink),
		.iCoeffWriteAddr (stages2iCoeffWriteAddrstages2_iCoeffWriteAddrHardLink),
		.iCoeffData (stages2iCoeffDatastages2_iCoeffDataHardLink),
		.iDataReadAddr (stages2iDataReadAddrstages2_iDataReadAddrHardLink),
		.iDataWE (stages2iDataWEstages2_iDataWEHardLink),
		.iData (stages2iDatastages2_iDataHardLink),
		.iDataWriteAddr (stages2iDataWriteAddrstages2_iDataWriteAddrHardLink),
		.oIQ (stages2oIQstages2_oIQHardLink),
		.oData (stages2oDatastages2_oDataHardLink),
		.oAccum (stages2oAccumstages2_oAccumHardLink)
	);
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages3
	FIRModule4x16_TopLevel_TopLevel_TopLevel_FIRModule4x16_stages3
	(
		// [BEGIN USER MAP FOR stages3]
		// [END USER MAP FOR stages3]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iIQ (stages3iIQstages3_iIQHardLink),
		.iDO (stages3iDOstages3_iDOHardLink),
		.iFILO (stages3iFILOstages3_iFILOHardLink),
		.iAccum (stages3iAccumstages3_iAccumHardLink),
		.iInternalFeedbackSelector (stages3iInternalFeedbackSelectorstages3_iInternalFeedbackSelectorHardLink),
		.iCoeffReadAddr (stages3iCoeffReadAddrstages3_iCoeffReadAddrHardLink),
		.iCoeffWE (stages3iCoeffWEstages3_iCoeffWEHardLink),
		.iCoeffWriteAddr (stages3iCoeffWriteAddrstages3_iCoeffWriteAddrHardLink),
		.iCoeffData (stages3iCoeffDatastages3_iCoeffDataHardLink),
		.iDataReadAddr (stages3iDataReadAddrstages3_iDataReadAddrHardLink),
		.iDataWE (stages3iDataWEstages3_iDataWEHardLink),
		.iData (stages3iDatastages3_iDataHardLink),
		.iDataWriteAddr (stages3iDataWriteAddrstages3_iDataWriteAddrHardLink),
		.oIQ (stages3oIQstages3_oIQHardLink),
		.oData (stages3oDatastages3_oDataHardLink),
		.oAccum (stages3oAccumstages3_oAccumHardLink)
	);
	always @ (*)
	begin
		case (FIRModule_L66F13L68T46_LookupMultiplexerAddress)
			'b0:
			begin
				FIRModule_L66F13L68T46_Lookup = FIRModule_L66F13L68T46_Lookup1;
			end
			'b1:
			begin
				FIRModule_L66F13L68T46_Lookup = FIRModule_L66F13L68T46_Lookup2;
			end
			default:
			begin
				FIRModule_L66F13L68T46_Lookup = 'b0000000000000000;
			end
		endcase
	end
	assign FIRModule_L66F13T28_ExprLhs = { 1'b0, Inputs_iDO };
	assign FIRModule_L66F13T28_ExprRhs = { {4{1'b0}}, FIRModule_L66F27T28_Expr };
	assign Inputs_iIQ = iIQ;
	assign Inputs_iDO = iDO;
	assign Inputs_iInternalFeedbackSelector = iInternalFeedbackSelector;
	assign Inputs_iCoeffReadAddr = iCoeffReadAddr;
	assign Inputs_iCoeffWE = iCoeffWE;
	assign Inputs_iCoeffWriteAddr = iCoeffWriteAddr;
	assign Inputs_iCoeffData = iCoeffData;
	assign Inputs_iDataReadAddr = iDataReadAddr;
	assign Inputs_iDataWE = iDataWE;
	assign Inputs_iData = iData;
	assign Inputs_iDataWriteAddr = iDataWriteAddr;
	assign internalFILO = FIRModule_L66F13L68T46_Lookup;
	assign FIRModule_L76F26T77_Resize = { {32{1'b0}}, FIRModule_L76F42T47_Expr };
	assign stages0_iIQ = Inputs_iIQ;
	assign stages0_iDO = { {3{1'b0}}, FIRModule_L75F23T24_Expr };
	assign stages0_iFILO = internalFILO;
	assign stages0_iAccum = FIRModule_L76F26T77_Resize;
	assign stages0_iInternalFeedbackSelector = Inputs_iInternalFeedbackSelector;
	assign stages0_iCoeffReadAddr = Inputs_iCoeffReadAddr;
	assign stages0_iCoeffWE = Inputs_iCoeffWE;
	assign stages0_iCoeffWriteAddr = Inputs_iCoeffWriteAddr;
	assign stages0_iCoeffData = Inputs_iCoeffData;
	assign stages0_iDataReadAddr = Inputs_iDataReadAddr;
	assign stages0_iDataWE = Inputs_iDataWE;
	assign stages0_iData = Inputs_iData;
	assign stages0_iDataWriteAddr = Inputs_iDataWriteAddr;
	assign stages1_iIQ = stages0_oIQ;
	assign stages1_iDO = Inputs_iDO;
	assign stages1_iFILO = internalFILO;
	assign stages1_iAccum = stages0_oAccum;
	assign stages1_iInternalFeedbackSelector = Inputs_iInternalFeedbackSelector;
	assign stages1_iCoeffReadAddr = Inputs_iCoeffReadAddr;
	assign stages1_iCoeffWE = Inputs_iCoeffWE;
	assign stages1_iCoeffWriteAddr = Inputs_iCoeffWriteAddr;
	assign stages1_iCoeffData = Inputs_iCoeffData;
	assign stages1_iDataReadAddr = Inputs_iDataReadAddr;
	assign stages1_iDataWE = Inputs_iDataWE;
	assign stages1_iData = stages0_oData;
	assign stages1_iDataWriteAddr = Inputs_iDataWriteAddr;
	assign stages2_iIQ = stages1_oIQ;
	assign stages2_iDO = Inputs_iDO;
	assign stages2_iFILO = internalFILO;
	assign stages2_iAccum = stages1_oAccum;
	assign stages2_iInternalFeedbackSelector = Inputs_iInternalFeedbackSelector;
	assign stages2_iCoeffReadAddr = Inputs_iCoeffReadAddr;
	assign stages2_iCoeffWE = Inputs_iCoeffWE;
	assign stages2_iCoeffWriteAddr = Inputs_iCoeffWriteAddr;
	assign stages2_iCoeffData = Inputs_iCoeffData;
	assign stages2_iDataReadAddr = Inputs_iDataReadAddr;
	assign stages2_iDataWE = Inputs_iDataWE;
	assign stages2_iData = stages1_oData;
	assign stages2_iDataWriteAddr = Inputs_iDataWriteAddr;
	assign stages3_iIQ = stages2_oIQ;
	assign stages3_iDO = Inputs_iDO;
	assign stages3_iFILO = internalFILO;
	assign stages3_iAccum = stages2_oAccum;
	assign stages3_iInternalFeedbackSelector = Inputs_iInternalFeedbackSelector;
	assign stages3_iCoeffReadAddr = Inputs_iCoeffReadAddr;
	assign stages3_iCoeffWE = Inputs_iCoeffWE;
	assign stages3_iCoeffWriteAddr = Inputs_iCoeffWriteAddr;
	assign stages3_iCoeffData = Inputs_iCoeffData;
	assign stages3_iDataReadAddr = Inputs_iDataReadAddr;
	assign stages3_iDataWE = Inputs_iDataWE;
	assign stages3_iData = stages2_oData;
	assign stages3_iDataWriteAddr = Inputs_iDataWriteAddr;
	assign oAccum = stages3_oAccum;
	assign oData = stages3_oData;
	assign oIQ = stages3_oIQ;
	assign stages0iIQstages0_iIQHardLink = stages0_iIQ;
	assign stages0iDOstages0_iDOHardLink = stages0_iDO;
	assign stages0iFILOstages0_iFILOHardLink = stages0_iFILO;
	assign stages0iAccumstages0_iAccumHardLink = stages0_iAccum;
	assign stages0iInternalFeedbackSelectorstages0_iInternalFeedbackSelectorHardLink = stages0_iInternalFeedbackSelector;
	assign stages0iCoeffReadAddrstages0_iCoeffReadAddrHardLink = stages0_iCoeffReadAddr;
	assign stages0iCoeffWEstages0_iCoeffWEHardLink = stages0_iCoeffWE;
	assign stages0iCoeffWriteAddrstages0_iCoeffWriteAddrHardLink = stages0_iCoeffWriteAddr;
	assign stages0iCoeffDatastages0_iCoeffDataHardLink = stages0_iCoeffData;
	assign stages0iDataReadAddrstages0_iDataReadAddrHardLink = stages0_iDataReadAddr;
	assign stages0iDataWEstages0_iDataWEHardLink = stages0_iDataWE;
	assign stages0iDatastages0_iDataHardLink = stages0_iData;
	assign stages0iDataWriteAddrstages0_iDataWriteAddrHardLink = stages0_iDataWriteAddr;
	assign stages0_oIQ = stages0oIQstages0_oIQHardLink;
	assign stages0_oData = stages0oDatastages0_oDataHardLink;
	assign stages0_oAccum = stages0oAccumstages0_oAccumHardLink;
	assign stages1iIQstages1_iIQHardLink = stages1_iIQ;
	assign stages1iDOstages1_iDOHardLink = stages1_iDO;
	assign stages1iFILOstages1_iFILOHardLink = stages1_iFILO;
	assign stages1iAccumstages1_iAccumHardLink = stages1_iAccum;
	assign stages1iInternalFeedbackSelectorstages1_iInternalFeedbackSelectorHardLink = stages1_iInternalFeedbackSelector;
	assign stages1iCoeffReadAddrstages1_iCoeffReadAddrHardLink = stages1_iCoeffReadAddr;
	assign stages1iCoeffWEstages1_iCoeffWEHardLink = stages1_iCoeffWE;
	assign stages1iCoeffWriteAddrstages1_iCoeffWriteAddrHardLink = stages1_iCoeffWriteAddr;
	assign stages1iCoeffDatastages1_iCoeffDataHardLink = stages1_iCoeffData;
	assign stages1iDataReadAddrstages1_iDataReadAddrHardLink = stages1_iDataReadAddr;
	assign stages1iDataWEstages1_iDataWEHardLink = stages1_iDataWE;
	assign stages1iDatastages1_iDataHardLink = stages1_iData;
	assign stages1iDataWriteAddrstages1_iDataWriteAddrHardLink = stages1_iDataWriteAddr;
	assign stages1_oIQ = stages1oIQstages1_oIQHardLink;
	assign stages1_oData = stages1oDatastages1_oDataHardLink;
	assign stages1_oAccum = stages1oAccumstages1_oAccumHardLink;
	assign stages2iIQstages2_iIQHardLink = stages2_iIQ;
	assign stages2iDOstages2_iDOHardLink = stages2_iDO;
	assign stages2iFILOstages2_iFILOHardLink = stages2_iFILO;
	assign stages2iAccumstages2_iAccumHardLink = stages2_iAccum;
	assign stages2iInternalFeedbackSelectorstages2_iInternalFeedbackSelectorHardLink = stages2_iInternalFeedbackSelector;
	assign stages2iCoeffReadAddrstages2_iCoeffReadAddrHardLink = stages2_iCoeffReadAddr;
	assign stages2iCoeffWEstages2_iCoeffWEHardLink = stages2_iCoeffWE;
	assign stages2iCoeffWriteAddrstages2_iCoeffWriteAddrHardLink = stages2_iCoeffWriteAddr;
	assign stages2iCoeffDatastages2_iCoeffDataHardLink = stages2_iCoeffData;
	assign stages2iDataReadAddrstages2_iDataReadAddrHardLink = stages2_iDataReadAddr;
	assign stages2iDataWEstages2_iDataWEHardLink = stages2_iDataWE;
	assign stages2iDatastages2_iDataHardLink = stages2_iData;
	assign stages2iDataWriteAddrstages2_iDataWriteAddrHardLink = stages2_iDataWriteAddr;
	assign stages2_oIQ = stages2oIQstages2_oIQHardLink;
	assign stages2_oData = stages2oDatastages2_oDataHardLink;
	assign stages2_oAccum = stages2oAccumstages2_oAccumHardLink;
	assign stages3iIQstages3_iIQHardLink = stages3_iIQ;
	assign stages3iDOstages3_iDOHardLink = stages3_iDO;
	assign stages3iFILOstages3_iFILOHardLink = stages3_iFILO;
	assign stages3iAccumstages3_iAccumHardLink = stages3_iAccum;
	assign stages3iInternalFeedbackSelectorstages3_iInternalFeedbackSelectorHardLink = stages3_iInternalFeedbackSelector;
	assign stages3iCoeffReadAddrstages3_iCoeffReadAddrHardLink = stages3_iCoeffReadAddr;
	assign stages3iCoeffWEstages3_iCoeffWEHardLink = stages3_iCoeffWE;
	assign stages3iCoeffWriteAddrstages3_iCoeffWriteAddrHardLink = stages3_iCoeffWriteAddr;
	assign stages3iCoeffDatastages3_iCoeffDataHardLink = stages3_iCoeffData;
	assign stages3iDataReadAddrstages3_iDataReadAddrHardLink = stages3_iDataReadAddr;
	assign stages3iDataWEstages3_iDataWEHardLink = stages3_iDataWE;
	assign stages3iDatastages3_iDataHardLink = stages3_iData;
	assign stages3iDataWriteAddrstages3_iDataWriteAddrHardLink = stages3_iDataWriteAddr;
	assign stages3_oIQ = stages3oIQstages3_oIQHardLink;
	assign stages3_oData = stages3oDatastages3_oDataHardLink;
	assign stages3_oAccum = stages3oAccumstages3_oAccumHardLink;
	assign FIRModule_L66F13L68T46_Lookup1 = stages2_oIQ;
	assign FIRModule_L66F13L68T46_Lookup2 = stages2_oData;
	assign FIRModule_L66F13L68T46_LookupMultiplexerAddress = FIRModule_L66F13T28_Expr;
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
