Release 13.4 Drc O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Tue Apr 24 09:35:48 2018

drc -z ae_inst.ncd ae_inst.pcf

WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_
   fifo_ram4_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_
   fifo_ram3_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_
   fifo_ram2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_
   fifo_ram1_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_
   fifo_ram2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_
   fifo_ram3_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram3/Mram_
   fifo_ram4_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_
   fifo_ram2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_
   fifo_ram4_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_
   fifo_ram1_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram1/Mram_
   fifo_ram1_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_
   fifo_ram2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_
   fifo_ram1_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram0/Mram_
   fifo_ram3_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_
   fifo_ram4_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_
   fifo_ram3_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_track_end_offset12_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_track_end_offset11_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_track_end_offset2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_track_end_offset1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp pll_inst/dcm_sp_inst,
   consult the device Data Sheet.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 23 warnings.  Please see the previously displayed
individual error or warning messages for more details.
