#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  7 18:25:59 2024
# Process ID: 19568
# Current directory: C:/Users/Barath S Narayan/Vivado/FPGA_project_version3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5368 C:\Users\Barath S Narayan\Vivado\FPGA_project_version3\FPGA_project.xpr
# Log file: C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/vivado.log
# Journal file: C:/Users/Barath S Narayan/Vivado/FPGA_project_version3\vivado.jou
# Running On: DESKTOP-GO405I8, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16944 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.xpr}uupdate_compile_order -fileset sources_1create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {8} \
  CONFIG.C_PROBE2_WIDTH {5} \
  CONFIG.C_PROBE3_WIDTH {5} \
  CONFIG.C_PROBE4_WIDTH {18} \
  CONFIG.C_PROBE5_WIDTH {20} \
  CONFIG.C_PROBE6_WIDTH {28} \
  CONFIG.C_PROBE7_WIDTH {28} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
generate_target all [get_files  {{c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
launch_runs ila_0_synth_1 -jobs 8
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files} -ipstatic_source_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/modelsim} {questa=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/questa} {riviera=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
create_clock -period 30.000 -name clk -waveform {0.000 15.000}
file mkdir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/constrs_1/new}
close [ open {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/constrs_1/new/constraints1.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/constrs_1/new/constraints1.xdc}}
set_property target_constrs_file {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/constrs_1/new/constraints1.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_1}
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -mode post-implementation -type functional
launch_simulation -mode post-implementation -type functional
source stage_classifier_tb.tcl
launch_simulation
source stage_classifier_tb.tcl
relaunch_sim
relaunch_sim
reset_project
close_sim
generate_target all [get_files {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}]
export_ip_user_files -of_objects [get_files {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -directory {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files} -ipstatic_source_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/modelsim} {questa=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/questa} {riviera=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}]
export_ip_user_files -of_objects [get_files {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}}] -directory {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files} -ipstatic_source_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/modelsim} {questa=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/questa} {riviera=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}]
export_ip_user_files -of_objects [get_files {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files} -ipstatic_source_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/modelsim} {questa=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/questa} {riviera=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files {c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}]
export_ip_user_files -of_objects [get_files {c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files} -ipstatic_source_dir {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/modelsim} {questa=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/questa} {riviera=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run {blk_mem_gen_2_synth_1 blk_mem_gen_1_synth_1 blk_mem_gen_0_synth_1 ila_0_synth_1}
wait_on_run blk_mem_gen_2_synth_1

wait_on_run blk_mem_gen_2_synth_1
wait_on_run blk_mem_gen_1_synth_1

wait_on_run blk_mem_gen_2_synth_1
wait_on_run blk_mem_gen_1_synth_1
wait_on_run blk_mem_gen_0_synth_1

wait_on_run blk_mem_gen_2_synth_1
wait_on_run blk_mem_gen_1_synth_1
wait_on_run blk_mem_gen_0_synth_1
wait_on_run ila_0_synth_1

launch_simulation
source stage_classifier_tb.tcl
close_sim
launch_simulation
source stage_classifier_tb.tcl
relaunch_sim
relaunch_sim
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_sim simulation_1
close_sim
close_design
launch_simulation -mode post-implementation -type functional
launch_simulation -mode post-implementation -type functional
launch_simulation -mode post-synthesis -type functional
source stage_classifier_tb.tcl
relaunch_sim
launch_simulation -mode post-implementation -type functional
current_sim simulation_4
close_sim
launch_simulation -mode post-implementation -type functional
source stage_classifier_tb.tcl
relaunch_sim
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD HSTL_II_18 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk W5
current_design synth_1
current_design rtl_1
save_constraints
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Barath S Narayan/Vivado/FPGA_project_version3/FPGA_project.runs/impl_1/multi_stage_classifier.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_name"}]]
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design impl_1
report_utilization -name utilization_1
close_sim
close_sim
