<html><body><samp><pre>
<!@TC:1732617748>
#Build: Synplify Pro (R) V-2023.09M-3, Build 307R, Jul 25 2024
#install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: THESEUSJR-WIN

# Tue Nov 26 11:42:28 2024

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: THESEUSJR-WIN

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:13:40, @</a>

@N: : <!@TM:1732617749> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: THESEUSJR-WIN

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:13:40, @</a>

@N: : <!@TM:1732617749> | Running in 64-bit mode 
@N:<a href="@N:CL324:@XP_HELP">CL324</a> : <!@TM:1732617749> | Built-in conditional analysis identifier 'vhdl_version' has value "2019" 

@N:<a href="@N:CL324:@XP_HELP">CL324</a> : <!@TM:1732617749> | Built-in conditional analysis identifier 'tool_type' has value "SYNTHESIS" 

@N:<a href="@N:CL324:@XP_HELP">CL324</a> : <!@TM:1732617749> | Built-in conditional analysis identifier 'tool_vendor' has value "SYNOPSYS" 

@N:<a href="@N:CL324:@XP_HELP">CL324</a> : <!@TM:1732617749> | Built-in conditional analysis identifier 'tool_name' has value "FPGA_COMPILER" 

@N:<a href="@N:CL324:@XP_HELP">CL324</a> : <!@TM:1732617749> | Built-in conditional analysis identifier 'tool_edition' has value "SYNPLIFY" 

@N:<a href="@N:CL324:@XP_HELP">CL324</a> : <!@TM:1732617749> | Built-in conditional analysis identifier 'tool_version' has value "V-2023.09M-3" 

@N: : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd:5:7:5:15:@N::@XP_MSG">aufgabe1.vhd(5)</a><!@TM:1732617749> | Top entity is set to aufgabe1.
File C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1732617749> | Using the VHDL 2019 Standard for file 'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1732617749> | Using the VHDL 2019 Standard for file 'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd'. 
VHDL syntax check successful!
File C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1732617749> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd:5:7:5:15:@N:CD630:@XP_MSG">aufgabe1.vhd(5)</a><!@TM:1732617749> | Synthesizing work.aufgabe1.struktur.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd:6:7:6:16:@N:CD630:@XP_MSG">hex4x7seg.vhd(6)</a><!@TM:1732617749> | Synthesizing work.hex4x7seg.struktur.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd:64:9:64:23:@N:CD604:@XP_MSG">hex4x7seg.vhd(64)</a><!@TM:1732617749> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd:76:9:76:23:@N:CD604:@XP_MSG">hex4x7seg.vhd(76)</a><!@TM:1732617749> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd:100:9:100:23:@N:CD604:@XP_MSG">hex4x7seg.vhd(100)</a><!@TM:1732617749> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd:128:9:128:23:@N:CD604:@XP_MSG">hex4x7seg.vhd(128)</a><!@TM:1732617749> | OTHERS clause is not synthesized.
Post processing for work.hex4x7seg.struktur
Running optimization stage 1 on hex4x7seg .......
Finished optimization stage 1 on hex4x7seg (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
Post processing for work.aufgabe1.struktur
Running optimization stage 1 on aufgabe1 .......
Finished optimization stage 1 on aufgabe1 (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
Running optimization stage 2 on hex4x7seg .......
Finished optimization stage 2 on hex4x7seg (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
Running optimization stage 2 on aufgabe1 .......
Finished optimization stage 2 on aufgabe1 (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 11:42:29 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: THESEUSJR-WIN

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:18:25, @</a>

@N: : <!@TM:1732617749> | Running in 64-bit mode 
File C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 11:42:29 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_comp.rt.csv:@XP_FILE">aufgabe1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 11:42:29 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1732617748>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: THESEUSJR-WIN

Implementation : synthesis
<a name=compilerReport9></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:18:25, @</a>

@N: : <!@TM:1732617750> | Running in 64-bit mode 
File C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 26 11:42:30 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1732617748>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1732617748>
# Tue Nov 26 11:42:30 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: THESEUSJR-WIN

Implementation : synthesis
<a name=mapperReport20></a>Synopsys Microchip Technology Pre-mapping, Version map202309actp1, Build 008R, Built Jul 25 2024 08:49:59, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 200MB)

Reading constraint file: C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\designer\aufgabe1\synthesis.fdc
Linked File:  <a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1_scck.rpt:@XP_FILE">aufgabe1_scck.rpt</a>
See clock summary report "C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1732617751> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1732617751> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1732617751> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 200MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 248MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 248MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 248MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 247MB peak: 248MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1732617751> | Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)



<a name=mapperReport21></a>Clock Summary</a>
******************

          Start               Requested     Requested     Clock        Clock          Clock
Level     Clock               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------
0 -       aufgabe1|clk        50.0 MHz      20.000        inferred     (multiple)     16   
                                                                                           
0 -       aufgabe1|btn[1]     50.0 MHz      20.000        inferred     (multiple)     1    
                                                                                           
0 -       aufgabe1|btn[2]     50.0 MHz      20.000        inferred     (multiple)     1    
                                                                                           
0 -       aufgabe1|btn[3]     50.0 MHz      20.000        inferred     (multiple)     1    
                                                                                           
0 -       aufgabe1|btn[4]     50.0 MHz      20.000        inferred     (multiple)     1    
===========================================================================================



Clock Load Summary
***********************

                    Clock     Source           Clock Pin                  Non-clock Pin     Non-clock Pin    
Clock               Load      Pin              Seq Example                Seq Example       Comb Example     
-------------------------------------------------------------------------------------------------------------
aufgabe1|clk        16        clk(port)        u1.mod4_counter[1:0].C     -                 -                
                                                                                                             
aufgabe1|btn[1]     1         btn[1](port)     u1.dp_out[0].C             -                 dpin[0].I[0](inv)
                                                                                                             
aufgabe1|btn[2]     1         btn[2](port)     u1.dp_out[1].C             -                 dpin[1].I[0](inv)
                                                                                                             
aufgabe1|btn[3]     1         btn[3](port)     u1.dp_out[2].C             -                 dpin[2].I[0](inv)
                                                                                                             
aufgabe1|btn[4]     1         btn[4](port)     u1.dp_out[3].C             -                 dpin[3].I[0](inv)
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:108:9:108:18:@W:MT530:@XP_MSG">hex4x7seg.vhd(108)</a><!@TM:1732617751> | Found inferred clock aufgabe1|btn[1] which controls 1 sequential elements including u1.dp_out[0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:111:9:111:18:@W:MT530:@XP_MSG">hex4x7seg.vhd(111)</a><!@TM:1732617751> | Found inferred clock aufgabe1|btn[2] which controls 1 sequential elements including u1.dp_out[1]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:114:9:114:18:@W:MT530:@XP_MSG">hex4x7seg.vhd(114)</a><!@TM:1732617751> | Found inferred clock aufgabe1|btn[3] which controls 1 sequential elements including u1.dp_out[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:117:9:117:18:@W:MT530:@XP_MSG">hex4x7seg.vhd(117)</a><!@TM:1732617751> | Found inferred clock aufgabe1|btn[4] which controls 1 sequential elements including u1.dp_out[3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:29:6:29:8:@W:MT530:@XP_MSG">hex4x7seg.vhd(29)</a><!@TM:1732617751> | Found inferred clock aufgabe1|clk which controls 16 sequential elements including u1.counter[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1732617751> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1732617751> | Writing default property annotation file C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 250MB peak: 250MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 250MB peak: 251MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 250MB peak: 251MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 252MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 26 11:42:31 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1732617748>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1732617748>
# Tue Nov 26 11:42:31 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: THESEUSJR-WIN

Implementation : synthesis
<a name=mapperReport32></a>Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 08:49:59, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1732617754> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1732617754> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1732617754> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 200MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 246MB peak: 246MB)

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:83:6:83:10:@N:BZ173:@XP_MSG">hex4x7seg.vhd(83)</a><!@TM:1732617754> | ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:83:6:83:10:@N:BZ173:@XP_MSG">hex4x7seg.vhd(83)</a><!@TM:1732617754> | ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:83:6:83:10:@N:MO106:@XP_MSG">hex4x7seg.vhd(83)</a><!@TM:1732617754> | Found ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 251MB peak: 251MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd:29:6:29:8:@N:MO231:@XP_MSG">hex4x7seg.vhd(29)</a><!@TM:1732617754> | Found counter in view:work.hex4x7seg(struktur) instance counter[13:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 251MB peak: 251MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 251MB peak: 252MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    16.58ns		  48 /        20
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1732617754> | Promoting Net clk_c on CLKINT  I_64  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1732617754> | Promoting Net rst_c on CLKINT  I_65  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 254MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 206MB peak: 254MB)

Writing Analyst data base C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1732617754> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1732617754> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1732617754> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1732617754> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1732617754> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1732617754> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1732617754> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 255MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 255MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 254MB peak: 255MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1732617754> | Found inferred clock aufgabe1|btn[1] with period 20.00ns. Please declare a user-defined clock on port btn[1].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1732617754> | Found inferred clock aufgabe1|btn[2] with period 20.00ns. Please declare a user-defined clock on port btn[2].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1732617754> | Found inferred clock aufgabe1|btn[3] with period 20.00ns. Please declare a user-defined clock on port btn[3].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1732617754> | Found inferred clock aufgabe1|btn[4] with period 20.00ns. Please declare a user-defined clock on port btn[4].</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1732617754> | Found inferred clock aufgabe1|clk with period 20.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport33></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Nov 26 11:42:34 2024
#


Top view:               aufgabe1
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\designer\aufgabe1\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1732617754> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1732617754> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary34></a>Performance Summary</a>
*******************


Worst slack in design: 17.190

                    Requested     Estimated     Requested     Estimated                Clock        Clock     
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group     
--------------------------------------------------------------------------------------------------------------
aufgabe1|btn[1]     50.0 MHz      827.1 MHz     20.000        1.209         18.791     inferred     (multiple)
aufgabe1|btn[2]     50.0 MHz      827.1 MHz     20.000        1.209         18.791     inferred     (multiple)
aufgabe1|btn[3]     50.0 MHz      827.1 MHz     20.000        1.209         18.791     inferred     (multiple)
aufgabe1|btn[4]     50.0 MHz      827.1 MHz     20.000        1.209         18.791     inferred     (multiple)
aufgabe1|clk        50.0 MHz      355.8 MHz     20.000        2.810         17.190     inferred     (multiple)
==============================================================================================================





<a name=clockRelationships35></a>Clock Relationships</a>
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------
aufgabe1|btn[1]  aufgabe1|btn[1]  |  No paths    -       |  20.000      18.791  |  No paths    -      |  No paths    -    
aufgabe1|btn[2]  aufgabe1|btn[2]  |  No paths    -       |  20.000      18.791  |  No paths    -      |  No paths    -    
aufgabe1|btn[3]  aufgabe1|btn[3]  |  No paths    -       |  20.000      18.791  |  No paths    -      |  No paths    -    
aufgabe1|btn[4]  aufgabe1|btn[4]  |  No paths    -       |  20.000      18.791  |  No paths    -      |  No paths    -    
aufgabe1|clk     aufgabe1|clk     |  20.000      17.190  |  No paths    -       |  No paths    -      |  No paths    -    
==========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo36></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport37></a>Detailed Report for Clock: aufgabe1|btn[1]</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                           Arrival           
Instance         Reference           Type     Pin     Net           Time        Slack 
                 Clock                                                                
--------------------------------------------------------------------------------------
u1.dp_out[0]     aufgabe1|btn[1]     SLE      Q       dp_out[0]     0.108       18.791
======================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                             Required           
Instance         Reference           Type     Pin     Net             Time         Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
u1.dp_out[0]     aufgabe1|btn[1]     SLE      D       dp_out_i[0]     19.745       18.791
=========================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr:srsfC:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs:fp:28799:29297:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      0.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.791

    Number of logic level(s):                1
    Starting point:                          u1.dp_out[0] / Q
    Ending point:                            u1.dp_out[0] / D
    The start point is clocked by            aufgabe1|btn[1] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            aufgabe1|btn[1] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
u1.dp_out[0]           SLE      Q        Out     0.108     0.108 f     -         
dp_out[0]              Net      -        -       0.497     -           2         
u1.dp_out_RNO_0[0]     CFG1     A        In      -         0.605 f     -         
u1.dp_out_RNO_0[0]     CFG1     Y        Out     0.100     0.705 r     -         
dp_out_i[0]            Net      -        -       0.248     -           1         
u1.dp_out[0]           SLE      D        In      -         0.954 r     -         
=================================================================================
Total path delay (propagation time + setup) of 1.209 is 0.464(38.3%) logic and 0.745(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport41></a>Detailed Report for Clock: aufgabe1|btn[2]</a>
====================================



<a name=startingSlack42></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                           Arrival           
Instance         Reference           Type     Pin     Net           Time        Slack 
                 Clock                                                                
--------------------------------------------------------------------------------------
u1.dp_out[1]     aufgabe1|btn[2]     SLE      Q       dp_out[1]     0.108       18.791
======================================================================================


<a name=endingSlack43></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                             Required           
Instance         Reference           Type     Pin     Net             Time         Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
u1.dp_out[1]     aufgabe1|btn[2]     SLE      D       dp_out_i[1]     19.745       18.791
=========================================================================================



<a name=worstPaths44></a>Worst Path Information</a>
<a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr:srsfC:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs:fp:32104:32602:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      0.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.791

    Number of logic level(s):                1
    Starting point:                          u1.dp_out[1] / Q
    Ending point:                            u1.dp_out[1] / D
    The start point is clocked by            aufgabe1|btn[2] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            aufgabe1|btn[2] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
u1.dp_out[1]           SLE      Q        Out     0.108     0.108 f     -         
dp_out[1]              Net      -        -       0.497     -           2         
u1.dp_out_RNO_0[1]     CFG1     A        In      -         0.605 f     -         
u1.dp_out_RNO_0[1]     CFG1     Y        Out     0.100     0.705 r     -         
dp_out_i[1]            Net      -        -       0.248     -           1         
u1.dp_out[1]           SLE      D        In      -         0.954 r     -         
=================================================================================
Total path delay (propagation time + setup) of 1.209 is 0.464(38.3%) logic and 0.745(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport45></a>Detailed Report for Clock: aufgabe1|btn[3]</a>
====================================



<a name=startingSlack46></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                           Arrival           
Instance         Reference           Type     Pin     Net           Time        Slack 
                 Clock                                                                
--------------------------------------------------------------------------------------
u1.dp_out[2]     aufgabe1|btn[3]     SLE      Q       dp_out[2]     0.108       18.791
======================================================================================


<a name=endingSlack47></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                             Required           
Instance         Reference           Type     Pin     Net             Time         Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
u1.dp_out[2]     aufgabe1|btn[3]     SLE      D       dp_out_i[2]     19.745       18.791
=========================================================================================



<a name=worstPaths48></a>Worst Path Information</a>
<a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr:srsfC:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs:fp:35409:35907:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      0.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.791

    Number of logic level(s):                1
    Starting point:                          u1.dp_out[2] / Q
    Ending point:                            u1.dp_out[2] / D
    The start point is clocked by            aufgabe1|btn[3] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            aufgabe1|btn[3] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
u1.dp_out[2]           SLE      Q        Out     0.108     0.108 f     -         
dp_out[2]              Net      -        -       0.497     -           2         
u1.dp_out_RNO_0[2]     CFG1     A        In      -         0.605 f     -         
u1.dp_out_RNO_0[2]     CFG1     Y        Out     0.100     0.705 r     -         
dp_out_i[2]            Net      -        -       0.248     -           1         
u1.dp_out[2]           SLE      D        In      -         0.954 r     -         
=================================================================================
Total path delay (propagation time + setup) of 1.209 is 0.464(38.3%) logic and 0.745(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport49></a>Detailed Report for Clock: aufgabe1|btn[4]</a>
====================================



<a name=startingSlack50></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                           Arrival           
Instance         Reference           Type     Pin     Net           Time        Slack 
                 Clock                                                                
--------------------------------------------------------------------------------------
u1.dp_out[3]     aufgabe1|btn[4]     SLE      Q       dp_out[3]     0.108       18.791
======================================================================================


<a name=endingSlack51></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                             Required           
Instance         Reference           Type     Pin     Net             Time         Slack 
                 Clock                                                                   
-----------------------------------------------------------------------------------------
u1.dp_out[3]     aufgabe1|btn[4]     SLE      D       dp_out_i[3]     19.745       18.791
=========================================================================================



<a name=worstPaths52></a>Worst Path Information</a>
<a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr:srsfC:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs:fp:38714:39212:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      0.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.791

    Number of logic level(s):                1
    Starting point:                          u1.dp_out[3] / Q
    Ending point:                            u1.dp_out[3] / D
    The start point is clocked by            aufgabe1|btn[4] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            aufgabe1|btn[4] [falling] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
u1.dp_out[3]           SLE      Q        Out     0.108     0.108 f     -         
dp_out[3]              Net      -        -       0.497     -           2         
u1.dp_out_RNO_0[3]     CFG1     A        In      -         0.605 f     -         
u1.dp_out_RNO_0[3]     CFG1     Y        Out     0.100     0.705 r     -         
dp_out_i[3]            Net      -        -       0.248     -           1         
u1.dp_out[3]           SLE      D        In      -         0.954 r     -         
=================================================================================
Total path delay (propagation time + setup) of 1.209 is 0.464(38.3%) logic and 0.745(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport53></a>Detailed Report for Clock: aufgabe1|clk</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                          Arrival           
Instance           Reference        Type     Pin     Net             Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
u1.counter[0]      aufgabe1|clk     SLE      Q       counter[0]      0.108       17.190
u1.counter[8]      aufgabe1|clk     SLE      Q       counter[8]      0.087       17.327
u1.counter[9]      aufgabe1|clk     SLE      Q       counter[9]      0.108       17.425
u1.counter[12]     aufgabe1|clk     SLE      Q       counter[12]     0.108       17.500
u1.counter[4]      aufgabe1|clk     SLE      Q       counter[4]      0.108       17.525
u1.counter[1]      aufgabe1|clk     SLE      Q       counter[1]      0.108       17.532
u1.counter[13]     aufgabe1|clk     SLE      Q       counter[13]     0.108       17.549
u1.counter[11]     aufgabe1|clk     SLE      Q       counter[11]     0.108       17.568
u1.counter[2]      aufgabe1|clk     SLE      Q       counter[2]      0.108       17.607
u1.counter[10]     aufgabe1|clk     SLE      Q       counter[10]     0.108       17.617
=======================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                       Starting                                                Required           
Instance               Reference        Type     Pin     Net                   Time         Slack 
                       Clock                                                                      
--------------------------------------------------------------------------------------------------
u1.mod4_counter[1]     aufgabe1|clk     SLE      D       mod4_counter_4[1]     19.745       17.190
u1.mod4_counter[0]     aufgabe1|clk     SLE      D       mod4_counter_4[0]     19.745       17.315
u1.counter[13]         aufgabe1|clk     SLE      D       counter_s[13]         19.745       18.173
u1.counter[12]         aufgabe1|clk     SLE      D       counter_s[12]         19.745       18.190
u1.counter[11]         aufgabe1|clk     SLE      D       counter_s[11]         19.745       18.206
u1.counter[10]         aufgabe1|clk     SLE      D       counter_s[10]         19.745       18.222
u1.counter[9]          aufgabe1|clk     SLE      D       counter_s[9]          19.745       18.238
u1.counter[8]          aufgabe1|clk     SLE      D       counter_s[8]          19.745       18.255
u1.counter[7]          aufgabe1|clk     SLE      D       counter_s[7]          19.745       18.271
u1.counter[6]          aufgabe1|clk     SLE      D       counter_s[6]          19.745       18.287
==================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr:srsfC:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs:fp:43788:44832:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      2.555
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     17.190

    Number of logic level(s):                3
    Starting point:                          u1.counter[0] / Q
    Ending point:                            u1.mod4_counter[1] / D
    The start point is clocked by            aufgabe1|clk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            aufgabe1|clk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
u1.counter[0]              SLE      Q        Out     0.108     0.108 f     -         
counter[0]                 Net      -        -       0.745     -           3         
u1.un17_counter_7          CFG4     D        In      -         0.854 f     -         
u1.un17_counter_7          CFG4     Y        Out     0.317     1.171 r     -         
un17_counter_7             Net      -        -       0.248     -           1         
u1.un17_counter            CFG4     B        In      -         1.419 r     -         
u1.un17_counter            CFG4     Y        Out     0.165     1.584 r     -         
un17_counter               Net      -        -       0.497     -           2         
u1.mod4_counter_RNO[1]     CFG3     C        In      -         2.081 r     -         
u1.mod4_counter_RNO[1]     CFG3     Y        Out     0.226     2.307 r     -         
mod4_counter_4[1]          Net      -        -       0.248     -           1         
u1.mod4_counter[1]         SLE      D        In      -         2.555 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 2.810 is 1.071(38.1%) logic and 1.739(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 255MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 255MB)

---------------------------------------
<a name=resourceUsage57></a>Resource Usage Report for aufgabe1 </a>

Mapping to part: m2s005vf400std
Cell usage:
CLKINT          2 uses
CFG1           9 uses
CFG2           6 uses
CFG3           5 uses
CFG4           11 uses

Carry cells:
ARI1            14 uses - used for arithmetic functions
ARI1            2 uses - used for Wide-Mux implementation
Total ARI1      16 uses


Sequential Cells: 
SLE            20 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 26
I/O primitives: 26
INBUF          14 uses
OUTBUF         12 uses


Global Clock Buffers: 2

Total LUTs:    47

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  20 + 0 + 0 + 0 = 20;
Total number of LUTs after P&R:  47 + 0 + 0 + 0 = 47;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 255MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Nov 26 11:42:34 2024

###########################################################]

</pre></samp></body></html>
