#define CH1_CTRL_ADDR   0x40100014
#define CH1_DATA_ADDR   0x40100018
#define CH1_STATUS_ADDR 0x4010001C
#define CH0_CTRL_ADDR   0x40030008
#define CH0_DATA_ADDR   0x4003000C
#define CH0_STATUS_ADDR 0x40030010
#define ACISR_ADDR      0x40030004
#define CLEAR_INT_CMD 	0x00004000

//!2023/07/08
#define MBX_INT_MASK 	0x80000000
#define MBX_MODE_MASK 	0x60000000
#define MBX_LEN_MASK 	0x1FFF8000
#define MBX_OTHER_MASK 	0x00006000

//?2023/07/11
#define CH0_CMD_ADDR    0x40030014
#define CH1_CMD_ADDR    0x4010001F