// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module i3c_reg_top
  # (
    parameter bit          EnableRacl           = 1'b0,
    parameter bit          RaclErrorRsp         = 1'b1,
    parameter top_racl_pkg::racl_policy_sel_t RaclPolicySelVec[i3c_reg_pkg::NumRegs] =
      '{i3c_reg_pkg::NumRegs{0}}
  ) (
  input clk_i,
  input rst_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,

  // Output port for window
  output tlul_pkg::tl_h2d_t tl_win_o  [4],
  input  tlul_pkg::tl_d2h_t tl_win_i  [4],

  // To HW
  output i3c_reg_pkg::i3c_reg2hw_t reg2hw, // Write
  input  i3c_reg_pkg::i3c_hw2reg_t hw2reg, // Read

  // RACL interface
  input  top_racl_pkg::racl_policy_vec_t racl_policies_i,
  output top_racl_pkg::racl_error_log_t  racl_error_o,

  // Integrity check errors
  output logic intg_err_o
);

  import i3c_reg_pkg::* ;

  localparam int AW = 12;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  // also check for spurious write enables
  logic reg_we_err;
  logic [66:0] reg_we_check;
  prim_reg_we_check #(
    .OneHotWidth(67)
  ) u_prim_reg_we_check (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .oh_i  (reg_we_check),
    .en_i  (reg_we && !addrmiss),
    .err_o (reg_we_err)
  );

  logic err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      err_q <= '0;
    end else if (intg_err || reg_we_err) begin
      err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = err_q | intg_err | reg_we_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  tlul_pkg::tl_h2d_t tl_socket_h2d [5];
  tlul_pkg::tl_d2h_t tl_socket_d2h [5];

  logic [2:0] reg_steer;

  // socket_1n connection
  assign tl_reg_h2d = tl_socket_h2d[4];
  assign tl_socket_d2h[4] = tl_reg_d2h;

  assign tl_win_o[0] = tl_socket_h2d[0];
  assign tl_socket_d2h[0] = tl_win_i[0];
  assign tl_win_o[1] = tl_socket_h2d[1];
  assign tl_socket_d2h[1] = tl_win_i[1];
  assign tl_win_o[2] = tl_socket_h2d[2];
  assign tl_socket_d2h[2] = tl_win_i[2];
  assign tl_win_o[3] = tl_socket_h2d[3];
  assign tl_socket_d2h[3] = tl_win_i[3];

  // Create Socket_1n
  tlul_socket_1n #(
    .N            (5),
    .HReqPass     (1'b1),
    .HRspPass     (1'b1),
    .DReqPass     ({5{1'b1}}),
    .DRspPass     ({5{1'b1}}),
    .HReqDepth    (4'h0),
    .HRspDepth    (4'h0),
    .DReqDepth    ({5{4'h0}}),
    .DRspDepth    ({5{4'h0}}),
    .ExplicitErrs (1'b0)
  ) u_socket (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),
    .tl_h_i (tl_i),
    .tl_h_o (tl_o_pre),
    .tl_d_o (tl_socket_h2d),
    .tl_d_i (tl_socket_d2h),
    .dev_select_i (reg_steer)
  );

  // Create steering logic
  always_comb begin
    reg_steer =
        tl_i.a_address[AW-1:0] inside {[520:523]} ? 3'd0 :
        tl_i.a_address[AW-1:0] inside {[768:1023]} ? 3'd1 :
        tl_i.a_address[AW-1:0] inside {[1024:1535]} ? 3'd2 :
        tl_i.a_address[AW-1:0] inside {[2048:4095]} ? 3'd3 :
        // Default set to register
        3'd4;

    // Override this in case of an integrity error
    if (intg_err) begin
      reg_steer = 3'd4;
    end
  end

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .en_ifetch_i(prim_mubi_pkg::MuBi4False),
    .intg_error_o(),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    // Translate RACL error to TLUL error if enabled
    .error_i (reg_error | (RaclErrorRsp & racl_error_o.valid))
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = addrmiss | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic intr_state_qs;
  logic intr_enable_we;
  logic intr_enable_qs;
  logic intr_enable_wd;
  logic intr_test_we;
  logic intr_test_wd;
  logic alert_test_we;
  logic alert_test_wd;
  logic ctrl_we;
  logic ctrl_ctrl_tx_en_qs;
  logic ctrl_ctrl_tx_en_wd;
  logic ctrl_ctrl_rx_en_qs;
  logic ctrl_ctrl_rx_en_wd;
  logic ctrl_targ_tx_en_qs;
  logic ctrl_targ_tx_en_wd;
  logic ctrl_targ_rx_en_qs;
  logic ctrl_targ_rx_en_wd;
  logic ctrl_hdr_ddr_en_qs;
  logic ctrl_hdr_ddr_en_wd;
  logic ctrl_ctrl_reset_wd;
  logic ctrl_targ_reset_wd;
  logic status_re;
  logic status_qs;
  logic phy_config_we;
  logic phy_config_scl_hk_en_qs;
  logic phy_config_scl_hk_en_wd;
  logic phy_config_sda_hk_en_qs;
  logic phy_config_sda_hk_en_wd;
  logic ctrl_txbuf_config_we;
  logic [9:0] ctrl_txbuf_config_min_addr_qs;
  logic [9:0] ctrl_txbuf_config_min_addr_wd;
  logic [9:0] ctrl_txbuf_config_max_addr_qs;
  logic [9:0] ctrl_txbuf_config_max_addr_wd;
  logic [2:0] ctrl_txbuf_config_size_val_qs;
  logic [2:0] ctrl_txbuf_config_size_val_wd;
  logic ctrl_txbuf_wptr_we;
  logic [15:0] ctrl_txbuf_wptr_qs;
  logic [15:0] ctrl_txbuf_wptr_wd;
  logic ctrl_txbuf_rptr_we;
  logic [15:0] ctrl_txbuf_rptr_qs;
  logic [15:0] ctrl_txbuf_rptr_wd;
  logic ctrl_rxbuf_config_we;
  logic [9:0] ctrl_rxbuf_config_min_addr_qs;
  logic [9:0] ctrl_rxbuf_config_min_addr_wd;
  logic [9:0] ctrl_rxbuf_config_max_addr_qs;
  logic [9:0] ctrl_rxbuf_config_max_addr_wd;
  logic [2:0] ctrl_rxbuf_config_size_val_qs;
  logic [2:0] ctrl_rxbuf_config_size_val_wd;
  logic ctrl_rxbuf_wptr_we;
  logic [15:0] ctrl_rxbuf_wptr_qs;
  logic [15:0] ctrl_rxbuf_wptr_wd;
  logic ctrl_rxbuf_rptr_we;
  logic [15:0] ctrl_rxbuf_rptr_qs;
  logic [15:0] ctrl_rxbuf_rptr_wd;
  logic targ_txbuf_config_we;
  logic [9:0] targ_txbuf_config_min_addr_qs;
  logic [9:0] targ_txbuf_config_min_addr_wd;
  logic [9:0] targ_txbuf_config_max_addr_qs;
  logic [9:0] targ_txbuf_config_max_addr_wd;
  logic targ_txbuf_wptr_we;
  logic [15:0] targ_txbuf_wptr_qs;
  logic [15:0] targ_txbuf_wptr_wd;
  logic targ_txbuf_rptr_we;
  logic [15:0] targ_txbuf_rptr_qs;
  logic [15:0] targ_txbuf_rptr_wd;
  logic targ_rxbuf_config_we;
  logic [9:0] targ_rxbuf_config_min_addr_qs;
  logic [9:0] targ_rxbuf_config_min_addr_wd;
  logic [9:0] targ_rxbuf_config_max_addr_qs;
  logic [9:0] targ_rxbuf_config_max_addr_wd;
  logic targ_rxbuf_wptr_we;
  logic [15:0] targ_rxbuf_wptr_qs;
  logic [15:0] targ_rxbuf_wptr_wd;
  logic targ_rxbuf_rptr_we;
  logic [15:0] targ_rxbuf_rptr_qs;
  logic [15:0] targ_rxbuf_rptr_wd;
  logic buffer_ctrl_we;
  logic buffer_ctrl_wd;
  logic targ_addr_match_we;
  logic [6:0] targ_addr_match_addr0_qs;
  logic [6:0] targ_addr_match_addr0_wd;
  logic [6:0] targ_addr_match_addr1_qs;
  logic [6:0] targ_addr_match_addr1_wd;
  logic targ_addr_mask_we;
  logic [6:0] targ_addr_mask_mask0_qs;
  logic [6:0] targ_addr_mask_mask0_wd;
  logic [6:0] targ_addr_mask_mask1_qs;
  logic [6:0] targ_addr_mask_mask1_wd;
  logic ctrl_clk_config_we;
  logic [7:0] ctrl_clk_config_tcbp_qs;
  logic [7:0] ctrl_clk_config_tcbp_wd;
  logic [7:0] ctrl_clk_config_tcas_qs;
  logic [7:0] ctrl_clk_config_tcas_wd;
  logic [15:0] ctrl_clk_config_clkdiv_qs;
  logic [15:0] ctrl_clk_config_clkdiv_wd;
  logic hci_version_re;
  logic [31:0] hci_version_qs;
  logic hc_control_we;
  logic hc_control_iba_include_qs;
  logic hc_control_iba_include_wd;
  logic hc_control_autocmd_data_rpt_qs;
  logic hc_control_autocmd_data_rpt_wd;
  logic hc_control_data_byte_order_mode_qs;
  logic hc_control_mode_selector_qs;
  logic hc_control_i2c_dev_present_qs;
  logic hc_control_i2c_dev_present_wd;
  logic hc_control_hot_join_ctrl_qs;
  logic hc_control_hot_join_ctrl_wd;
  logic hc_control_halt_on_cmd_seq_timeout_qs;
  logic hc_control_halt_on_cmd_seq_timeout_wd;
  logic hc_control_abort_qs;
  logic hc_control_abort_wd;
  logic hc_control_resume_qs;
  logic hc_control_resume_wd;
  logic hc_control_bus_enable_qs;
  logic hc_control_bus_enable_wd;
  logic controller_device_addr_we;
  logic [6:0] controller_device_addr_dynamic_addr_qs;
  logic [6:0] controller_device_addr_dynamic_addr_wd;
  logic controller_device_addr_dynamic_addr_valid_qs;
  logic controller_device_addr_dynamic_addr_valid_wd;
  logic hc_capabilities_re;
  logic hc_capabilities_combo_command_qs;
  logic hc_capabilities_auto_command_qs;
  logic hc_capabilities_standby_cr_cap_qs;
  logic hc_capabilities_hdr_ddr_en_qs;
  logic hc_capabilities_hdr_ts_en_qs;
  logic hc_capabilities_cmd_ccc_defbyte_qs;
  logic hc_capabilities_ibi_data_abort_en_qs;
  logic hc_capabilities_ibi_credit_count_en_qs;
  logic hc_capabilities_schedule_commands_en_qs;
  logic [1:0] hc_capabilities_cmd_size_qs;
  logic hc_capabilities_sg_capability_cr_en_qs;
  logic hc_capabilities_sg_capability_ibi_en_qs;
  logic hc_capabilities_sg_capability_dc_en_qs;
  logic reset_control_we;
  logic reset_control_soft_rst_qs;
  logic reset_control_soft_rst_wd;
  logic reset_control_cmd_queue_rst_qs;
  logic reset_control_cmd_queue_rst_wd;
  logic reset_control_resp_queue_rst_qs;
  logic reset_control_resp_queue_rst_wd;
  logic reset_control_tx_fifo_rst_qs;
  logic reset_control_tx_fifo_rst_wd;
  logic reset_control_rx_fifo_rst_qs;
  logic reset_control_rx_fifo_rst_wd;
  logic reset_control_ibi_queue_rst_qs;
  logic reset_control_ibi_queue_rst_wd;
  logic present_state_re;
  logic present_state_qs;
  logic intr_status_we;
  logic intr_status_hc_internal_err_stat_qs;
  logic intr_status_hc_internal_err_stat_wd;
  logic intr_status_hc_seq_cancel_stat_qs;
  logic intr_status_hc_seq_cancel_stat_wd;
  logic intr_status_hc_warn_cmd_seq_stall_stat_qs;
  logic intr_status_hc_warn_cmd_seq_stall_stat_wd;
  logic intr_status_hc_err_cmd_seq_timeout_stat_qs;
  logic intr_status_hc_err_cmd_seq_timeout_stat_wd;
  logic intr_status_sched_cmd_missed_tick_stat_qs;
  logic intr_status_sched_cmd_missed_tick_stat_wd;
  logic intr_status_enable_we;
  logic intr_status_enable_hc_internal_err_stat_en_qs;
  logic intr_status_enable_hc_internal_err_stat_en_wd;
  logic intr_status_enable_hc_seq_cancel_stat_en_qs;
  logic intr_status_enable_hc_seq_cancel_stat_en_wd;
  logic intr_status_enable_hc_warn_cmd_seq_stall_stat_en_qs;
  logic intr_status_enable_hc_warn_cmd_seq_stall_stat_en_wd;
  logic intr_status_enable_hc_err_cmd_seq_timeout_stat_en_qs;
  logic intr_status_enable_hc_err_cmd_seq_timeout_stat_en_wd;
  logic intr_status_enable_sched_cmd_missed_tick_stat_en_qs;
  logic intr_status_enable_sched_cmd_missed_tick_stat_en_wd;
  logic intr_signal_enable_we;
  logic intr_signal_enable_hc_internal_err_signal_en_qs;
  logic intr_signal_enable_hc_internal_err_signal_en_wd;
  logic intr_signal_enable_hc_seq_cancel_signal_en_qs;
  logic intr_signal_enable_hc_seq_cancel_signal_en_wd;
  logic intr_signal_enable_hc_warn_cmd_seq_stall_signal_en_qs;
  logic intr_signal_enable_hc_warn_cmd_seq_stall_signal_en_wd;
  logic intr_signal_enable_hc_err_cmd_seq_timeout_signal_en_qs;
  logic intr_signal_enable_hc_err_cmd_seq_timeout_signal_en_wd;
  logic intr_signal_enable_sched_cmd_missed_tick_signal_en_qs;
  logic intr_signal_enable_sched_cmd_missed_tick_signal_en_wd;
  logic intr_force_we;
  logic intr_force_hc_internal_err_force_wd;
  logic intr_force_hc_seq_cancel_force_wd;
  logic intr_force_hc_warn_cmd_seq_stall_force_wd;
  logic intr_force_hc_err_cmd_seq_timeout_force_wd;
  logic intr_force_sched_cmd_missed_tick_force_wd;
  logic dat_section_offset_re;
  logic [11:0] dat_section_offset_table_offset_qs;
  logic [6:0] dat_section_offset_table_size_qs;
  logic [3:0] dat_section_offset_entry_size_qs;
  logic dct_section_offset_re;
  logic [11:0] dct_section_offset_table_offset_qs;
  logic [6:0] dct_section_offset_table_size_qs;
  logic [3:0] dct_section_offset_entry_size_qs;
  logic ring_headers_section_offset_re;
  logic [15:0] ring_headers_section_offset_qs;
  logic pio_section_offset_re;
  logic [15:0] pio_section_offset_qs;
  logic ext_caps_section_offset_re;
  logic [15:0] ext_caps_section_offset_qs;
  logic int_ctrl_cmds_en_re;
  logic int_ctrl_cmds_en_icc_support_qs;
  logic [14:0] int_ctrl_cmds_en_mipi_cmds_supported_qs;
  logic ibi_notify_ctrl_we;
  logic ibi_notify_ctrl_notify_hj_rejected_qs;
  logic ibi_notify_ctrl_notify_hj_rejected_wd;
  logic ibi_notify_ctrl_notify_crr_rejected_qs;
  logic ibi_notify_ctrl_notify_crr_rejected_wd;
  logic ibi_notify_ctrl_notify_ibi_rejected_qs;
  logic ibi_notify_ctrl_notify_ibi_rejected_wd;
  logic ibi_data_abort_ctrl_we;
  logic [7:0] ibi_data_abort_ctrl_match_ibi_id_qs;
  logic [7:0] ibi_data_abort_ctrl_match_ibi_id_wd;
  logic [1:0] ibi_data_abort_ctrl_after_n_chunks_qs;
  logic [1:0] ibi_data_abort_ctrl_after_n_chunks_wd;
  logic [2:0] ibi_data_abort_ctrl_match_status_type_qs;
  logic [2:0] ibi_data_abort_ctrl_match_status_type_wd;
  logic ibi_data_abort_ctrl_ibi_data_abort_mon_qs;
  logic ibi_data_abort_ctrl_ibi_data_abort_mon_wd;
  logic dev_ctx_base_lo_re;
  logic [31:0] dev_ctx_base_lo_qs;
  logic dev_ctx_base_hi_re;
  logic [31:0] dev_ctx_base_hi_qs;
  logic dev_ctx_sg_re;
  logic [15:0] dev_ctx_sg_list_size_qs;
  logic dev_ctx_sg_blp_qs;
  logic command_queue_port_we;
  logic [31:0] command_queue_port_wd;
  logic response_queue_port_re;
  logic [31:0] response_queue_port_qs;
  logic ibi_port_re;
  logic [31:0] ibi_port_qs;
  logic queue_thld_ctrl_we;
  logic [7:0] queue_thld_ctrl_cmd_empty_buf_thld_qs;
  logic [7:0] queue_thld_ctrl_cmd_empty_buf_thld_wd;
  logic [7:0] queue_thld_ctrl_resp_buf_thld_qs;
  logic [7:0] queue_thld_ctrl_resp_buf_thld_wd;
  logic [7:0] queue_thld_ctrl_ibi_data_segment_size_qs;
  logic [7:0] queue_thld_ctrl_ibi_data_segment_size_wd;
  logic [7:0] queue_thld_ctrl_ibi_status_thld_qs;
  logic [7:0] queue_thld_ctrl_ibi_status_thld_wd;
  logic data_buffer_thld_ctrl_we;
  logic [2:0] data_buffer_thld_ctrl_tx_buf_thld_qs;
  logic [2:0] data_buffer_thld_ctrl_tx_buf_thld_wd;
  logic [2:0] data_buffer_thld_ctrl_rx_buf_thld_qs;
  logic [2:0] data_buffer_thld_ctrl_rx_buf_thld_wd;
  logic [2:0] data_buffer_thld_ctrl_tx_start_thld_qs;
  logic [2:0] data_buffer_thld_ctrl_tx_start_thld_wd;
  logic [2:0] data_buffer_thld_ctrl_rx_start_thld_qs;
  logic [2:0] data_buffer_thld_ctrl_rx_start_thld_wd;
  logic queue_size_re;
  logic [7:0] queue_size_cr_queue_size_qs;
  logic [7:0] queue_size_ibi_status_size_qs;
  logic [7:0] queue_size_rx_data_buffer_size_qs;
  logic [7:0] queue_size_tx_data_buffer_size_qs;
  logic alt_queue_size_re;
  logic [7:0] alt_queue_size_alt_resp_queue_size_qs;
  logic alt_queue_size_alt_resp_queue_en_qs;
  logic alt_queue_size_ext_ibi_queue_en_qs;
  logic pio_intr_status_we;
  logic pio_intr_status_tx_thld_stat_qs;
  logic pio_intr_status_rx_thld_stat_qs;
  logic pio_intr_status_ibi_status_thld_stat_qs;
  logic pio_intr_status_cmd_queue_ready_stat_qs;
  logic pio_intr_status_resp_ready_stat_qs;
  logic pio_intr_status_transfer_abort_stat_qs;
  logic pio_intr_status_transfer_abort_stat_wd;
  logic pio_intr_status_transfer_err_stat_qs;
  logic pio_intr_status_transfer_err_stat_wd;
  logic pio_intr_status_enable_we;
  logic pio_intr_status_enable_tx_thld_stat_en_qs;
  logic pio_intr_status_enable_tx_thld_stat_en_wd;
  logic pio_intr_status_enable_rx_thld_stat_en_qs;
  logic pio_intr_status_enable_rx_thld_stat_en_wd;
  logic pio_intr_status_enable_ibi_status_thld_stat_en_qs;
  logic pio_intr_status_enable_ibi_status_thld_stat_en_wd;
  logic pio_intr_status_enable_cmd_queue_ready_stat_en_qs;
  logic pio_intr_status_enable_cmd_queue_ready_stat_en_wd;
  logic pio_intr_status_enable_resp_ready_stat_en_qs;
  logic pio_intr_status_enable_resp_ready_stat_en_wd;
  logic pio_intr_status_enable_transfer_abort_stat_en_qs;
  logic pio_intr_status_enable_transfer_abort_stat_en_wd;
  logic pio_intr_status_enable_transfer_err_stat_en_qs;
  logic pio_intr_status_enable_transfer_err_stat_en_wd;
  logic pio_intr_signal_enable_we;
  logic pio_intr_signal_enable_tx_thld_signal_en_qs;
  logic pio_intr_signal_enable_tx_thld_signal_en_wd;
  logic pio_intr_signal_enable_rx_thld_signal_en_qs;
  logic pio_intr_signal_enable_rx_thld_signal_en_wd;
  logic pio_intr_signal_enable_ibi_status_thld_signal_en_qs;
  logic pio_intr_signal_enable_ibi_status_thld_signal_en_wd;
  logic pio_intr_signal_enable_cmd_queue_ready_signal_en_qs;
  logic pio_intr_signal_enable_cmd_queue_ready_signal_en_wd;
  logic pio_intr_signal_enable_resp_ready_signal_en_qs;
  logic pio_intr_signal_enable_resp_ready_signal_en_wd;
  logic pio_intr_signal_enable_transfer_abort_signal_en_qs;
  logic pio_intr_signal_enable_transfer_abort_signal_en_wd;
  logic pio_intr_signal_enable_transfer_err_signal_en_qs;
  logic pio_intr_signal_enable_transfer_err_signal_en_wd;
  logic pio_intr_force_we;
  logic pio_intr_force_tx_thld_force_wd;
  logic pio_intr_force_rx_thld_force_wd;
  logic pio_intr_force_ibi_thld_force_wd;
  logic pio_intr_force_cmd_queue_ready_force_wd;
  logic pio_intr_force_resp_ready_force_wd;
  logic pio_intr_force_transfer_abort_force_wd;
  logic pio_intr_force_transfer_err_force_wd;
  logic stby_extcap_header_re;
  logic [7:0] stby_extcap_header_cap_id_qs;
  logic [15:0] stby_extcap_header_cap_length_qs;
  logic stby_cr_control_we;
  logic stby_cr_control_pending_rx_nack_qs;
  logic stby_cr_control_pending_rx_nack_wd;
  logic stby_cr_control_handoff_delay_nack_qs;
  logic stby_cr_control_handoff_delay_nack_wd;
  logic stby_cr_control_acr_fsm_op_select_qs;
  logic stby_cr_control_acr_fsm_op_select_wd;
  logic stby_cr_control_prime_accept_getaccr_qs;
  logic stby_cr_control_prime_accept_getaccr_wd;
  logic stby_cr_control_handoff_deep_sleep_qs;
  logic stby_cr_control_handoff_deep_sleep_wd;
  logic stby_cr_control_cr_request_send_qs;
  logic stby_cr_control_cr_request_send_wd;
  logic [2:0] stby_cr_control_bcast_ccc_ibi_ring_qs;
  logic [2:0] stby_cr_control_bcast_ccc_ibi_ring_wd;
  logic stby_cr_control_target_xact_enable_qs;
  logic stby_cr_control_target_xact_enable_wd;
  logic stby_cr_control_daa_setaasa_enable_qs;
  logic stby_cr_control_daa_setaasa_enable_wd;
  logic stby_cr_control_daa_setdasa_enable_qs;
  logic stby_cr_control_daa_setdasa_enable_wd;
  logic stby_cr_control_daa_entdaa_enable_qs;
  logic stby_cr_control_daa_entdaa_enable_wd;
  logic stby_cr_control_rstact_defbyte_02_qs;
  logic stby_cr_control_rstact_defbyte_02_wd;
  logic [1:0] stby_cr_control_stby_cr_enable_init_qs;
  logic [1:0] stby_cr_control_stby_cr_enable_init_wd;
  logic stby_cr_device_addr_we;
  logic [6:0] stby_cr_device_addr_static_addr_qs;
  logic [6:0] stby_cr_device_addr_static_addr_wd;
  logic stby_cr_device_addr_static_addr_valid_qs;
  logic stby_cr_device_addr_static_addr_valid_wd;
  logic [6:0] stby_cr_device_addr_dynamic_addr_qs;
  logic [6:0] stby_cr_device_addr_dynamic_addr_wd;
  logic stby_cr_device_addr_dynamic_addr_valid_qs;
  logic stby_cr_device_addr_dynamic_addr_valid_wd;
  logic stby_cr_capabilities_simple_crr_support_qs;
  logic stby_cr_capabilities_target_xact_support_qs;
  logic stby_cr_capabilities_daa_setaasa_support_qs;
  logic stby_cr_capabilities_daa_setdasa_support_qs;
  logic stby_cr_capabilities_daa_entdaa_support_qs;
  logic stby_cr_status_we;
  logic stby_cr_status_ac_current_own_qs;
  logic stby_cr_status_ac_current_own_wd;
  logic [2:0] stby_cr_status_simple_crr_status_qs;
  logic [2:0] stby_cr_status_simple_crr_status_wd;
  logic stby_cr_status_hj_req_status_qs;
  logic stby_cr_status_hj_req_status_wd;
  logic stby_cr_device_char_we;
  logic [14:0] stby_cr_device_char_pid_hi_qs;
  logic [14:0] stby_cr_device_char_pid_hi_wd;
  logic [7:0] stby_cr_device_char_dcr_qs;
  logic [7:0] stby_cr_device_char_dcr_wd;
  logic [4:0] stby_cr_device_char_bcr_var_qs;
  logic [4:0] stby_cr_device_char_bcr_var_wd;
  logic [2:0] stby_cr_device_char_bcr_fixed_qs;
  logic stby_cr_device_pid_lo_we;
  logic [31:0] stby_cr_device_pid_lo_qs;
  logic [31:0] stby_cr_device_pid_lo_wd;
  logic stby_cr_intr_status_we;
  logic stby_cr_intr_status_acr_handoff_ok_remain_stat_qs;
  logic stby_cr_intr_status_acr_handoff_ok_remain_stat_wd;
  logic stby_cr_intr_status_acr_handoff_ok_primed_stat_qs;
  logic stby_cr_intr_status_acr_handoff_ok_primed_stat_wd;
  logic stby_cr_intr_status_acr_handoff_err_fail_stat_qs;
  logic stby_cr_intr_status_acr_handoff_err_fail_stat_wd;
  logic stby_cr_intr_status_acr_handoff_err_m3_stat_qs;
  logic stby_cr_intr_status_acr_handoff_err_m3_stat_wd;
  logic stby_cr_intr_status_crr_response_stat_qs;
  logic stby_cr_intr_status_crr_response_stat_wd;
  logic stby_cr_intr_status_stby_cr_dyn_addr_stat_qs;
  logic stby_cr_intr_status_stby_cr_dyn_addr_stat_wd;
  logic stby_cr_intr_status_stby_cr_accept_nacked_stat_qs;
  logic stby_cr_intr_status_stby_cr_accept_nacked_stat_wd;
  logic stby_cr_intr_status_stby_cr_accept_ok_stat_qs;
  logic stby_cr_intr_status_stby_cr_accept_ok_stat_wd;
  logic stby_cr_intr_status_stby_cr_accept_err_stat_qs;
  logic stby_cr_intr_status_stby_cr_accept_err_stat_wd;
  logic stby_cr_intr_status_stby_cr_op_rstact_stat_qs;
  logic stby_cr_intr_status_stby_cr_op_rstact_stat_wd;
  logic stby_cr_intr_status_ccc_param_modified_stat_qs;
  logic stby_cr_intr_status_ccc_param_modified_stat_wd;
  logic stby_cr_intr_status_ccc_unhandled_nack_stat_qs;
  logic stby_cr_intr_status_ccc_unhandled_nack_stat_wd;
  logic stby_cr_intr_status_ccc_fatal_rstdaa_err_stat_qs;
  logic stby_cr_intr_status_ccc_fatal_rstdaa_err_stat_wd;
  logic stby_cr_intr_signal_enable_we;
  logic stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en_qs;
  logic stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en_wd;
  logic stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en_qs;
  logic stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en_wd;
  logic stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en_qs;
  logic stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en_wd;
  logic stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en_qs;
  logic stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en_wd;
  logic stby_cr_intr_signal_enable_crr_response_signal_en_qs;
  logic stby_cr_intr_signal_enable_crr_response_signal_en_wd;
  logic stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en_qs;
  logic stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en_wd;
  logic stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en_qs;
  logic stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en_wd;
  logic stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en_qs;
  logic stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en_wd;
  logic stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en_qs;
  logic stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en_wd;
  logic stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en_qs;
  logic stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en_wd;
  logic stby_cr_intr_signal_enable_ccc_param_modified_signal_en_qs;
  logic stby_cr_intr_signal_enable_ccc_param_modified_signal_en_wd;
  logic stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en_qs;
  logic stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en_wd;
  logic stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en_qs;
  logic stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en_wd;
  logic stby_cr_intr_force_we;
  logic stby_cr_intr_force_crr_response_force_wd;
  logic stby_cr_intr_force_stby_cr_dyn_addr_force_wd;
  logic stby_cr_intr_force_stby_cr_accept_nacked_force_wd;
  logic stby_cr_intr_force_stby_cr_accept_ok_force_wd;
  logic stby_cr_intr_force_stby_cr_accept_err_force_wd;
  logic stby_cr_intr_force_stby_cr_op_rstact_force_wd;
  logic stby_cr_intr_force_ccc_param_modified_force_wd;
  logic stby_cr_intr_force_ccc_unhandled_nack_force_wd;
  logic stby_cr_intr_force_ccc_fatal_rstdaa_err_force_wd;
  logic stby_cr_ccc_config_getcaps_we;
  logic [2:0] stby_cr_ccc_config_getcaps_f2_crcap1_bus_config_qs;
  logic [2:0] stby_cr_ccc_config_getcaps_f2_crcap1_bus_config_wd;
  logic stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact_qs;
  logic stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact_wd;
  logic stby_cr_ccc_config_rstact_params_we;
  logic [7:0] stby_cr_ccc_config_rstact_params_rst_action_qs;
  logic [7:0] stby_cr_ccc_config_rstact_params_rst_action_wd;
  logic [7:0] stby_cr_ccc_config_rstact_params_reset_time_peripheral_qs;
  logic [7:0] stby_cr_ccc_config_rstact_params_reset_time_peripheral_wd;
  logic [7:0] stby_cr_ccc_config_rstact_params_reset_time_target_qs;
  logic [7:0] stby_cr_ccc_config_rstact_params_reset_time_target_wd;
  logic stby_cr_ccc_config_rstact_params_reset_dynamic_addr_qs;
  logic stby_cr_ccc_config_rstact_params_reset_dynamic_addr_wd;

  // Register instances
  // R[intr_state]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_state (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.intr_state.de),
    .d      (hw2reg.intr_state.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_state_qs)
  );


  // R[intr_enable]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_enable (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_enable_we),
    .wd     (intr_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_enable_qs)
  );


  // R[intr_test]: V(True)
  logic intr_test_qe;
  logic [0:0] intr_test_flds_we;
  assign intr_test_qe = &intr_test_flds_we;
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test (
    .re     (1'b0),
    .we     (intr_test_we),
    .wd     (intr_test_wd),
    .d      ('0),
    .qre    (),
    .qe     (intr_test_flds_we[0]),
    .q      (reg2hw.intr_test.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.intr_test.qe = intr_test_qe;


  // R[alert_test]: V(True)
  logic alert_test_qe;
  logic [0:0] alert_test_flds_we;
  assign alert_test_qe = &alert_test_flds_we;
  prim_subreg_ext #(
    .DW    (1)
  ) u_alert_test (
    .re     (1'b0),
    .we     (alert_test_we),
    .wd     (alert_test_wd),
    .d      ('0),
    .qre    (),
    .qe     (alert_test_flds_we[0]),
    .q      (reg2hw.alert_test.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.alert_test.qe = alert_test_qe;


  // R[ctrl]: V(False)
  logic ctrl_qe;
  logic [6:0] ctrl_flds_we;
  prim_flop #(
    .Width(1),
    .ResetValue(0)
  ) u_ctrl0_qe (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .d_i(&ctrl_flds_we),
    .q_o(ctrl_qe)
  );
  //   F[ctrl_tx_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_ctrl_tx_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_ctrl_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[0]),
    .q      (reg2hw.ctrl.ctrl_tx_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_ctrl_tx_en_qs)
  );

  //   F[ctrl_rx_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_ctrl_rx_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_ctrl_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[1]),
    .q      (reg2hw.ctrl.ctrl_rx_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_ctrl_rx_en_qs)
  );

  //   F[targ_tx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_targ_tx_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_targ_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[2]),
    .q      (reg2hw.ctrl.targ_tx_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_targ_tx_en_qs)
  );

  //   F[targ_rx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_targ_rx_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_targ_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[3]),
    .q      (reg2hw.ctrl.targ_rx_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_targ_rx_en_qs)
  );

  //   F[hdr_ddr_en]: 8:8
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_hdr_ddr_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_hdr_ddr_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[4]),
    .q      (reg2hw.ctrl.hdr_ddr_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_hdr_ddr_en_qs)
  );

  //   F[ctrl_reset]: 30:30
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_ctrl_reset (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_ctrl_reset_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[5]),
    .q      (reg2hw.ctrl.ctrl_reset.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );
  assign reg2hw.ctrl.ctrl_reset.qe = ctrl_qe;

  //   F[targ_reset]: 31:31
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ctrl_targ_reset (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_targ_reset_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (ctrl_flds_we[6]),
    .q      (reg2hw.ctrl.targ_reset.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );
  assign reg2hw.ctrl.targ_reset.qe = ctrl_qe;


  // R[status]: V(True)
  prim_subreg_ext #(
    .DW    (1)
  ) u_status (
    .re     (status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.status.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (status_qs)
  );


  // R[phy_config]: V(False)
  //   F[scl_hk_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_phy_config_scl_hk_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (phy_config_we),
    .wd     (phy_config_scl_hk_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.phy_config.scl_hk_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (phy_config_scl_hk_en_qs)
  );

  //   F[sda_hk_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_phy_config_sda_hk_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (phy_config_we),
    .wd     (phy_config_sda_hk_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.phy_config.sda_hk_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (phy_config_sda_hk_en_qs)
  );


  // R[ctrl_txbuf_config]: V(False)
  //   F[min_addr]: 9:0
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h0),
    .Mubi    (1'b0)
  ) u_ctrl_txbuf_config_min_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_txbuf_config_we),
    .wd     (ctrl_txbuf_config_min_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_txbuf_config.min_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_txbuf_config_min_addr_qs)
  );

  //   F[max_addr]: 25:16
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h7f),
    .Mubi    (1'b0)
  ) u_ctrl_txbuf_config_max_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_txbuf_config_we),
    .wd     (ctrl_txbuf_config_max_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_txbuf_config.max_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_txbuf_config_max_addr_qs)
  );

  //   F[size_val]: 30:28
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h6),
    .Mubi    (1'b0)
  ) u_ctrl_txbuf_config_size_val (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_txbuf_config_we),
    .wd     (ctrl_txbuf_config_size_val_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_txbuf_config.size_val.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_txbuf_config_size_val_qs)
  );


  // R[ctrl_txbuf_wptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h0),
    .Mubi    (1'b0)
  ) u_ctrl_txbuf_wptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_txbuf_wptr_we),
    .wd     (ctrl_txbuf_wptr_wd),

    // from internal hardware
    .de     (hw2reg.ctrl_txbuf_wptr.de),
    .d      (hw2reg.ctrl_txbuf_wptr.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_txbuf_wptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_txbuf_wptr_qs)
  );


  // R[ctrl_txbuf_rptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h0),
    .Mubi    (1'b0)
  ) u_ctrl_txbuf_rptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_txbuf_rptr_we),
    .wd     (ctrl_txbuf_rptr_wd),

    // from internal hardware
    .de     (hw2reg.ctrl_txbuf_rptr.de),
    .d      (hw2reg.ctrl_txbuf_rptr.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_txbuf_rptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_txbuf_rptr_qs)
  );


  // R[ctrl_rxbuf_config]: V(False)
  //   F[min_addr]: 9:0
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h80),
    .Mubi    (1'b0)
  ) u_ctrl_rxbuf_config_min_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_rxbuf_config_we),
    .wd     (ctrl_rxbuf_config_min_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_rxbuf_config.min_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_rxbuf_config_min_addr_qs)
  );

  //   F[max_addr]: 25:16
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'hff),
    .Mubi    (1'b0)
  ) u_ctrl_rxbuf_config_max_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_rxbuf_config_we),
    .wd     (ctrl_rxbuf_config_max_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_rxbuf_config.max_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_rxbuf_config_max_addr_qs)
  );

  //   F[size_val]: 30:28
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h6),
    .Mubi    (1'b0)
  ) u_ctrl_rxbuf_config_size_val (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_rxbuf_config_we),
    .wd     (ctrl_rxbuf_config_size_val_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_rxbuf_config.size_val.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_rxbuf_config_size_val_qs)
  );


  // R[ctrl_rxbuf_wptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h80),
    .Mubi    (1'b0)
  ) u_ctrl_rxbuf_wptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_rxbuf_wptr_we),
    .wd     (ctrl_rxbuf_wptr_wd),

    // from internal hardware
    .de     (hw2reg.ctrl_rxbuf_wptr.de),
    .d      (hw2reg.ctrl_rxbuf_wptr.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_rxbuf_wptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_rxbuf_wptr_qs)
  );


  // R[ctrl_rxbuf_rptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h80),
    .Mubi    (1'b0)
  ) u_ctrl_rxbuf_rptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_rxbuf_rptr_we),
    .wd     (ctrl_rxbuf_rptr_wd),

    // from internal hardware
    .de     (hw2reg.ctrl_rxbuf_rptr.de),
    .d      (hw2reg.ctrl_rxbuf_rptr.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_rxbuf_rptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_rxbuf_rptr_qs)
  );


  // R[targ_txbuf_config]: V(False)
  //   F[min_addr]: 9:0
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h100),
    .Mubi    (1'b0)
  ) u_targ_txbuf_config_min_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_txbuf_config_we),
    .wd     (targ_txbuf_config_min_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_txbuf_config.min_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_txbuf_config_min_addr_qs)
  );

  //   F[max_addr]: 25:16
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h17f),
    .Mubi    (1'b0)
  ) u_targ_txbuf_config_max_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_txbuf_config_we),
    .wd     (targ_txbuf_config_max_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_txbuf_config.max_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_txbuf_config_max_addr_qs)
  );


  // R[targ_txbuf_wptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h100),
    .Mubi    (1'b0)
  ) u_targ_txbuf_wptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_txbuf_wptr_we),
    .wd     (targ_txbuf_wptr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_txbuf_wptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_txbuf_wptr_qs)
  );


  // R[targ_txbuf_rptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h100),
    .Mubi    (1'b0)
  ) u_targ_txbuf_rptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_txbuf_rptr_we),
    .wd     (targ_txbuf_rptr_wd),

    // from internal hardware
    .de     (hw2reg.targ_txbuf_rptr.de),
    .d      (hw2reg.targ_txbuf_rptr.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_txbuf_rptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_txbuf_rptr_qs)
  );


  // R[targ_rxbuf_config]: V(False)
  //   F[min_addr]: 9:0
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h180),
    .Mubi    (1'b0)
  ) u_targ_rxbuf_config_min_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_rxbuf_config_we),
    .wd     (targ_rxbuf_config_min_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_rxbuf_config.min_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_rxbuf_config_min_addr_qs)
  );

  //   F[max_addr]: 25:16
  prim_subreg #(
    .DW      (10),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (10'h1ff),
    .Mubi    (1'b0)
  ) u_targ_rxbuf_config_max_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_rxbuf_config_we),
    .wd     (targ_rxbuf_config_max_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_rxbuf_config.max_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_rxbuf_config_max_addr_qs)
  );


  // R[targ_rxbuf_wptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h180),
    .Mubi    (1'b0)
  ) u_targ_rxbuf_wptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_rxbuf_wptr_we),
    .wd     (targ_rxbuf_wptr_wd),

    // from internal hardware
    .de     (hw2reg.targ_rxbuf_wptr.de),
    .d      (hw2reg.targ_rxbuf_wptr.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_rxbuf_wptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_rxbuf_wptr_qs)
  );


  // R[targ_rxbuf_rptr]: V(False)
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h180),
    .Mubi    (1'b0)
  ) u_targ_rxbuf_rptr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_rxbuf_rptr_we),
    .wd     (targ_rxbuf_rptr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_rxbuf_rptr.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_rxbuf_rptr_qs)
  );


  // R[buffer_ctrl]: V(False)
  logic buffer_ctrl_qe;
  logic [0:0] buffer_ctrl_flds_we;
  prim_flop #(
    .Width(1),
    .ResetValue(0)
  ) u_buffer_ctrl0_qe (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .d_i(&buffer_ctrl_flds_we),
    .q_o(buffer_ctrl_qe)
  );
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_buffer_ctrl (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (buffer_ctrl_we),
    .wd     (buffer_ctrl_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (buffer_ctrl_flds_we[0]),
    .q      (reg2hw.buffer_ctrl.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );
  assign reg2hw.buffer_ctrl.qe = buffer_ctrl_qe;


  // R[targ_addr_match]: V(False)
  //   F[addr0]: 6:0
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h7f),
    .Mubi    (1'b0)
  ) u_targ_addr_match_addr0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_addr_match_we),
    .wd     (targ_addr_match_addr0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_addr_match.addr0.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_addr_match_addr0_qs)
  );

  //   F[addr1]: 14:8
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h7f),
    .Mubi    (1'b0)
  ) u_targ_addr_match_addr1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_addr_match_we),
    .wd     (targ_addr_match_addr1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_addr_match.addr1.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_addr_match_addr1_qs)
  );


  // R[targ_addr_mask]: V(False)
  //   F[mask0]: 6:0
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h0),
    .Mubi    (1'b0)
  ) u_targ_addr_mask_mask0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_addr_mask_we),
    .wd     (targ_addr_mask_mask0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_addr_mask.mask0.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_addr_mask_mask0_qs)
  );

  //   F[mask1]: 14:8
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h0),
    .Mubi    (1'b0)
  ) u_targ_addr_mask_mask1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (targ_addr_mask_we),
    .wd     (targ_addr_mask_mask1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.targ_addr_mask.mask1.q),
    .ds     (),

    // to register interface (read)
    .qs     (targ_addr_mask_mask1_qs)
  );


  // R[ctrl_clk_config]: V(False)
  //   F[tcbp]: 7:0
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_ctrl_clk_config_tcbp (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_clk_config_we),
    .wd     (ctrl_clk_config_tcbp_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_clk_config.tcbp.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_clk_config_tcbp_qs)
  );

  //   F[tcas]: 15:8
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h2),
    .Mubi    (1'b0)
  ) u_ctrl_clk_config_tcas (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_clk_config_we),
    .wd     (ctrl_clk_config_tcas_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_clk_config.tcas.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_clk_config_tcas_qs)
  );

  //   F[clkdiv]: 31:16
  prim_subreg #(
    .DW      (16),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (16'h0),
    .Mubi    (1'b0)
  ) u_ctrl_clk_config_clkdiv (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ctrl_clk_config_we),
    .wd     (ctrl_clk_config_clkdiv_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl_clk_config.clkdiv.q),
    .ds     (),

    // to register interface (read)
    .qs     (ctrl_clk_config_clkdiv_qs)
  );


  // R[hci_version]: V(True)
  prim_subreg_ext #(
    .DW    (32)
  ) u_hci_version (
    .re     (hci_version_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hci_version.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hci_version_qs)
  );


  // R[hc_control]: V(False)
  //   F[iba_include]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_iba_include (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_iba_include_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.iba_include.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_iba_include_qs)
  );

  //   F[autocmd_data_rpt]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_hc_control_autocmd_data_rpt (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_autocmd_data_rpt_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.autocmd_data_rpt.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_autocmd_data_rpt_qs)
  );

  //   F[data_byte_order_mode]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_data_byte_order_mode (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.hc_control.data_byte_order_mode.de),
    .d      (hw2reg.hc_control.data_byte_order_mode.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_data_byte_order_mode_qs)
  );

  //   F[mode_selector]: 6:6
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_hc_control_mode_selector (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.hc_control.mode_selector.de),
    .d      (hw2reg.hc_control.mode_selector.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_mode_selector_qs)
  );

  //   F[i2c_dev_present]: 7:7
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_i2c_dev_present (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_i2c_dev_present_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.i2c_dev_present.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_i2c_dev_present_qs)
  );

  //   F[hot_join_ctrl]: 8:8
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_hot_join_ctrl (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_hot_join_ctrl_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.hot_join_ctrl.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_hot_join_ctrl_qs)
  );

  //   F[halt_on_cmd_seq_timeout]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_halt_on_cmd_seq_timeout (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_halt_on_cmd_seq_timeout_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.halt_on_cmd_seq_timeout.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_halt_on_cmd_seq_timeout_qs)
  );

  //   F[abort]: 29:29
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_abort (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_abort_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.abort.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_abort_qs)
  );

  //   F[resume]: 30:30
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_resume (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_resume_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.resume.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_resume_qs)
  );

  //   F[bus_enable]: 31:31
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_hc_control_bus_enable (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (hc_control_we),
    .wd     (hc_control_bus_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.hc_control.bus_enable.q),
    .ds     (),

    // to register interface (read)
    .qs     (hc_control_bus_enable_qs)
  );


  // R[controller_device_addr]: V(False)
  //   F[dynamic_addr]: 22:16
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h0),
    .Mubi    (1'b0)
  ) u_controller_device_addr_dynamic_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (controller_device_addr_we),
    .wd     (controller_device_addr_dynamic_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.controller_device_addr.dynamic_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (controller_device_addr_dynamic_addr_qs)
  );

  //   F[dynamic_addr_valid]: 31:31
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_controller_device_addr_dynamic_addr_valid (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (controller_device_addr_we),
    .wd     (controller_device_addr_dynamic_addr_valid_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.controller_device_addr.dynamic_addr_valid.q),
    .ds     (),

    // to register interface (read)
    .qs     (controller_device_addr_dynamic_addr_valid_qs)
  );


  // R[hc_capabilities]: V(True)
  //   F[combo_command]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_combo_command (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.combo_command.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_combo_command_qs)
  );

  //   F[auto_command]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_auto_command (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.auto_command.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_auto_command_qs)
  );

  //   F[standby_cr_cap]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_standby_cr_cap (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.standby_cr_cap.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_standby_cr_cap_qs)
  );

  //   F[hdr_ddr_en]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_hdr_ddr_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.hdr_ddr_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_hdr_ddr_en_qs)
  );

  //   F[hdr_ts_en]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_hdr_ts_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.hdr_ts_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_hdr_ts_en_qs)
  );

  //   F[cmd_ccc_defbyte]: 10:10
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_cmd_ccc_defbyte (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.cmd_ccc_defbyte.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_cmd_ccc_defbyte_qs)
  );

  //   F[ibi_data_abort_en]: 11:11
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_ibi_data_abort_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.ibi_data_abort_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_ibi_data_abort_en_qs)
  );

  //   F[ibi_credit_count_en]: 12:12
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_ibi_credit_count_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.ibi_credit_count_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_ibi_credit_count_en_qs)
  );

  //   F[schedule_commands_en]: 13:13
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_schedule_commands_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.schedule_commands_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_schedule_commands_en_qs)
  );

  //   F[cmd_size]: 21:20
  prim_subreg_ext #(
    .DW    (2)
  ) u_hc_capabilities_cmd_size (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.cmd_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_cmd_size_qs)
  );

  //   F[sg_capability_cr_en]: 28:28
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_sg_capability_cr_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.sg_capability_cr_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_sg_capability_cr_en_qs)
  );

  //   F[sg_capability_ibi_en]: 29:29
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_sg_capability_ibi_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.sg_capability_ibi_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_sg_capability_ibi_en_qs)
  );

  //   F[sg_capability_dc_en]: 30:30
  prim_subreg_ext #(
    .DW    (1)
  ) u_hc_capabilities_sg_capability_dc_en (
    .re     (hc_capabilities_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.hc_capabilities.sg_capability_dc_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (hc_capabilities_sg_capability_dc_en_qs)
  );


  // R[reset_control]: V(False)
  //   F[soft_rst]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_reset_control_soft_rst (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (reset_control_we),
    .wd     (reset_control_soft_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reset_control.soft_rst.q),
    .ds     (),

    // to register interface (read)
    .qs     (reset_control_soft_rst_qs)
  );

  //   F[cmd_queue_rst]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_reset_control_cmd_queue_rst (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (reset_control_we),
    .wd     (reset_control_cmd_queue_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reset_control.cmd_queue_rst.q),
    .ds     (),

    // to register interface (read)
    .qs     (reset_control_cmd_queue_rst_qs)
  );

  //   F[resp_queue_rst]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_reset_control_resp_queue_rst (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (reset_control_we),
    .wd     (reset_control_resp_queue_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reset_control.resp_queue_rst.q),
    .ds     (),

    // to register interface (read)
    .qs     (reset_control_resp_queue_rst_qs)
  );

  //   F[tx_fifo_rst]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_reset_control_tx_fifo_rst (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (reset_control_we),
    .wd     (reset_control_tx_fifo_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reset_control.tx_fifo_rst.q),
    .ds     (),

    // to register interface (read)
    .qs     (reset_control_tx_fifo_rst_qs)
  );

  //   F[rx_fifo_rst]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_reset_control_rx_fifo_rst (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (reset_control_we),
    .wd     (reset_control_rx_fifo_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reset_control.rx_fifo_rst.q),
    .ds     (),

    // to register interface (read)
    .qs     (reset_control_rx_fifo_rst_qs)
  );

  //   F[ibi_queue_rst]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_reset_control_ibi_queue_rst (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (reset_control_we),
    .wd     (reset_control_ibi_queue_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.reset_control.ibi_queue_rst.q),
    .ds     (),

    // to register interface (read)
    .qs     (reset_control_ibi_queue_rst_qs)
  );


  // R[present_state]: V(True)
  prim_subreg_ext #(
    .DW    (1)
  ) u_present_state (
    .re     (present_state_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.present_state.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (present_state_qs)
  );


  // R[intr_status]: V(False)
  //   F[hc_internal_err_stat]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_hc_internal_err_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_we),
    .wd     (intr_status_hc_internal_err_stat_wd),

    // from internal hardware
    .de     (hw2reg.intr_status.hc_internal_err_stat.de),
    .d      (hw2reg.intr_status.hc_internal_err_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status.hc_internal_err_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_hc_internal_err_stat_qs)
  );

  //   F[hc_seq_cancel_stat]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_hc_seq_cancel_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_we),
    .wd     (intr_status_hc_seq_cancel_stat_wd),

    // from internal hardware
    .de     (hw2reg.intr_status.hc_seq_cancel_stat.de),
    .d      (hw2reg.intr_status.hc_seq_cancel_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status.hc_seq_cancel_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_hc_seq_cancel_stat_qs)
  );

  //   F[hc_warn_cmd_seq_stall_stat]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_hc_warn_cmd_seq_stall_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_we),
    .wd     (intr_status_hc_warn_cmd_seq_stall_stat_wd),

    // from internal hardware
    .de     (hw2reg.intr_status.hc_warn_cmd_seq_stall_stat.de),
    .d      (hw2reg.intr_status.hc_warn_cmd_seq_stall_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status.hc_warn_cmd_seq_stall_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_hc_warn_cmd_seq_stall_stat_qs)
  );

  //   F[hc_err_cmd_seq_timeout_stat]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_hc_err_cmd_seq_timeout_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_we),
    .wd     (intr_status_hc_err_cmd_seq_timeout_stat_wd),

    // from internal hardware
    .de     (hw2reg.intr_status.hc_err_cmd_seq_timeout_stat.de),
    .d      (hw2reg.intr_status.hc_err_cmd_seq_timeout_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status.hc_err_cmd_seq_timeout_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_hc_err_cmd_seq_timeout_stat_qs)
  );

  //   F[sched_cmd_missed_tick_stat]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_sched_cmd_missed_tick_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_we),
    .wd     (intr_status_sched_cmd_missed_tick_stat_wd),

    // from internal hardware
    .de     (hw2reg.intr_status.sched_cmd_missed_tick_stat.de),
    .d      (hw2reg.intr_status.sched_cmd_missed_tick_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status.sched_cmd_missed_tick_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_sched_cmd_missed_tick_stat_qs)
  );


  // R[intr_status_enable]: V(False)
  //   F[hc_internal_err_stat_en]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_enable_hc_internal_err_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_enable_we),
    .wd     (intr_status_enable_hc_internal_err_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status_enable.hc_internal_err_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_enable_hc_internal_err_stat_en_qs)
  );

  //   F[hc_seq_cancel_stat_en]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_enable_hc_seq_cancel_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_enable_we),
    .wd     (intr_status_enable_hc_seq_cancel_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status_enable.hc_seq_cancel_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_enable_hc_seq_cancel_stat_en_qs)
  );

  //   F[hc_warn_cmd_seq_stall_stat_en]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_enable_hc_warn_cmd_seq_stall_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_enable_we),
    .wd     (intr_status_enable_hc_warn_cmd_seq_stall_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status_enable.hc_warn_cmd_seq_stall_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_enable_hc_warn_cmd_seq_stall_stat_en_qs)
  );

  //   F[hc_err_cmd_seq_timeout_stat_en]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_enable_hc_err_cmd_seq_timeout_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_enable_we),
    .wd     (intr_status_enable_hc_err_cmd_seq_timeout_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status_enable.hc_err_cmd_seq_timeout_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_enable_hc_err_cmd_seq_timeout_stat_en_qs)
  );

  //   F[sched_cmd_missed_tick_stat_en]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_status_enable_sched_cmd_missed_tick_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_status_enable_we),
    .wd     (intr_status_enable_sched_cmd_missed_tick_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_status_enable.sched_cmd_missed_tick_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_status_enable_sched_cmd_missed_tick_stat_en_qs)
  );


  // R[intr_signal_enable]: V(False)
  //   F[hc_internal_err_signal_en]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_signal_enable_hc_internal_err_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_signal_enable_we),
    .wd     (intr_signal_enable_hc_internal_err_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_signal_enable.hc_internal_err_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_signal_enable_hc_internal_err_signal_en_qs)
  );

  //   F[hc_seq_cancel_signal_en]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_signal_enable_hc_seq_cancel_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_signal_enable_we),
    .wd     (intr_signal_enable_hc_seq_cancel_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_signal_enable.hc_seq_cancel_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_signal_enable_hc_seq_cancel_signal_en_qs)
  );

  //   F[hc_warn_cmd_seq_stall_signal_en]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_signal_enable_hc_warn_cmd_seq_stall_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_signal_enable_we),
    .wd     (intr_signal_enable_hc_warn_cmd_seq_stall_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_signal_enable.hc_warn_cmd_seq_stall_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_signal_enable_hc_warn_cmd_seq_stall_signal_en_qs)
  );

  //   F[hc_err_cmd_seq_timeout_signal_en]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_signal_enable_hc_err_cmd_seq_timeout_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_signal_enable_we),
    .wd     (intr_signal_enable_hc_err_cmd_seq_timeout_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_signal_enable.hc_err_cmd_seq_timeout_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_signal_enable_hc_err_cmd_seq_timeout_signal_en_qs)
  );

  //   F[sched_cmd_missed_tick_signal_en]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_intr_signal_enable_sched_cmd_missed_tick_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (intr_signal_enable_we),
    .wd     (intr_signal_enable_sched_cmd_missed_tick_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_signal_enable.sched_cmd_missed_tick_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (intr_signal_enable_sched_cmd_missed_tick_signal_en_qs)
  );


  // R[intr_force]: V(True)
  logic intr_force_qe;
  logic [4:0] intr_force_flds_we;
  assign intr_force_qe = &intr_force_flds_we;
  //   F[hc_internal_err_force]: 10:10
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_force_hc_internal_err_force (
    .re     (1'b0),
    .we     (intr_force_we),
    .wd     (intr_force_hc_internal_err_force_wd),
    .d      ('0),
    .qre    (),
    .qe     (intr_force_flds_we[0]),
    .q      (reg2hw.intr_force.hc_internal_err_force.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.intr_force.hc_internal_err_force.qe = intr_force_qe;

  //   F[hc_seq_cancel_force]: 11:11
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_force_hc_seq_cancel_force (
    .re     (1'b0),
    .we     (intr_force_we),
    .wd     (intr_force_hc_seq_cancel_force_wd),
    .d      ('0),
    .qre    (),
    .qe     (intr_force_flds_we[1]),
    .q      (reg2hw.intr_force.hc_seq_cancel_force.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.intr_force.hc_seq_cancel_force.qe = intr_force_qe;

  //   F[hc_warn_cmd_seq_stall_force]: 12:12
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_force_hc_warn_cmd_seq_stall_force (
    .re     (1'b0),
    .we     (intr_force_we),
    .wd     (intr_force_hc_warn_cmd_seq_stall_force_wd),
    .d      ('0),
    .qre    (),
    .qe     (intr_force_flds_we[2]),
    .q      (reg2hw.intr_force.hc_warn_cmd_seq_stall_force.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.intr_force.hc_warn_cmd_seq_stall_force.qe = intr_force_qe;

  //   F[hc_err_cmd_seq_timeout_force]: 13:13
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_force_hc_err_cmd_seq_timeout_force (
    .re     (1'b0),
    .we     (intr_force_we),
    .wd     (intr_force_hc_err_cmd_seq_timeout_force_wd),
    .d      ('0),
    .qre    (),
    .qe     (intr_force_flds_we[3]),
    .q      (reg2hw.intr_force.hc_err_cmd_seq_timeout_force.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.intr_force.hc_err_cmd_seq_timeout_force.qe = intr_force_qe;

  //   F[sched_cmd_missed_tick_force]: 14:14
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_force_sched_cmd_missed_tick_force (
    .re     (1'b0),
    .we     (intr_force_we),
    .wd     (intr_force_sched_cmd_missed_tick_force_wd),
    .d      ('0),
    .qre    (),
    .qe     (intr_force_flds_we[4]),
    .q      (reg2hw.intr_force.sched_cmd_missed_tick_force.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.intr_force.sched_cmd_missed_tick_force.qe = intr_force_qe;


  // R[dat_section_offset]: V(True)
  //   F[table_offset]: 11:0
  prim_subreg_ext #(
    .DW    (12)
  ) u_dat_section_offset_table_offset (
    .re     (dat_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dat_section_offset.table_offset.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dat_section_offset_table_offset_qs)
  );

  //   F[table_size]: 18:12
  prim_subreg_ext #(
    .DW    (7)
  ) u_dat_section_offset_table_size (
    .re     (dat_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dat_section_offset.table_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dat_section_offset_table_size_qs)
  );

  //   F[entry_size]: 31:28
  prim_subreg_ext #(
    .DW    (4)
  ) u_dat_section_offset_entry_size (
    .re     (dat_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dat_section_offset.entry_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dat_section_offset_entry_size_qs)
  );


  // R[dct_section_offset]: V(True)
  //   F[table_offset]: 11:0
  prim_subreg_ext #(
    .DW    (12)
  ) u_dct_section_offset_table_offset (
    .re     (dct_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dct_section_offset.table_offset.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dct_section_offset_table_offset_qs)
  );

  //   F[table_size]: 18:12
  prim_subreg_ext #(
    .DW    (7)
  ) u_dct_section_offset_table_size (
    .re     (dct_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dct_section_offset.table_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dct_section_offset_table_size_qs)
  );

  //   F[entry_size]: 31:28
  prim_subreg_ext #(
    .DW    (4)
  ) u_dct_section_offset_entry_size (
    .re     (dct_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dct_section_offset.entry_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dct_section_offset_entry_size_qs)
  );


  // R[ring_headers_section_offset]: V(True)
  prim_subreg_ext #(
    .DW    (16)
  ) u_ring_headers_section_offset (
    .re     (ring_headers_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.ring_headers_section_offset.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (ring_headers_section_offset_qs)
  );


  // R[pio_section_offset]: V(True)
  prim_subreg_ext #(
    .DW    (16)
  ) u_pio_section_offset (
    .re     (pio_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.pio_section_offset.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (pio_section_offset_qs)
  );


  // R[ext_caps_section_offset]: V(True)
  prim_subreg_ext #(
    .DW    (16)
  ) u_ext_caps_section_offset (
    .re     (ext_caps_section_offset_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.ext_caps_section_offset.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (ext_caps_section_offset_qs)
  );


  // R[int_ctrl_cmds_en]: V(True)
  //   F[icc_support]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_int_ctrl_cmds_en_icc_support (
    .re     (int_ctrl_cmds_en_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.int_ctrl_cmds_en.icc_support.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (int_ctrl_cmds_en_icc_support_qs)
  );

  //   F[mipi_cmds_supported]: 15:1
  prim_subreg_ext #(
    .DW    (15)
  ) u_int_ctrl_cmds_en_mipi_cmds_supported (
    .re     (int_ctrl_cmds_en_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.int_ctrl_cmds_en.mipi_cmds_supported.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (int_ctrl_cmds_en_mipi_cmds_supported_qs)
  );


  // R[ibi_notify_ctrl]: V(False)
  //   F[notify_hj_rejected]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ibi_notify_ctrl_notify_hj_rejected (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_notify_ctrl_we),
    .wd     (ibi_notify_ctrl_notify_hj_rejected_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_notify_ctrl.notify_hj_rejected.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_notify_ctrl_notify_hj_rejected_qs)
  );

  //   F[notify_crr_rejected]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ibi_notify_ctrl_notify_crr_rejected (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_notify_ctrl_we),
    .wd     (ibi_notify_ctrl_notify_crr_rejected_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_notify_ctrl.notify_crr_rejected.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_notify_ctrl_notify_crr_rejected_qs)
  );

  //   F[notify_ibi_rejected]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ibi_notify_ctrl_notify_ibi_rejected (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_notify_ctrl_we),
    .wd     (ibi_notify_ctrl_notify_ibi_rejected_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_notify_ctrl.notify_ibi_rejected.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_notify_ctrl_notify_ibi_rejected_qs)
  );


  // R[ibi_data_abort_ctrl]: V(False)
  //   F[match_ibi_id]: 15:8
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_ibi_data_abort_ctrl_match_ibi_id (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_data_abort_ctrl_we),
    .wd     (ibi_data_abort_ctrl_match_ibi_id_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_data_abort_ctrl.match_ibi_id.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_data_abort_ctrl_match_ibi_id_qs)
  );

  //   F[after_n_chunks]: 17:16
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_ibi_data_abort_ctrl_after_n_chunks (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_data_abort_ctrl_we),
    .wd     (ibi_data_abort_ctrl_after_n_chunks_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_data_abort_ctrl.after_n_chunks.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_data_abort_ctrl_after_n_chunks_qs)
  );

  //   F[match_status_type]: 20:18
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_ibi_data_abort_ctrl_match_status_type (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_data_abort_ctrl_we),
    .wd     (ibi_data_abort_ctrl_match_status_type_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_data_abort_ctrl.match_status_type.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_data_abort_ctrl_match_status_type_qs)
  );

  //   F[ibi_data_abort_mon]: 31:31
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ibi_data_abort_ctrl_ibi_data_abort_mon (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ibi_data_abort_ctrl_we),
    .wd     (ibi_data_abort_ctrl_ibi_data_abort_mon_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ibi_data_abort_ctrl.ibi_data_abort_mon.q),
    .ds     (),

    // to register interface (read)
    .qs     (ibi_data_abort_ctrl_ibi_data_abort_mon_qs)
  );


  // R[dev_ctx_base_lo]: V(True)
  prim_subreg_ext #(
    .DW    (32)
  ) u_dev_ctx_base_lo (
    .re     (dev_ctx_base_lo_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dev_ctx_base_lo.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dev_ctx_base_lo_qs)
  );


  // R[dev_ctx_base_hi]: V(True)
  prim_subreg_ext #(
    .DW    (32)
  ) u_dev_ctx_base_hi (
    .re     (dev_ctx_base_hi_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dev_ctx_base_hi.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dev_ctx_base_hi_qs)
  );


  // R[dev_ctx_sg]: V(True)
  //   F[list_size]: 15:0
  prim_subreg_ext #(
    .DW    (16)
  ) u_dev_ctx_sg_list_size (
    .re     (dev_ctx_sg_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dev_ctx_sg.list_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dev_ctx_sg_list_size_qs)
  );

  //   F[blp]: 31:31
  prim_subreg_ext #(
    .DW    (1)
  ) u_dev_ctx_sg_blp (
    .re     (dev_ctx_sg_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dev_ctx_sg.blp.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (dev_ctx_sg_blp_qs)
  );


  // R[command_queue_port]: V(True)
  logic command_queue_port_qe;
  logic [0:0] command_queue_port_flds_we;
  assign command_queue_port_qe = &command_queue_port_flds_we;
  prim_subreg_ext #(
    .DW    (32)
  ) u_command_queue_port (
    .re     (1'b0),
    .we     (command_queue_port_we),
    .wd     (command_queue_port_wd),
    .d      ('0),
    .qre    (),
    .qe     (command_queue_port_flds_we[0]),
    .q      (reg2hw.command_queue_port.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.command_queue_port.qe = command_queue_port_qe;


  // R[response_queue_port]: V(True)
  prim_subreg_ext #(
    .DW    (32)
  ) u_response_queue_port (
    .re     (response_queue_port_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.response_queue_port.d),
    .qre    (reg2hw.response_queue_port.re),
    .qe     (),
    .q      (reg2hw.response_queue_port.q),
    .ds     (),
    .qs     (response_queue_port_qs)
  );


  // R[ibi_port]: V(True)
  logic ibi_port_qe;
  logic [0:0] ibi_port_flds_we;
  // In case all fields are read-only the aggregated register QE will be zero as well.
  assign ibi_port_qe = &ibi_port_flds_we;
  prim_subreg_ext #(
    .DW    (32)
  ) u_ibi_port (
    .re     (ibi_port_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.ibi_port.d),
    .qre    (reg2hw.ibi_port.re),
    .qe     (ibi_port_flds_we[0]),
    .q      (reg2hw.ibi_port.q),
    .ds     (),
    .qs     (ibi_port_qs)
  );
  assign reg2hw.ibi_port.qe = ibi_port_qe;


  // R[queue_thld_ctrl]: V(False)
  //   F[cmd_empty_buf_thld]: 7:0
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h1),
    .Mubi    (1'b0)
  ) u_queue_thld_ctrl_cmd_empty_buf_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (queue_thld_ctrl_we),
    .wd     (queue_thld_ctrl_cmd_empty_buf_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.queue_thld_ctrl.cmd_empty_buf_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (queue_thld_ctrl_cmd_empty_buf_thld_qs)
  );

  //   F[resp_buf_thld]: 15:8
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h1),
    .Mubi    (1'b0)
  ) u_queue_thld_ctrl_resp_buf_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (queue_thld_ctrl_we),
    .wd     (queue_thld_ctrl_resp_buf_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.queue_thld_ctrl.resp_buf_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (queue_thld_ctrl_resp_buf_thld_qs)
  );

  //   F[ibi_data_segment_size]: 23:16
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h1),
    .Mubi    (1'b0)
  ) u_queue_thld_ctrl_ibi_data_segment_size (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (queue_thld_ctrl_we),
    .wd     (queue_thld_ctrl_ibi_data_segment_size_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.queue_thld_ctrl.ibi_data_segment_size.q),
    .ds     (),

    // to register interface (read)
    .qs     (queue_thld_ctrl_ibi_data_segment_size_qs)
  );

  //   F[ibi_status_thld]: 31:24
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h1),
    .Mubi    (1'b0)
  ) u_queue_thld_ctrl_ibi_status_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (queue_thld_ctrl_we),
    .wd     (queue_thld_ctrl_ibi_status_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.queue_thld_ctrl.ibi_status_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (queue_thld_ctrl_ibi_status_thld_qs)
  );


  // R[data_buffer_thld_ctrl]: V(False)
  //   F[tx_buf_thld]: 2:0
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h1),
    .Mubi    (1'b0)
  ) u_data_buffer_thld_ctrl_tx_buf_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (data_buffer_thld_ctrl_we),
    .wd     (data_buffer_thld_ctrl_tx_buf_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.data_buffer_thld_ctrl.tx_buf_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (data_buffer_thld_ctrl_tx_buf_thld_qs)
  );

  //   F[rx_buf_thld]: 10:8
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h1),
    .Mubi    (1'b0)
  ) u_data_buffer_thld_ctrl_rx_buf_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (data_buffer_thld_ctrl_we),
    .wd     (data_buffer_thld_ctrl_rx_buf_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.data_buffer_thld_ctrl.rx_buf_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (data_buffer_thld_ctrl_rx_buf_thld_qs)
  );

  //   F[tx_start_thld]: 18:16
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h1),
    .Mubi    (1'b0)
  ) u_data_buffer_thld_ctrl_tx_start_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (data_buffer_thld_ctrl_we),
    .wd     (data_buffer_thld_ctrl_tx_start_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.data_buffer_thld_ctrl.tx_start_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (data_buffer_thld_ctrl_tx_start_thld_qs)
  );

  //   F[rx_start_thld]: 26:24
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h1),
    .Mubi    (1'b0)
  ) u_data_buffer_thld_ctrl_rx_start_thld (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (data_buffer_thld_ctrl_we),
    .wd     (data_buffer_thld_ctrl_rx_start_thld_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.data_buffer_thld_ctrl.rx_start_thld.q),
    .ds     (),

    // to register interface (read)
    .qs     (data_buffer_thld_ctrl_rx_start_thld_qs)
  );


  // R[queue_size]: V(True)
  //   F[cr_queue_size]: 7:0
  prim_subreg_ext #(
    .DW    (8)
  ) u_queue_size_cr_queue_size (
    .re     (queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.queue_size.cr_queue_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (queue_size_cr_queue_size_qs)
  );

  //   F[ibi_status_size]: 15:8
  prim_subreg_ext #(
    .DW    (8)
  ) u_queue_size_ibi_status_size (
    .re     (queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.queue_size.ibi_status_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (queue_size_ibi_status_size_qs)
  );

  //   F[rx_data_buffer_size]: 23:16
  prim_subreg_ext #(
    .DW    (8)
  ) u_queue_size_rx_data_buffer_size (
    .re     (queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.queue_size.rx_data_buffer_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (queue_size_rx_data_buffer_size_qs)
  );

  //   F[tx_data_buffer_size]: 31:24
  prim_subreg_ext #(
    .DW    (8)
  ) u_queue_size_tx_data_buffer_size (
    .re     (queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.queue_size.tx_data_buffer_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (queue_size_tx_data_buffer_size_qs)
  );


  // R[alt_queue_size]: V(True)
  //   F[alt_resp_queue_size]: 7:0
  prim_subreg_ext #(
    .DW    (8)
  ) u_alt_queue_size_alt_resp_queue_size (
    .re     (alt_queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.alt_queue_size.alt_resp_queue_size.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (alt_queue_size_alt_resp_queue_size_qs)
  );

  //   F[alt_resp_queue_en]: 24:24
  prim_subreg_ext #(
    .DW    (1)
  ) u_alt_queue_size_alt_resp_queue_en (
    .re     (alt_queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.alt_queue_size.alt_resp_queue_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (alt_queue_size_alt_resp_queue_en_qs)
  );

  //   F[ext_ibi_queue_en]: 28:28
  prim_subreg_ext #(
    .DW    (1)
  ) u_alt_queue_size_ext_ibi_queue_en (
    .re     (alt_queue_size_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.alt_queue_size.ext_ibi_queue_en.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (alt_queue_size_ext_ibi_queue_en_qs)
  );


  // R[pio_intr_status]: V(False)
  //   F[tx_thld_stat]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_tx_thld_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.tx_thld_stat.de),
    .d      (hw2reg.pio_intr_status.tx_thld_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.tx_thld_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_tx_thld_stat_qs)
  );

  //   F[rx_thld_stat]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_rx_thld_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.rx_thld_stat.de),
    .d      (hw2reg.pio_intr_status.rx_thld_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.rx_thld_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_rx_thld_stat_qs)
  );

  //   F[ibi_status_thld_stat]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_ibi_status_thld_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.ibi_status_thld_stat.de),
    .d      (hw2reg.pio_intr_status.ibi_status_thld_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.ibi_status_thld_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_ibi_status_thld_stat_qs)
  );

  //   F[cmd_queue_ready_stat]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_cmd_queue_ready_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.cmd_queue_ready_stat.de),
    .d      (hw2reg.pio_intr_status.cmd_queue_ready_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.cmd_queue_ready_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_cmd_queue_ready_stat_qs)
  );

  //   F[resp_ready_stat]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_resp_ready_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.resp_ready_stat.de),
    .d      (hw2reg.pio_intr_status.resp_ready_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.resp_ready_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_resp_ready_stat_qs)
  );

  //   F[transfer_abort_stat]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_transfer_abort_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_we),
    .wd     (pio_intr_status_transfer_abort_stat_wd),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.transfer_abort_stat.de),
    .d      (hw2reg.pio_intr_status.transfer_abort_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.transfer_abort_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_transfer_abort_stat_qs)
  );

  //   F[transfer_err_stat]: 9:9
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW1C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_transfer_err_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_we),
    .wd     (pio_intr_status_transfer_err_stat_wd),

    // from internal hardware
    .de     (hw2reg.pio_intr_status.transfer_err_stat.de),
    .d      (hw2reg.pio_intr_status.transfer_err_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status.transfer_err_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_transfer_err_stat_qs)
  );


  // R[pio_intr_status_enable]: V(False)
  //   F[tx_thld_stat_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_tx_thld_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_tx_thld_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.tx_thld_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_tx_thld_stat_en_qs)
  );

  //   F[rx_thld_stat_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_rx_thld_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_rx_thld_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.rx_thld_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_rx_thld_stat_en_qs)
  );

  //   F[ibi_status_thld_stat_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_ibi_status_thld_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_ibi_status_thld_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.ibi_status_thld_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_ibi_status_thld_stat_en_qs)
  );

  //   F[cmd_queue_ready_stat_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_cmd_queue_ready_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_cmd_queue_ready_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.cmd_queue_ready_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_cmd_queue_ready_stat_en_qs)
  );

  //   F[resp_ready_stat_en]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_resp_ready_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_resp_ready_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.resp_ready_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_resp_ready_stat_en_qs)
  );

  //   F[transfer_abort_stat_en]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_transfer_abort_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_transfer_abort_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.transfer_abort_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_transfer_abort_stat_en_qs)
  );

  //   F[transfer_err_stat_en]: 9:9
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_status_enable_transfer_err_stat_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_status_enable_we),
    .wd     (pio_intr_status_enable_transfer_err_stat_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_status_enable.transfer_err_stat_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_status_enable_transfer_err_stat_en_qs)
  );


  // R[pio_intr_signal_enable]: V(False)
  //   F[tx_thld_signal_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_tx_thld_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_tx_thld_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.tx_thld_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_tx_thld_signal_en_qs)
  );

  //   F[rx_thld_signal_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_rx_thld_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_rx_thld_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.rx_thld_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_rx_thld_signal_en_qs)
  );

  //   F[ibi_status_thld_signal_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_ibi_status_thld_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_ibi_status_thld_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.ibi_status_thld_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_ibi_status_thld_signal_en_qs)
  );

  //   F[cmd_queue_ready_signal_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_cmd_queue_ready_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_cmd_queue_ready_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.cmd_queue_ready_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_cmd_queue_ready_signal_en_qs)
  );

  //   F[resp_ready_signal_en]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_resp_ready_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_resp_ready_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.resp_ready_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_resp_ready_signal_en_qs)
  );

  //   F[transfer_abort_signal_en]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_transfer_abort_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_transfer_abort_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.transfer_abort_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_transfer_abort_signal_en_qs)
  );

  //   F[transfer_err_signal_en]: 9:9
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_signal_enable_transfer_err_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_signal_enable_we),
    .wd     (pio_intr_signal_enable_transfer_err_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_signal_enable.transfer_err_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (pio_intr_signal_enable_transfer_err_signal_en_qs)
  );


  // R[pio_intr_force]: V(False)
  //   F[tx_thld_force]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_tx_thld_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_tx_thld_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.tx_thld_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[rx_thld_force]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_rx_thld_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_rx_thld_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.rx_thld_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[ibi_thld_force]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_ibi_thld_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_ibi_thld_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.ibi_thld_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[cmd_queue_ready_force]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_cmd_queue_ready_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_cmd_queue_ready_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.cmd_queue_ready_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[resp_ready_force]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_resp_ready_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_resp_ready_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.resp_ready_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[transfer_abort_force]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_transfer_abort_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_transfer_abort_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.transfer_abort_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[transfer_err_force]: 9:9
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_pio_intr_force_transfer_err_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (pio_intr_force_we),
    .wd     (pio_intr_force_transfer_err_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pio_intr_force.transfer_err_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );


  // R[stby_extcap_header]: V(True)
  //   F[cap_id]: 7:0
  prim_subreg_ext #(
    .DW    (8)
  ) u_stby_extcap_header_cap_id (
    .re     (stby_extcap_header_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.stby_extcap_header.cap_id.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (stby_extcap_header_cap_id_qs)
  );

  //   F[cap_length]: 23:8
  prim_subreg_ext #(
    .DW    (16)
  ) u_stby_extcap_header_cap_length (
    .re     (stby_extcap_header_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.stby_extcap_header.cap_length.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (stby_extcap_header_cap_length_qs)
  );


  // R[stby_cr_control]: V(False)
  //   F[pending_rx_nack]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_pending_rx_nack (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_pending_rx_nack_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.pending_rx_nack.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_pending_rx_nack_qs)
  );

  //   F[handoff_delay_nack]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_handoff_delay_nack (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_handoff_delay_nack_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.handoff_delay_nack.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_handoff_delay_nack_qs)
  );

  //   F[acr_fsm_op_select]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_control_acr_fsm_op_select (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_acr_fsm_op_select_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.acr_fsm_op_select.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_acr_fsm_op_select_qs)
  );

  //   F[prime_accept_getaccr]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_control_prime_accept_getaccr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_prime_accept_getaccr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.prime_accept_getaccr.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_prime_accept_getaccr_qs)
  );

  //   F[handoff_deep_sleep]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_handoff_deep_sleep (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_handoff_deep_sleep_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.handoff_deep_sleep.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_handoff_deep_sleep_qs)
  );

  //   F[cr_request_send]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_cr_request_send (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_cr_request_send_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.cr_request_send.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_cr_request_send_qs)
  );

  //   F[bcast_ccc_ibi_ring]: 10:8
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_bcast_ccc_ibi_ring (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_bcast_ccc_ibi_ring_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.bcast_ccc_ibi_ring.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_bcast_ccc_ibi_ring_qs)
  );

  //   F[target_xact_enable]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_control_target_xact_enable (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_target_xact_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.target_xact_enable.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_target_xact_enable_qs)
  );

  //   F[daa_setaasa_enable]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_daa_setaasa_enable (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_daa_setaasa_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.daa_setaasa_enable.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_daa_setaasa_enable_qs)
  );

  //   F[daa_setdasa_enable]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_daa_setdasa_enable (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_daa_setdasa_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.daa_setdasa_enable.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_daa_setdasa_enable_qs)
  );

  //   F[daa_entdaa_enable]: 15:15
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_daa_entdaa_enable (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_daa_entdaa_enable_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.daa_entdaa_enable.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_daa_entdaa_enable_qs)
  );

  //   F[rstact_defbyte_02]: 20:20
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_rstact_defbyte_02 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_rstact_defbyte_02_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.rstact_defbyte_02.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_rstact_defbyte_02_qs)
  );

  //   F[stby_cr_enable_init]: 31:30
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_control_stby_cr_enable_init (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_control_we),
    .wd     (stby_cr_control_stby_cr_enable_init_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_control.stby_cr_enable_init.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_control_stby_cr_enable_init_qs)
  );


  // R[stby_cr_device_addr]: V(False)
  //   F[static_addr]: 6:0
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_addr_static_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_addr_we),
    .wd     (stby_cr_device_addr_static_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_addr.static_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_addr_static_addr_qs)
  );

  //   F[static_addr_valid]: 15:15
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_addr_static_addr_valid (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_addr_we),
    .wd     (stby_cr_device_addr_static_addr_valid_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_addr.static_addr_valid.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_addr_static_addr_valid_qs)
  );

  //   F[dynamic_addr]: 22:16
  prim_subreg #(
    .DW      (7),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (7'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_addr_dynamic_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_addr_we),
    .wd     (stby_cr_device_addr_dynamic_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_addr.dynamic_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_addr_dynamic_addr_qs)
  );

  //   F[dynamic_addr_valid]: 31:31
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_addr_dynamic_addr_valid (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_addr_we),
    .wd     (stby_cr_device_addr_dynamic_addr_valid_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_addr.dynamic_addr_valid.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_addr_dynamic_addr_valid_qs)
  );


  // R[stby_cr_capabilities]: V(False)
  //   F[simple_crr_support]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_capabilities_simple_crr_support (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.stby_cr_capabilities.simple_crr_support.de),
    .d      (hw2reg.stby_cr_capabilities.simple_crr_support.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_capabilities_simple_crr_support_qs)
  );

  //   F[target_xact_support]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_capabilities_target_xact_support (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.stby_cr_capabilities.target_xact_support.de),
    .d      (hw2reg.stby_cr_capabilities.target_xact_support.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_capabilities_target_xact_support_qs)
  );

  //   F[daa_setaasa_support]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_capabilities_daa_setaasa_support (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.stby_cr_capabilities.daa_setaasa_support.de),
    .d      (hw2reg.stby_cr_capabilities.daa_setaasa_support.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_capabilities_daa_setaasa_support_qs)
  );

  //   F[daa_setdasa_support]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_capabilities_daa_setdasa_support (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.stby_cr_capabilities.daa_setdasa_support.de),
    .d      (hw2reg.stby_cr_capabilities.daa_setdasa_support.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_capabilities_daa_setdasa_support_qs)
  );

  //   F[daa_entdaa_support]: 15:15
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_capabilities_daa_entdaa_support (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.stby_cr_capabilities.daa_entdaa_support.de),
    .d      (hw2reg.stby_cr_capabilities.daa_entdaa_support.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_capabilities_daa_entdaa_support_qs)
  );


  // R[stby_cr_status]: V(False)
  //   F[ac_current_own]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_status_ac_current_own (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_status_we),
    .wd     (stby_cr_status_ac_current_own_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_status.ac_current_own.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_status_ac_current_own_qs)
  );

  //   F[simple_crr_status]: 7:5
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_status_simple_crr_status (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_status_we),
    .wd     (stby_cr_status_simple_crr_status_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_status.simple_crr_status.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_status_simple_crr_status_qs)
  );

  //   F[hj_req_status]: 8:8
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_status_hj_req_status (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_status_we),
    .wd     (stby_cr_status_hj_req_status_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_status.hj_req_status.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_status_hj_req_status_qs)
  );


  // R[stby_cr_device_char]: V(False)
  //   F[pid_hi]: 15:1
  prim_subreg #(
    .DW      (15),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (15'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_char_pid_hi (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_char_we),
    .wd     (stby_cr_device_char_pid_hi_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_char.pid_hi.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_char_pid_hi_qs)
  );

  //   F[dcr]: 23:16
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_char_dcr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_char_we),
    .wd     (stby_cr_device_char_dcr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_char.dcr.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_char_dcr_qs)
  );

  //   F[bcr_var]: 28:24
  prim_subreg #(
    .DW      (5),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (5'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_char_bcr_var (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_char_we),
    .wd     (stby_cr_device_char_bcr_var_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_char.bcr_var.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_char_bcr_var_qs)
  );

  //   F[bcr_fixed]: 31:29
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (3'h3),
    .Mubi    (1'b0)
  ) u_stby_cr_device_char_bcr_fixed (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_char.bcr_fixed.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_char_bcr_fixed_qs)
  );


  // R[stby_cr_device_pid_lo]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_device_pid_lo (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_device_pid_lo_we),
    .wd     (stby_cr_device_pid_lo_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_device_pid_lo.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_device_pid_lo_qs)
  );


  // R[stby_cr_intr_status]: V(False)
  //   F[acr_handoff_ok_remain_stat]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_acr_handoff_ok_remain_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_acr_handoff_ok_remain_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.acr_handoff_ok_remain_stat.de),
    .d      (hw2reg.stby_cr_intr_status.acr_handoff_ok_remain_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.acr_handoff_ok_remain_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_acr_handoff_ok_remain_stat_qs)
  );

  //   F[acr_handoff_ok_primed_stat]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_acr_handoff_ok_primed_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_acr_handoff_ok_primed_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.acr_handoff_ok_primed_stat.de),
    .d      (hw2reg.stby_cr_intr_status.acr_handoff_ok_primed_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.acr_handoff_ok_primed_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_acr_handoff_ok_primed_stat_qs)
  );

  //   F[acr_handoff_err_fail_stat]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_acr_handoff_err_fail_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_acr_handoff_err_fail_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.acr_handoff_err_fail_stat.de),
    .d      (hw2reg.stby_cr_intr_status.acr_handoff_err_fail_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.acr_handoff_err_fail_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_acr_handoff_err_fail_stat_qs)
  );

  //   F[acr_handoff_err_m3_stat]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_acr_handoff_err_m3_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_acr_handoff_err_m3_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.acr_handoff_err_m3_stat.de),
    .d      (hw2reg.stby_cr_intr_status.acr_handoff_err_m3_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.acr_handoff_err_m3_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_acr_handoff_err_m3_stat_qs)
  );

  //   F[crr_response_stat]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_crr_response_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_crr_response_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.crr_response_stat.de),
    .d      (hw2reg.stby_cr_intr_status.crr_response_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.crr_response_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_crr_response_stat_qs)
  );

  //   F[stby_cr_dyn_addr_stat]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_stby_cr_dyn_addr_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_stby_cr_dyn_addr_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.stby_cr_dyn_addr_stat.de),
    .d      (hw2reg.stby_cr_intr_status.stby_cr_dyn_addr_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.stby_cr_dyn_addr_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_stby_cr_dyn_addr_stat_qs)
  );

  //   F[stby_cr_accept_nacked_stat]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_stby_cr_accept_nacked_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_stby_cr_accept_nacked_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.stby_cr_accept_nacked_stat.de),
    .d      (hw2reg.stby_cr_intr_status.stby_cr_accept_nacked_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.stby_cr_accept_nacked_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_stby_cr_accept_nacked_stat_qs)
  );

  //   F[stby_cr_accept_ok_stat]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_stby_cr_accept_ok_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_stby_cr_accept_ok_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.stby_cr_accept_ok_stat.de),
    .d      (hw2reg.stby_cr_intr_status.stby_cr_accept_ok_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.stby_cr_accept_ok_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_stby_cr_accept_ok_stat_qs)
  );

  //   F[stby_cr_accept_err_stat]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_stby_cr_accept_err_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_stby_cr_accept_err_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.stby_cr_accept_err_stat.de),
    .d      (hw2reg.stby_cr_intr_status.stby_cr_accept_err_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.stby_cr_accept_err_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_stby_cr_accept_err_stat_qs)
  );

  //   F[stby_cr_op_rstact_stat]: 16:16
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_stby_cr_op_rstact_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_stby_cr_op_rstact_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.stby_cr_op_rstact_stat.de),
    .d      (hw2reg.stby_cr_intr_status.stby_cr_op_rstact_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.stby_cr_op_rstact_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_stby_cr_op_rstact_stat_qs)
  );

  //   F[ccc_param_modified_stat]: 17:17
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_ccc_param_modified_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_ccc_param_modified_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.ccc_param_modified_stat.de),
    .d      (hw2reg.stby_cr_intr_status.ccc_param_modified_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.ccc_param_modified_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_ccc_param_modified_stat_qs)
  );

  //   F[ccc_unhandled_nack_stat]: 18:18
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_ccc_unhandled_nack_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_ccc_unhandled_nack_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.ccc_unhandled_nack_stat.de),
    .d      (hw2reg.stby_cr_intr_status.ccc_unhandled_nack_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.ccc_unhandled_nack_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_ccc_unhandled_nack_stat_qs)
  );

  //   F[ccc_fatal_rstdaa_err_stat]: 19:19
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_status_ccc_fatal_rstdaa_err_stat (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_status_we),
    .wd     (stby_cr_intr_status_ccc_fatal_rstdaa_err_stat_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_intr_status.ccc_fatal_rstdaa_err_stat.de),
    .d      (hw2reg.stby_cr_intr_status.ccc_fatal_rstdaa_err_stat.d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_status.ccc_fatal_rstdaa_err_stat.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_status_ccc_fatal_rstdaa_err_stat_qs)
  );


  // R[stby_cr_intr_signal_enable]: V(False)
  //   F[acr_handoff_ok_remain_signal_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.acr_handoff_ok_remain_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en_qs)
  );

  //   F[acr_handoff_ok_primed_signal_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.acr_handoff_ok_primed_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en_qs)
  );

  //   F[acr_handoff_err_fail_signal_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.acr_handoff_err_fail_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en_qs)
  );

  //   F[acr_handoff_err_m3_signal_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.acr_handoff_err_m3_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en_qs)
  );

  //   F[crr_response_signal_en]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_crr_response_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_crr_response_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.crr_response_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_crr_response_signal_en_qs)
  );

  //   F[stby_cr_dyn_addr_signal_en]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.stby_cr_dyn_addr_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en_qs)
  );

  //   F[stby_cr_accept_nacked_signal_en]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.stby_cr_accept_nacked_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en_qs)
  );

  //   F[stby_cr_accept_ok_signal_en]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.stby_cr_accept_ok_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en_qs)
  );

  //   F[stby_cr_accept_err_signal_en]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.stby_cr_accept_err_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en_qs)
  );

  //   F[stby_cr_op_rstact_signal_en]: 16:16
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.stby_cr_op_rstact_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en_qs)
  );

  //   F[ccc_param_modified_signal_en]: 17:17
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_ccc_param_modified_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_ccc_param_modified_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.ccc_param_modified_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_ccc_param_modified_signal_en_qs)
  );

  //   F[ccc_unhandled_nack_signal_en]: 18:18
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.ccc_unhandled_nack_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en_qs)
  );

  //   F[ccc_fatal_rstdaa_err_signal_en]: 19:19
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_signal_enable_we),
    .wd     (stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_signal_enable.ccc_fatal_rstdaa_err_signal_en.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en_qs)
  );


  // R[stby_cr_intr_force]: V(False)
  //   F[crr_response_force]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_crr_response_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_crr_response_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.crr_response_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[stby_cr_dyn_addr_force]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_stby_cr_dyn_addr_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_stby_cr_dyn_addr_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.stby_cr_dyn_addr_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[stby_cr_accept_nacked_force]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_stby_cr_accept_nacked_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_stby_cr_accept_nacked_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.stby_cr_accept_nacked_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[stby_cr_accept_ok_force]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_stby_cr_accept_ok_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_stby_cr_accept_ok_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.stby_cr_accept_ok_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[stby_cr_accept_err_force]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_stby_cr_accept_err_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_stby_cr_accept_err_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.stby_cr_accept_err_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[stby_cr_op_rstact_force]: 16:16
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_stby_cr_op_rstact_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_stby_cr_op_rstact_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.stby_cr_op_rstact_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[ccc_param_modified_force]: 17:17
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_ccc_param_modified_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_ccc_param_modified_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.ccc_param_modified_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[ccc_unhandled_nack_force]: 18:18
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_ccc_unhandled_nack_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_ccc_unhandled_nack_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.ccc_unhandled_nack_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );

  //   F[ccc_fatal_rstdaa_err_force]: 19:19
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessWO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_intr_force_ccc_fatal_rstdaa_err_force (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_intr_force_we),
    .wd     (stby_cr_intr_force_ccc_fatal_rstdaa_err_force_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_intr_force.ccc_fatal_rstdaa_err_force.q),
    .ds     (),

    // to register interface (read)
    .qs     ()
  );


  // R[stby_cr_ccc_config_getcaps]: V(False)
  //   F[f2_crcap1_bus_config]: 2:0
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_ccc_config_getcaps_f2_crcap1_bus_config (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_ccc_config_getcaps_we),
    .wd     (stby_cr_ccc_config_getcaps_f2_crcap1_bus_config_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_ccc_config_getcaps.f2_crcap1_bus_config.de),
    .d      (hw2reg.stby_cr_ccc_config_getcaps.f2_crcap1_bus_config.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_ccc_config_getcaps_f2_crcap1_bus_config_qs)
  );

  //   F[f2_crcap2_dev_interact]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_ccc_config_getcaps_we),
    .wd     (stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact_wd),

    // from internal hardware
    .de     (hw2reg.stby_cr_ccc_config_getcaps.f2_crcap2_dev_interact.de),
    .d      (hw2reg.stby_cr_ccc_config_getcaps.f2_crcap2_dev_interact.d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact_qs)
  );


  // R[stby_cr_ccc_config_rstact_params]: V(False)
  //   F[rst_action]: 7:0
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_ccc_config_rstact_params_rst_action (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_ccc_config_rstact_params_we),
    .wd     (stby_cr_ccc_config_rstact_params_rst_action_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_ccc_config_rstact_params.rst_action.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_ccc_config_rstact_params_rst_action_qs)
  );

  //   F[reset_time_peripheral]: 15:8
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_ccc_config_rstact_params_reset_time_peripheral (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_ccc_config_rstact_params_we),
    .wd     (stby_cr_ccc_config_rstact_params_reset_time_peripheral_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_ccc_config_rstact_params.reset_time_peripheral.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_ccc_config_rstact_params_reset_time_peripheral_qs)
  );

  //   F[reset_time_target]: 23:16
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_stby_cr_ccc_config_rstact_params_reset_time_target (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_ccc_config_rstact_params_we),
    .wd     (stby_cr_ccc_config_rstact_params_reset_time_target_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_ccc_config_rstact_params.reset_time_target.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_ccc_config_rstact_params_reset_time_target_qs)
  );

  //   F[reset_dynamic_addr]: 31:31
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_stby_cr_ccc_config_rstact_params_reset_dynamic_addr (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (stby_cr_ccc_config_rstact_params_we),
    .wd     (stby_cr_ccc_config_rstact_params_reset_dynamic_addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.stby_cr_ccc_config_rstact_params.reset_dynamic_addr.q),
    .ds     (),

    // to register interface (read)
    .qs     (stby_cr_ccc_config_rstact_params_reset_dynamic_addr_qs)
  );



  logic [66:0] addr_hit;
  top_racl_pkg::racl_role_vec_t racl_role_vec;
  top_racl_pkg::racl_role_t racl_role;

  logic [66:0] racl_addr_hit_read;
  logic [66:0] racl_addr_hit_write;

  if (EnableRacl) begin : gen_racl_role_logic
    // Retrieve RACL role from user bits and one-hot encode that for the comparison bitmap
    assign racl_role = top_racl_pkg::tlul_extract_racl_role_bits(tl_i.a_user.rsvd);

    prim_onehot_enc #(
      .OneHotWidth( $bits(top_racl_pkg::racl_role_vec_t) )
    ) u_racl_role_encode (
      .in_i ( racl_role     ),
      .en_i ( 1'b1          ),
      .out_o( racl_role_vec )
    );
  end else begin : gen_no_racl_role_logic
    assign racl_role     = '0;
    assign racl_role_vec = '0;
  end

  always_comb begin
    racl_addr_hit_read  = '0;
    racl_addr_hit_write = '0;
    addr_hit[ 0] = (reg_addr == I3C_INTR_STATE_OFFSET);
    addr_hit[ 1] = (reg_addr == I3C_INTR_ENABLE_OFFSET);
    addr_hit[ 2] = (reg_addr == I3C_INTR_TEST_OFFSET);
    addr_hit[ 3] = (reg_addr == I3C_ALERT_TEST_OFFSET);
    addr_hit[ 4] = (reg_addr == I3C_CTRL_OFFSET);
    addr_hit[ 5] = (reg_addr == I3C_STATUS_OFFSET);
    addr_hit[ 6] = (reg_addr == I3C_PHY_CONFIG_OFFSET);
    addr_hit[ 7] = (reg_addr == I3C_CTRL_TXBUF_CONFIG_OFFSET);
    addr_hit[ 8] = (reg_addr == I3C_CTRL_TXBUF_WPTR_OFFSET);
    addr_hit[ 9] = (reg_addr == I3C_CTRL_TXBUF_RPTR_OFFSET);
    addr_hit[10] = (reg_addr == I3C_CTRL_RXBUF_CONFIG_OFFSET);
    addr_hit[11] = (reg_addr == I3C_CTRL_RXBUF_WPTR_OFFSET);
    addr_hit[12] = (reg_addr == I3C_CTRL_RXBUF_RPTR_OFFSET);
    addr_hit[13] = (reg_addr == I3C_TARG_TXBUF_CONFIG_OFFSET);
    addr_hit[14] = (reg_addr == I3C_TARG_TXBUF_WPTR_OFFSET);
    addr_hit[15] = (reg_addr == I3C_TARG_TXBUF_RPTR_OFFSET);
    addr_hit[16] = (reg_addr == I3C_TARG_RXBUF_CONFIG_OFFSET);
    addr_hit[17] = (reg_addr == I3C_TARG_RXBUF_WPTR_OFFSET);
    addr_hit[18] = (reg_addr == I3C_TARG_RXBUF_RPTR_OFFSET);
    addr_hit[19] = (reg_addr == I3C_BUFFER_CTRL_OFFSET);
    addr_hit[20] = (reg_addr == I3C_TARG_ADDR_MATCH_OFFSET);
    addr_hit[21] = (reg_addr == I3C_TARG_ADDR_MASK_OFFSET);
    addr_hit[22] = (reg_addr == I3C_CTRL_CLK_CONFIG_OFFSET);
    addr_hit[23] = (reg_addr == I3C_HCI_VERSION_OFFSET);
    addr_hit[24] = (reg_addr == I3C_HC_CONTROL_OFFSET);
    addr_hit[25] = (reg_addr == I3C_CONTROLLER_DEVICE_ADDR_OFFSET);
    addr_hit[26] = (reg_addr == I3C_HC_CAPABILITIES_OFFSET);
    addr_hit[27] = (reg_addr == I3C_RESET_CONTROL_OFFSET);
    addr_hit[28] = (reg_addr == I3C_PRESENT_STATE_OFFSET);
    addr_hit[29] = (reg_addr == I3C_INTR_STATUS_OFFSET);
    addr_hit[30] = (reg_addr == I3C_INTR_STATUS_ENABLE_OFFSET);
    addr_hit[31] = (reg_addr == I3C_INTR_SIGNAL_ENABLE_OFFSET);
    addr_hit[32] = (reg_addr == I3C_INTR_FORCE_OFFSET);
    addr_hit[33] = (reg_addr == I3C_DAT_SECTION_OFFSET_OFFSET);
    addr_hit[34] = (reg_addr == I3C_DCT_SECTION_OFFSET_OFFSET);
    addr_hit[35] = (reg_addr == I3C_RING_HEADERS_SECTION_OFFSET_OFFSET);
    addr_hit[36] = (reg_addr == I3C_PIO_SECTION_OFFSET_OFFSET);
    addr_hit[37] = (reg_addr == I3C_EXT_CAPS_SECTION_OFFSET_OFFSET);
    addr_hit[38] = (reg_addr == I3C_INT_CTRL_CMDS_EN_OFFSET);
    addr_hit[39] = (reg_addr == I3C_IBI_NOTIFY_CTRL_OFFSET);
    addr_hit[40] = (reg_addr == I3C_IBI_DATA_ABORT_CTRL_OFFSET);
    addr_hit[41] = (reg_addr == I3C_DEV_CTX_BASE_LO_OFFSET);
    addr_hit[42] = (reg_addr == I3C_DEV_CTX_BASE_HI_OFFSET);
    addr_hit[43] = (reg_addr == I3C_DEV_CTX_SG_OFFSET);
    addr_hit[44] = (reg_addr == I3C_COMMAND_QUEUE_PORT_OFFSET);
    addr_hit[45] = (reg_addr == I3C_RESPONSE_QUEUE_PORT_OFFSET);
    addr_hit[46] = (reg_addr == I3C_IBI_PORT_OFFSET);
    addr_hit[47] = (reg_addr == I3C_QUEUE_THLD_CTRL_OFFSET);
    addr_hit[48] = (reg_addr == I3C_DATA_BUFFER_THLD_CTRL_OFFSET);
    addr_hit[49] = (reg_addr == I3C_QUEUE_SIZE_OFFSET);
    addr_hit[50] = (reg_addr == I3C_ALT_QUEUE_SIZE_OFFSET);
    addr_hit[51] = (reg_addr == I3C_PIO_INTR_STATUS_OFFSET);
    addr_hit[52] = (reg_addr == I3C_PIO_INTR_STATUS_ENABLE_OFFSET);
    addr_hit[53] = (reg_addr == I3C_PIO_INTR_SIGNAL_ENABLE_OFFSET);
    addr_hit[54] = (reg_addr == I3C_PIO_INTR_FORCE_OFFSET);
    addr_hit[55] = (reg_addr == I3C_STBY_EXTCAP_HEADER_OFFSET);
    addr_hit[56] = (reg_addr == I3C_STBY_CR_CONTROL_OFFSET);
    addr_hit[57] = (reg_addr == I3C_STBY_CR_DEVICE_ADDR_OFFSET);
    addr_hit[58] = (reg_addr == I3C_STBY_CR_CAPABILITIES_OFFSET);
    addr_hit[59] = (reg_addr == I3C_STBY_CR_STATUS_OFFSET);
    addr_hit[60] = (reg_addr == I3C_STBY_CR_DEVICE_CHAR_OFFSET);
    addr_hit[61] = (reg_addr == I3C_STBY_CR_DEVICE_PID_LO_OFFSET);
    addr_hit[62] = (reg_addr == I3C_STBY_CR_INTR_STATUS_OFFSET);
    addr_hit[63] = (reg_addr == I3C_STBY_CR_INTR_SIGNAL_ENABLE_OFFSET);
    addr_hit[64] = (reg_addr == I3C_STBY_CR_INTR_FORCE_OFFSET);
    addr_hit[65] = (reg_addr == I3C_STBY_CR_CCC_CONFIG_GETCAPS_OFFSET);
    addr_hit[66] = (reg_addr == I3C_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_OFFSET);

    if (EnableRacl) begin : gen_racl_hit
      for (int unsigned slice_idx = 0; slice_idx < 67; slice_idx++) begin
        racl_addr_hit_read[slice_idx] =
            addr_hit[slice_idx] & (|(racl_policies_i[RaclPolicySelVec[slice_idx]].read_perm
                                      & racl_role_vec));
        racl_addr_hit_write[slice_idx] =
            addr_hit[slice_idx] & (|(racl_policies_i[RaclPolicySelVec[slice_idx]].write_perm
                                      & racl_role_vec));
      end
    end else begin : gen_no_racl
      racl_addr_hit_read  = addr_hit;
      racl_addr_hit_write = addr_hit;
    end
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;
  // A valid address hit, access, but failed the RACL check
  assign racl_error_o.valid = |addr_hit & ((reg_re & ~|racl_addr_hit_read) |
                                           (reg_we & ~|racl_addr_hit_write));
  assign racl_error_o.request_address = top_pkg::TL_AW'(reg_addr);
  assign racl_error_o.racl_role       = racl_role;
  assign racl_error_o.overflow        = 1'b0;

  if (EnableRacl) begin : gen_racl_log
    assign racl_error_o.ctn_uid     = top_racl_pkg::tlul_extract_ctn_uid_bits(tl_i.a_user.rsvd);
    assign racl_error_o.read_access = tl_i.a_opcode == tlul_pkg::Get;
  end else begin : gen_no_racl_log
    assign racl_error_o.ctn_uid     = '0;
    assign racl_error_o.read_access = 1'b0;
  end

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((racl_addr_hit_write[ 0] & (|(I3C_PERMIT[ 0] & ~reg_be))) |
               (racl_addr_hit_write[ 1] & (|(I3C_PERMIT[ 1] & ~reg_be))) |
               (racl_addr_hit_write[ 2] & (|(I3C_PERMIT[ 2] & ~reg_be))) |
               (racl_addr_hit_write[ 3] & (|(I3C_PERMIT[ 3] & ~reg_be))) |
               (racl_addr_hit_write[ 4] & (|(I3C_PERMIT[ 4] & ~reg_be))) |
               (racl_addr_hit_write[ 5] & (|(I3C_PERMIT[ 5] & ~reg_be))) |
               (racl_addr_hit_write[ 6] & (|(I3C_PERMIT[ 6] & ~reg_be))) |
               (racl_addr_hit_write[ 7] & (|(I3C_PERMIT[ 7] & ~reg_be))) |
               (racl_addr_hit_write[ 8] & (|(I3C_PERMIT[ 8] & ~reg_be))) |
               (racl_addr_hit_write[ 9] & (|(I3C_PERMIT[ 9] & ~reg_be))) |
               (racl_addr_hit_write[10] & (|(I3C_PERMIT[10] & ~reg_be))) |
               (racl_addr_hit_write[11] & (|(I3C_PERMIT[11] & ~reg_be))) |
               (racl_addr_hit_write[12] & (|(I3C_PERMIT[12] & ~reg_be))) |
               (racl_addr_hit_write[13] & (|(I3C_PERMIT[13] & ~reg_be))) |
               (racl_addr_hit_write[14] & (|(I3C_PERMIT[14] & ~reg_be))) |
               (racl_addr_hit_write[15] & (|(I3C_PERMIT[15] & ~reg_be))) |
               (racl_addr_hit_write[16] & (|(I3C_PERMIT[16] & ~reg_be))) |
               (racl_addr_hit_write[17] & (|(I3C_PERMIT[17] & ~reg_be))) |
               (racl_addr_hit_write[18] & (|(I3C_PERMIT[18] & ~reg_be))) |
               (racl_addr_hit_write[19] & (|(I3C_PERMIT[19] & ~reg_be))) |
               (racl_addr_hit_write[20] & (|(I3C_PERMIT[20] & ~reg_be))) |
               (racl_addr_hit_write[21] & (|(I3C_PERMIT[21] & ~reg_be))) |
               (racl_addr_hit_write[22] & (|(I3C_PERMIT[22] & ~reg_be))) |
               (racl_addr_hit_write[23] & (|(I3C_PERMIT[23] & ~reg_be))) |
               (racl_addr_hit_write[24] & (|(I3C_PERMIT[24] & ~reg_be))) |
               (racl_addr_hit_write[25] & (|(I3C_PERMIT[25] & ~reg_be))) |
               (racl_addr_hit_write[26] & (|(I3C_PERMIT[26] & ~reg_be))) |
               (racl_addr_hit_write[27] & (|(I3C_PERMIT[27] & ~reg_be))) |
               (racl_addr_hit_write[28] & (|(I3C_PERMIT[28] & ~reg_be))) |
               (racl_addr_hit_write[29] & (|(I3C_PERMIT[29] & ~reg_be))) |
               (racl_addr_hit_write[30] & (|(I3C_PERMIT[30] & ~reg_be))) |
               (racl_addr_hit_write[31] & (|(I3C_PERMIT[31] & ~reg_be))) |
               (racl_addr_hit_write[32] & (|(I3C_PERMIT[32] & ~reg_be))) |
               (racl_addr_hit_write[33] & (|(I3C_PERMIT[33] & ~reg_be))) |
               (racl_addr_hit_write[34] & (|(I3C_PERMIT[34] & ~reg_be))) |
               (racl_addr_hit_write[35] & (|(I3C_PERMIT[35] & ~reg_be))) |
               (racl_addr_hit_write[36] & (|(I3C_PERMIT[36] & ~reg_be))) |
               (racl_addr_hit_write[37] & (|(I3C_PERMIT[37] & ~reg_be))) |
               (racl_addr_hit_write[38] & (|(I3C_PERMIT[38] & ~reg_be))) |
               (racl_addr_hit_write[39] & (|(I3C_PERMIT[39] & ~reg_be))) |
               (racl_addr_hit_write[40] & (|(I3C_PERMIT[40] & ~reg_be))) |
               (racl_addr_hit_write[41] & (|(I3C_PERMIT[41] & ~reg_be))) |
               (racl_addr_hit_write[42] & (|(I3C_PERMIT[42] & ~reg_be))) |
               (racl_addr_hit_write[43] & (|(I3C_PERMIT[43] & ~reg_be))) |
               (racl_addr_hit_write[44] & (|(I3C_PERMIT[44] & ~reg_be))) |
               (racl_addr_hit_write[45] & (|(I3C_PERMIT[45] & ~reg_be))) |
               (racl_addr_hit_write[46] & (|(I3C_PERMIT[46] & ~reg_be))) |
               (racl_addr_hit_write[47] & (|(I3C_PERMIT[47] & ~reg_be))) |
               (racl_addr_hit_write[48] & (|(I3C_PERMIT[48] & ~reg_be))) |
               (racl_addr_hit_write[49] & (|(I3C_PERMIT[49] & ~reg_be))) |
               (racl_addr_hit_write[50] & (|(I3C_PERMIT[50] & ~reg_be))) |
               (racl_addr_hit_write[51] & (|(I3C_PERMIT[51] & ~reg_be))) |
               (racl_addr_hit_write[52] & (|(I3C_PERMIT[52] & ~reg_be))) |
               (racl_addr_hit_write[53] & (|(I3C_PERMIT[53] & ~reg_be))) |
               (racl_addr_hit_write[54] & (|(I3C_PERMIT[54] & ~reg_be))) |
               (racl_addr_hit_write[55] & (|(I3C_PERMIT[55] & ~reg_be))) |
               (racl_addr_hit_write[56] & (|(I3C_PERMIT[56] & ~reg_be))) |
               (racl_addr_hit_write[57] & (|(I3C_PERMIT[57] & ~reg_be))) |
               (racl_addr_hit_write[58] & (|(I3C_PERMIT[58] & ~reg_be))) |
               (racl_addr_hit_write[59] & (|(I3C_PERMIT[59] & ~reg_be))) |
               (racl_addr_hit_write[60] & (|(I3C_PERMIT[60] & ~reg_be))) |
               (racl_addr_hit_write[61] & (|(I3C_PERMIT[61] & ~reg_be))) |
               (racl_addr_hit_write[62] & (|(I3C_PERMIT[62] & ~reg_be))) |
               (racl_addr_hit_write[63] & (|(I3C_PERMIT[63] & ~reg_be))) |
               (racl_addr_hit_write[64] & (|(I3C_PERMIT[64] & ~reg_be))) |
               (racl_addr_hit_write[65] & (|(I3C_PERMIT[65] & ~reg_be))) |
               (racl_addr_hit_write[66] & (|(I3C_PERMIT[66] & ~reg_be)))));
  end

  // Generate write-enables
  assign intr_enable_we = racl_addr_hit_write[1] & reg_we & !reg_error;

  assign intr_enable_wd = reg_wdata[0];
  assign intr_test_we = racl_addr_hit_write[2] & reg_we & !reg_error;

  assign intr_test_wd = reg_wdata[0];
  assign alert_test_we = racl_addr_hit_write[3] & reg_we & !reg_error;

  assign alert_test_wd = reg_wdata[0];
  assign ctrl_we = racl_addr_hit_write[4] & reg_we & !reg_error;

  assign ctrl_ctrl_tx_en_wd = reg_wdata[0];

  assign ctrl_ctrl_rx_en_wd = reg_wdata[1];

  assign ctrl_targ_tx_en_wd = reg_wdata[2];

  assign ctrl_targ_rx_en_wd = reg_wdata[3];

  assign ctrl_hdr_ddr_en_wd = reg_wdata[8];

  assign ctrl_ctrl_reset_wd = reg_wdata[30];

  assign ctrl_targ_reset_wd = reg_wdata[31];
  assign status_re = racl_addr_hit_read[5] & reg_re & !reg_error;
  assign phy_config_we = racl_addr_hit_write[6] & reg_we & !reg_error;

  assign phy_config_scl_hk_en_wd = reg_wdata[0];

  assign phy_config_sda_hk_en_wd = reg_wdata[1];
  assign ctrl_txbuf_config_we = racl_addr_hit_write[7] & reg_we & !reg_error;

  assign ctrl_txbuf_config_min_addr_wd = reg_wdata[9:0];

  assign ctrl_txbuf_config_max_addr_wd = reg_wdata[25:16];

  assign ctrl_txbuf_config_size_val_wd = reg_wdata[30:28];
  assign ctrl_txbuf_wptr_we = racl_addr_hit_write[8] & reg_we & !reg_error;

  assign ctrl_txbuf_wptr_wd = reg_wdata[15:0];
  assign ctrl_txbuf_rptr_we = racl_addr_hit_write[9] & reg_we & !reg_error;

  assign ctrl_txbuf_rptr_wd = reg_wdata[15:0];
  assign ctrl_rxbuf_config_we = racl_addr_hit_write[10] & reg_we & !reg_error;

  assign ctrl_rxbuf_config_min_addr_wd = reg_wdata[9:0];

  assign ctrl_rxbuf_config_max_addr_wd = reg_wdata[25:16];

  assign ctrl_rxbuf_config_size_val_wd = reg_wdata[30:28];
  assign ctrl_rxbuf_wptr_we = racl_addr_hit_write[11] & reg_we & !reg_error;

  assign ctrl_rxbuf_wptr_wd = reg_wdata[15:0];
  assign ctrl_rxbuf_rptr_we = racl_addr_hit_write[12] & reg_we & !reg_error;

  assign ctrl_rxbuf_rptr_wd = reg_wdata[15:0];
  assign targ_txbuf_config_we = racl_addr_hit_write[13] & reg_we & !reg_error;

  assign targ_txbuf_config_min_addr_wd = reg_wdata[9:0];

  assign targ_txbuf_config_max_addr_wd = reg_wdata[25:16];
  assign targ_txbuf_wptr_we = racl_addr_hit_write[14] & reg_we & !reg_error;

  assign targ_txbuf_wptr_wd = reg_wdata[15:0];
  assign targ_txbuf_rptr_we = racl_addr_hit_write[15] & reg_we & !reg_error;

  assign targ_txbuf_rptr_wd = reg_wdata[15:0];
  assign targ_rxbuf_config_we = racl_addr_hit_write[16] & reg_we & !reg_error;

  assign targ_rxbuf_config_min_addr_wd = reg_wdata[9:0];

  assign targ_rxbuf_config_max_addr_wd = reg_wdata[25:16];
  assign targ_rxbuf_wptr_we = racl_addr_hit_write[17] & reg_we & !reg_error;

  assign targ_rxbuf_wptr_wd = reg_wdata[15:0];
  assign targ_rxbuf_rptr_we = racl_addr_hit_write[18] & reg_we & !reg_error;

  assign targ_rxbuf_rptr_wd = reg_wdata[15:0];
  assign buffer_ctrl_we = racl_addr_hit_write[19] & reg_we & !reg_error;

  assign buffer_ctrl_wd = reg_wdata[31];
  assign targ_addr_match_we = racl_addr_hit_write[20] & reg_we & !reg_error;

  assign targ_addr_match_addr0_wd = reg_wdata[6:0];

  assign targ_addr_match_addr1_wd = reg_wdata[14:8];
  assign targ_addr_mask_we = racl_addr_hit_write[21] & reg_we & !reg_error;

  assign targ_addr_mask_mask0_wd = reg_wdata[6:0];

  assign targ_addr_mask_mask1_wd = reg_wdata[14:8];
  assign ctrl_clk_config_we = racl_addr_hit_write[22] & reg_we & !reg_error;

  assign ctrl_clk_config_tcbp_wd = reg_wdata[7:0];

  assign ctrl_clk_config_tcas_wd = reg_wdata[15:8];

  assign ctrl_clk_config_clkdiv_wd = reg_wdata[31:16];
  assign hci_version_re = racl_addr_hit_read[23] & reg_re & !reg_error;
  assign hc_control_we = racl_addr_hit_write[24] & reg_we & !reg_error;

  assign hc_control_iba_include_wd = reg_wdata[0];

  assign hc_control_autocmd_data_rpt_wd = reg_wdata[3];

  assign hc_control_i2c_dev_present_wd = reg_wdata[7];

  assign hc_control_hot_join_ctrl_wd = reg_wdata[8];

  assign hc_control_halt_on_cmd_seq_timeout_wd = reg_wdata[12];

  assign hc_control_abort_wd = reg_wdata[29];

  assign hc_control_resume_wd = reg_wdata[30];

  assign hc_control_bus_enable_wd = reg_wdata[31];
  assign controller_device_addr_we = racl_addr_hit_write[25] & reg_we & !reg_error;

  assign controller_device_addr_dynamic_addr_wd = reg_wdata[22:16];

  assign controller_device_addr_dynamic_addr_valid_wd = reg_wdata[31];
  assign hc_capabilities_re = racl_addr_hit_read[26] & reg_re & !reg_error;
  assign reset_control_we = racl_addr_hit_write[27] & reg_we & !reg_error;

  assign reset_control_soft_rst_wd = reg_wdata[0];

  assign reset_control_cmd_queue_rst_wd = reg_wdata[1];

  assign reset_control_resp_queue_rst_wd = reg_wdata[2];

  assign reset_control_tx_fifo_rst_wd = reg_wdata[3];

  assign reset_control_rx_fifo_rst_wd = reg_wdata[4];

  assign reset_control_ibi_queue_rst_wd = reg_wdata[5];
  assign present_state_re = racl_addr_hit_read[28] & reg_re & !reg_error;
  assign intr_status_we = racl_addr_hit_write[29] & reg_we & !reg_error;

  assign intr_status_hc_internal_err_stat_wd = reg_wdata[10];

  assign intr_status_hc_seq_cancel_stat_wd = reg_wdata[11];

  assign intr_status_hc_warn_cmd_seq_stall_stat_wd = reg_wdata[12];

  assign intr_status_hc_err_cmd_seq_timeout_stat_wd = reg_wdata[13];

  assign intr_status_sched_cmd_missed_tick_stat_wd = reg_wdata[14];
  assign intr_status_enable_we = racl_addr_hit_write[30] & reg_we & !reg_error;

  assign intr_status_enable_hc_internal_err_stat_en_wd = reg_wdata[10];

  assign intr_status_enable_hc_seq_cancel_stat_en_wd = reg_wdata[11];

  assign intr_status_enable_hc_warn_cmd_seq_stall_stat_en_wd = reg_wdata[12];

  assign intr_status_enable_hc_err_cmd_seq_timeout_stat_en_wd = reg_wdata[13];

  assign intr_status_enable_sched_cmd_missed_tick_stat_en_wd = reg_wdata[14];
  assign intr_signal_enable_we = racl_addr_hit_write[31] & reg_we & !reg_error;

  assign intr_signal_enable_hc_internal_err_signal_en_wd = reg_wdata[10];

  assign intr_signal_enable_hc_seq_cancel_signal_en_wd = reg_wdata[11];

  assign intr_signal_enable_hc_warn_cmd_seq_stall_signal_en_wd = reg_wdata[12];

  assign intr_signal_enable_hc_err_cmd_seq_timeout_signal_en_wd = reg_wdata[13];

  assign intr_signal_enable_sched_cmd_missed_tick_signal_en_wd = reg_wdata[14];
  assign intr_force_we = racl_addr_hit_write[32] & reg_we & !reg_error;

  assign intr_force_hc_internal_err_force_wd = reg_wdata[10];

  assign intr_force_hc_seq_cancel_force_wd = reg_wdata[11];

  assign intr_force_hc_warn_cmd_seq_stall_force_wd = reg_wdata[12];

  assign intr_force_hc_err_cmd_seq_timeout_force_wd = reg_wdata[13];

  assign intr_force_sched_cmd_missed_tick_force_wd = reg_wdata[14];
  assign dat_section_offset_re = racl_addr_hit_read[33] & reg_re & !reg_error;
  assign dct_section_offset_re = racl_addr_hit_read[34] & reg_re & !reg_error;
  assign ring_headers_section_offset_re = racl_addr_hit_read[35] & reg_re & !reg_error;
  assign pio_section_offset_re = racl_addr_hit_read[36] & reg_re & !reg_error;
  assign ext_caps_section_offset_re = racl_addr_hit_read[37] & reg_re & !reg_error;
  assign int_ctrl_cmds_en_re = racl_addr_hit_read[38] & reg_re & !reg_error;
  assign ibi_notify_ctrl_we = racl_addr_hit_write[39] & reg_we & !reg_error;

  assign ibi_notify_ctrl_notify_hj_rejected_wd = reg_wdata[0];

  assign ibi_notify_ctrl_notify_crr_rejected_wd = reg_wdata[1];

  assign ibi_notify_ctrl_notify_ibi_rejected_wd = reg_wdata[3];
  assign ibi_data_abort_ctrl_we = racl_addr_hit_write[40] & reg_we & !reg_error;

  assign ibi_data_abort_ctrl_match_ibi_id_wd = reg_wdata[15:8];

  assign ibi_data_abort_ctrl_after_n_chunks_wd = reg_wdata[17:16];

  assign ibi_data_abort_ctrl_match_status_type_wd = reg_wdata[20:18];

  assign ibi_data_abort_ctrl_ibi_data_abort_mon_wd = reg_wdata[31];
  assign dev_ctx_base_lo_re = racl_addr_hit_read[41] & reg_re & !reg_error;
  assign dev_ctx_base_hi_re = racl_addr_hit_read[42] & reg_re & !reg_error;
  assign dev_ctx_sg_re = racl_addr_hit_read[43] & reg_re & !reg_error;
  assign command_queue_port_we = racl_addr_hit_write[44] & reg_we & !reg_error;

  assign command_queue_port_wd = reg_wdata[31:0];
  assign response_queue_port_re = racl_addr_hit_read[45] & reg_re & !reg_error;
  assign ibi_port_re = racl_addr_hit_read[46] & reg_re & !reg_error;
  assign queue_thld_ctrl_we = racl_addr_hit_write[47] & reg_we & !reg_error;

  assign queue_thld_ctrl_cmd_empty_buf_thld_wd = reg_wdata[7:0];

  assign queue_thld_ctrl_resp_buf_thld_wd = reg_wdata[15:8];

  assign queue_thld_ctrl_ibi_data_segment_size_wd = reg_wdata[23:16];

  assign queue_thld_ctrl_ibi_status_thld_wd = reg_wdata[31:24];
  assign data_buffer_thld_ctrl_we = racl_addr_hit_write[48] & reg_we & !reg_error;

  assign data_buffer_thld_ctrl_tx_buf_thld_wd = reg_wdata[2:0];

  assign data_buffer_thld_ctrl_rx_buf_thld_wd = reg_wdata[10:8];

  assign data_buffer_thld_ctrl_tx_start_thld_wd = reg_wdata[18:16];

  assign data_buffer_thld_ctrl_rx_start_thld_wd = reg_wdata[26:24];
  assign queue_size_re = racl_addr_hit_read[49] & reg_re & !reg_error;
  assign alt_queue_size_re = racl_addr_hit_read[50] & reg_re & !reg_error;
  assign pio_intr_status_we = racl_addr_hit_write[51] & reg_we & !reg_error;

  assign pio_intr_status_transfer_abort_stat_wd = reg_wdata[5];

  assign pio_intr_status_transfer_err_stat_wd = reg_wdata[9];
  assign pio_intr_status_enable_we = racl_addr_hit_write[52] & reg_we & !reg_error;

  assign pio_intr_status_enable_tx_thld_stat_en_wd = reg_wdata[0];

  assign pio_intr_status_enable_rx_thld_stat_en_wd = reg_wdata[1];

  assign pio_intr_status_enable_ibi_status_thld_stat_en_wd = reg_wdata[2];

  assign pio_intr_status_enable_cmd_queue_ready_stat_en_wd = reg_wdata[3];

  assign pio_intr_status_enable_resp_ready_stat_en_wd = reg_wdata[4];

  assign pio_intr_status_enable_transfer_abort_stat_en_wd = reg_wdata[5];

  assign pio_intr_status_enable_transfer_err_stat_en_wd = reg_wdata[9];
  assign pio_intr_signal_enable_we = racl_addr_hit_write[53] & reg_we & !reg_error;

  assign pio_intr_signal_enable_tx_thld_signal_en_wd = reg_wdata[0];

  assign pio_intr_signal_enable_rx_thld_signal_en_wd = reg_wdata[1];

  assign pio_intr_signal_enable_ibi_status_thld_signal_en_wd = reg_wdata[2];

  assign pio_intr_signal_enable_cmd_queue_ready_signal_en_wd = reg_wdata[3];

  assign pio_intr_signal_enable_resp_ready_signal_en_wd = reg_wdata[4];

  assign pio_intr_signal_enable_transfer_abort_signal_en_wd = reg_wdata[5];

  assign pio_intr_signal_enable_transfer_err_signal_en_wd = reg_wdata[9];
  assign pio_intr_force_we = racl_addr_hit_write[54] & reg_we & !reg_error;

  assign pio_intr_force_tx_thld_force_wd = reg_wdata[0];

  assign pio_intr_force_rx_thld_force_wd = reg_wdata[1];

  assign pio_intr_force_ibi_thld_force_wd = reg_wdata[2];

  assign pio_intr_force_cmd_queue_ready_force_wd = reg_wdata[3];

  assign pio_intr_force_resp_ready_force_wd = reg_wdata[4];

  assign pio_intr_force_transfer_abort_force_wd = reg_wdata[5];

  assign pio_intr_force_transfer_err_force_wd = reg_wdata[9];
  assign stby_extcap_header_re = racl_addr_hit_read[55] & reg_re & !reg_error;
  assign stby_cr_control_we = racl_addr_hit_write[56] & reg_we & !reg_error;

  assign stby_cr_control_pending_rx_nack_wd = reg_wdata[0];

  assign stby_cr_control_handoff_delay_nack_wd = reg_wdata[1];

  assign stby_cr_control_acr_fsm_op_select_wd = reg_wdata[2];

  assign stby_cr_control_prime_accept_getaccr_wd = reg_wdata[3];

  assign stby_cr_control_handoff_deep_sleep_wd = reg_wdata[4];

  assign stby_cr_control_cr_request_send_wd = reg_wdata[5];

  assign stby_cr_control_bcast_ccc_ibi_ring_wd = reg_wdata[10:8];

  assign stby_cr_control_target_xact_enable_wd = reg_wdata[12];

  assign stby_cr_control_daa_setaasa_enable_wd = reg_wdata[13];

  assign stby_cr_control_daa_setdasa_enable_wd = reg_wdata[14];

  assign stby_cr_control_daa_entdaa_enable_wd = reg_wdata[15];

  assign stby_cr_control_rstact_defbyte_02_wd = reg_wdata[20];

  assign stby_cr_control_stby_cr_enable_init_wd = reg_wdata[31:30];
  assign stby_cr_device_addr_we = racl_addr_hit_write[57] & reg_we & !reg_error;

  assign stby_cr_device_addr_static_addr_wd = reg_wdata[6:0];

  assign stby_cr_device_addr_static_addr_valid_wd = reg_wdata[15];

  assign stby_cr_device_addr_dynamic_addr_wd = reg_wdata[22:16];

  assign stby_cr_device_addr_dynamic_addr_valid_wd = reg_wdata[31];
  assign stby_cr_status_we = racl_addr_hit_write[59] & reg_we & !reg_error;

  assign stby_cr_status_ac_current_own_wd = reg_wdata[1];

  assign stby_cr_status_simple_crr_status_wd = reg_wdata[7:5];

  assign stby_cr_status_hj_req_status_wd = reg_wdata[8];
  assign stby_cr_device_char_we = racl_addr_hit_write[60] & reg_we & !reg_error;

  assign stby_cr_device_char_pid_hi_wd = reg_wdata[15:1];

  assign stby_cr_device_char_dcr_wd = reg_wdata[23:16];

  assign stby_cr_device_char_bcr_var_wd = reg_wdata[28:24];
  assign stby_cr_device_pid_lo_we = racl_addr_hit_write[61] & reg_we & !reg_error;

  assign stby_cr_device_pid_lo_wd = reg_wdata[31:0];
  assign stby_cr_intr_status_we = racl_addr_hit_write[62] & reg_we & !reg_error;

  assign stby_cr_intr_status_acr_handoff_ok_remain_stat_wd = reg_wdata[0];

  assign stby_cr_intr_status_acr_handoff_ok_primed_stat_wd = reg_wdata[1];

  assign stby_cr_intr_status_acr_handoff_err_fail_stat_wd = reg_wdata[2];

  assign stby_cr_intr_status_acr_handoff_err_m3_stat_wd = reg_wdata[3];

  assign stby_cr_intr_status_crr_response_stat_wd = reg_wdata[10];

  assign stby_cr_intr_status_stby_cr_dyn_addr_stat_wd = reg_wdata[11];

  assign stby_cr_intr_status_stby_cr_accept_nacked_stat_wd = reg_wdata[12];

  assign stby_cr_intr_status_stby_cr_accept_ok_stat_wd = reg_wdata[13];

  assign stby_cr_intr_status_stby_cr_accept_err_stat_wd = reg_wdata[14];

  assign stby_cr_intr_status_stby_cr_op_rstact_stat_wd = reg_wdata[16];

  assign stby_cr_intr_status_ccc_param_modified_stat_wd = reg_wdata[17];

  assign stby_cr_intr_status_ccc_unhandled_nack_stat_wd = reg_wdata[18];

  assign stby_cr_intr_status_ccc_fatal_rstdaa_err_stat_wd = reg_wdata[19];
  assign stby_cr_intr_signal_enable_we = racl_addr_hit_write[63] & reg_we & !reg_error;

  assign stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en_wd = reg_wdata[0];

  assign stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en_wd = reg_wdata[1];

  assign stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en_wd = reg_wdata[2];

  assign stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en_wd = reg_wdata[3];

  assign stby_cr_intr_signal_enable_crr_response_signal_en_wd = reg_wdata[10];

  assign stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en_wd = reg_wdata[11];

  assign stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en_wd = reg_wdata[12];

  assign stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en_wd = reg_wdata[13];

  assign stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en_wd = reg_wdata[14];

  assign stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en_wd = reg_wdata[16];

  assign stby_cr_intr_signal_enable_ccc_param_modified_signal_en_wd = reg_wdata[17];

  assign stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en_wd = reg_wdata[18];

  assign stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en_wd = reg_wdata[19];
  assign stby_cr_intr_force_we = racl_addr_hit_write[64] & reg_we & !reg_error;

  assign stby_cr_intr_force_crr_response_force_wd = reg_wdata[10];

  assign stby_cr_intr_force_stby_cr_dyn_addr_force_wd = reg_wdata[11];

  assign stby_cr_intr_force_stby_cr_accept_nacked_force_wd = reg_wdata[12];

  assign stby_cr_intr_force_stby_cr_accept_ok_force_wd = reg_wdata[13];

  assign stby_cr_intr_force_stby_cr_accept_err_force_wd = reg_wdata[14];

  assign stby_cr_intr_force_stby_cr_op_rstact_force_wd = reg_wdata[16];

  assign stby_cr_intr_force_ccc_param_modified_force_wd = reg_wdata[17];

  assign stby_cr_intr_force_ccc_unhandled_nack_force_wd = reg_wdata[18];

  assign stby_cr_intr_force_ccc_fatal_rstdaa_err_force_wd = reg_wdata[19];
  assign stby_cr_ccc_config_getcaps_we = racl_addr_hit_write[65] & reg_we & !reg_error;

  assign stby_cr_ccc_config_getcaps_f2_crcap1_bus_config_wd = reg_wdata[2:0];

  assign stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact_wd = reg_wdata[4];
  assign stby_cr_ccc_config_rstact_params_we = racl_addr_hit_write[66] & reg_we & !reg_error;

  assign stby_cr_ccc_config_rstact_params_rst_action_wd = reg_wdata[7:0];

  assign stby_cr_ccc_config_rstact_params_reset_time_peripheral_wd = reg_wdata[15:8];

  assign stby_cr_ccc_config_rstact_params_reset_time_target_wd = reg_wdata[23:16];

  assign stby_cr_ccc_config_rstact_params_reset_dynamic_addr_wd = reg_wdata[31];

  // Assign write-enables to checker logic vector.
  always_comb begin
    reg_we_check[0] = 1'b0;
    reg_we_check[1] = intr_enable_we;
    reg_we_check[2] = intr_test_we;
    reg_we_check[3] = alert_test_we;
    reg_we_check[4] = ctrl_we;
    reg_we_check[5] = 1'b0;
    reg_we_check[6] = phy_config_we;
    reg_we_check[7] = ctrl_txbuf_config_we;
    reg_we_check[8] = ctrl_txbuf_wptr_we;
    reg_we_check[9] = ctrl_txbuf_rptr_we;
    reg_we_check[10] = ctrl_rxbuf_config_we;
    reg_we_check[11] = ctrl_rxbuf_wptr_we;
    reg_we_check[12] = ctrl_rxbuf_rptr_we;
    reg_we_check[13] = targ_txbuf_config_we;
    reg_we_check[14] = targ_txbuf_wptr_we;
    reg_we_check[15] = targ_txbuf_rptr_we;
    reg_we_check[16] = targ_rxbuf_config_we;
    reg_we_check[17] = targ_rxbuf_wptr_we;
    reg_we_check[18] = targ_rxbuf_rptr_we;
    reg_we_check[19] = buffer_ctrl_we;
    reg_we_check[20] = targ_addr_match_we;
    reg_we_check[21] = targ_addr_mask_we;
    reg_we_check[22] = ctrl_clk_config_we;
    reg_we_check[23] = 1'b0;
    reg_we_check[24] = hc_control_we;
    reg_we_check[25] = controller_device_addr_we;
    reg_we_check[26] = 1'b0;
    reg_we_check[27] = reset_control_we;
    reg_we_check[28] = 1'b0;
    reg_we_check[29] = intr_status_we;
    reg_we_check[30] = intr_status_enable_we;
    reg_we_check[31] = intr_signal_enable_we;
    reg_we_check[32] = intr_force_we;
    reg_we_check[33] = 1'b0;
    reg_we_check[34] = 1'b0;
    reg_we_check[35] = 1'b0;
    reg_we_check[36] = 1'b0;
    reg_we_check[37] = 1'b0;
    reg_we_check[38] = 1'b0;
    reg_we_check[39] = ibi_notify_ctrl_we;
    reg_we_check[40] = ibi_data_abort_ctrl_we;
    reg_we_check[41] = 1'b0;
    reg_we_check[42] = 1'b0;
    reg_we_check[43] = 1'b0;
    reg_we_check[44] = command_queue_port_we;
    reg_we_check[45] = 1'b0;
    reg_we_check[46] = 1'b0;
    reg_we_check[47] = queue_thld_ctrl_we;
    reg_we_check[48] = data_buffer_thld_ctrl_we;
    reg_we_check[49] = 1'b0;
    reg_we_check[50] = 1'b0;
    reg_we_check[51] = pio_intr_status_we;
    reg_we_check[52] = pio_intr_status_enable_we;
    reg_we_check[53] = pio_intr_signal_enable_we;
    reg_we_check[54] = pio_intr_force_we;
    reg_we_check[55] = 1'b0;
    reg_we_check[56] = stby_cr_control_we;
    reg_we_check[57] = stby_cr_device_addr_we;
    reg_we_check[58] = 1'b0;
    reg_we_check[59] = stby_cr_status_we;
    reg_we_check[60] = stby_cr_device_char_we;
    reg_we_check[61] = stby_cr_device_pid_lo_we;
    reg_we_check[62] = stby_cr_intr_status_we;
    reg_we_check[63] = stby_cr_intr_signal_enable_we;
    reg_we_check[64] = stby_cr_intr_force_we;
    reg_we_check[65] = stby_cr_ccc_config_getcaps_we;
    reg_we_check[66] = stby_cr_ccc_config_rstact_params_we;
  end

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      racl_addr_hit_read[0]: begin
        reg_rdata_next[0] = intr_state_qs;
      end

      racl_addr_hit_read[1]: begin
        reg_rdata_next[0] = intr_enable_qs;
      end

      racl_addr_hit_read[2]: begin
        reg_rdata_next[0] = '0;
      end

      racl_addr_hit_read[3]: begin
        reg_rdata_next[0] = '0;
      end

      racl_addr_hit_read[4]: begin
        reg_rdata_next[0] = ctrl_ctrl_tx_en_qs;
        reg_rdata_next[1] = ctrl_ctrl_rx_en_qs;
        reg_rdata_next[2] = ctrl_targ_tx_en_qs;
        reg_rdata_next[3] = ctrl_targ_rx_en_qs;
        reg_rdata_next[8] = ctrl_hdr_ddr_en_qs;
        reg_rdata_next[30] = '0;
        reg_rdata_next[31] = '0;
      end

      racl_addr_hit_read[5]: begin
        reg_rdata_next[0] = status_qs;
      end

      racl_addr_hit_read[6]: begin
        reg_rdata_next[0] = phy_config_scl_hk_en_qs;
        reg_rdata_next[1] = phy_config_sda_hk_en_qs;
      end

      racl_addr_hit_read[7]: begin
        reg_rdata_next[9:0] = ctrl_txbuf_config_min_addr_qs;
        reg_rdata_next[25:16] = ctrl_txbuf_config_max_addr_qs;
        reg_rdata_next[30:28] = ctrl_txbuf_config_size_val_qs;
      end

      racl_addr_hit_read[8]: begin
        reg_rdata_next[15:0] = ctrl_txbuf_wptr_qs;
      end

      racl_addr_hit_read[9]: begin
        reg_rdata_next[15:0] = ctrl_txbuf_rptr_qs;
      end

      racl_addr_hit_read[10]: begin
        reg_rdata_next[9:0] = ctrl_rxbuf_config_min_addr_qs;
        reg_rdata_next[25:16] = ctrl_rxbuf_config_max_addr_qs;
        reg_rdata_next[30:28] = ctrl_rxbuf_config_size_val_qs;
      end

      racl_addr_hit_read[11]: begin
        reg_rdata_next[15:0] = ctrl_rxbuf_wptr_qs;
      end

      racl_addr_hit_read[12]: begin
        reg_rdata_next[15:0] = ctrl_rxbuf_rptr_qs;
      end

      racl_addr_hit_read[13]: begin
        reg_rdata_next[9:0] = targ_txbuf_config_min_addr_qs;
        reg_rdata_next[25:16] = targ_txbuf_config_max_addr_qs;
      end

      racl_addr_hit_read[14]: begin
        reg_rdata_next[15:0] = targ_txbuf_wptr_qs;
      end

      racl_addr_hit_read[15]: begin
        reg_rdata_next[15:0] = targ_txbuf_rptr_qs;
      end

      racl_addr_hit_read[16]: begin
        reg_rdata_next[9:0] = targ_rxbuf_config_min_addr_qs;
        reg_rdata_next[25:16] = targ_rxbuf_config_max_addr_qs;
      end

      racl_addr_hit_read[17]: begin
        reg_rdata_next[15:0] = targ_rxbuf_wptr_qs;
      end

      racl_addr_hit_read[18]: begin
        reg_rdata_next[15:0] = targ_rxbuf_rptr_qs;
      end

      racl_addr_hit_read[19]: begin
        reg_rdata_next[31] = '0;
      end

      racl_addr_hit_read[20]: begin
        reg_rdata_next[6:0] = targ_addr_match_addr0_qs;
        reg_rdata_next[14:8] = targ_addr_match_addr1_qs;
      end

      racl_addr_hit_read[21]: begin
        reg_rdata_next[6:0] = targ_addr_mask_mask0_qs;
        reg_rdata_next[14:8] = targ_addr_mask_mask1_qs;
      end

      racl_addr_hit_read[22]: begin
        reg_rdata_next[7:0] = ctrl_clk_config_tcbp_qs;
        reg_rdata_next[15:8] = ctrl_clk_config_tcas_qs;
        reg_rdata_next[31:16] = ctrl_clk_config_clkdiv_qs;
      end

      racl_addr_hit_read[23]: begin
        reg_rdata_next[31:0] = hci_version_qs;
      end

      racl_addr_hit_read[24]: begin
        reg_rdata_next[0] = hc_control_iba_include_qs;
        reg_rdata_next[3] = hc_control_autocmd_data_rpt_qs;
        reg_rdata_next[4] = hc_control_data_byte_order_mode_qs;
        reg_rdata_next[6] = hc_control_mode_selector_qs;
        reg_rdata_next[7] = hc_control_i2c_dev_present_qs;
        reg_rdata_next[8] = hc_control_hot_join_ctrl_qs;
        reg_rdata_next[12] = hc_control_halt_on_cmd_seq_timeout_qs;
        reg_rdata_next[29] = hc_control_abort_qs;
        reg_rdata_next[30] = hc_control_resume_qs;
        reg_rdata_next[31] = hc_control_bus_enable_qs;
      end

      racl_addr_hit_read[25]: begin
        reg_rdata_next[22:16] = controller_device_addr_dynamic_addr_qs;
        reg_rdata_next[31] = controller_device_addr_dynamic_addr_valid_qs;
      end

      racl_addr_hit_read[26]: begin
        reg_rdata_next[2] = hc_capabilities_combo_command_qs;
        reg_rdata_next[3] = hc_capabilities_auto_command_qs;
        reg_rdata_next[5] = hc_capabilities_standby_cr_cap_qs;
        reg_rdata_next[6] = hc_capabilities_hdr_ddr_en_qs;
        reg_rdata_next[7] = hc_capabilities_hdr_ts_en_qs;
        reg_rdata_next[10] = hc_capabilities_cmd_ccc_defbyte_qs;
        reg_rdata_next[11] = hc_capabilities_ibi_data_abort_en_qs;
        reg_rdata_next[12] = hc_capabilities_ibi_credit_count_en_qs;
        reg_rdata_next[13] = hc_capabilities_schedule_commands_en_qs;
        reg_rdata_next[21:20] = hc_capabilities_cmd_size_qs;
        reg_rdata_next[28] = hc_capabilities_sg_capability_cr_en_qs;
        reg_rdata_next[29] = hc_capabilities_sg_capability_ibi_en_qs;
        reg_rdata_next[30] = hc_capabilities_sg_capability_dc_en_qs;
      end

      racl_addr_hit_read[27]: begin
        reg_rdata_next[0] = reset_control_soft_rst_qs;
        reg_rdata_next[1] = reset_control_cmd_queue_rst_qs;
        reg_rdata_next[2] = reset_control_resp_queue_rst_qs;
        reg_rdata_next[3] = reset_control_tx_fifo_rst_qs;
        reg_rdata_next[4] = reset_control_rx_fifo_rst_qs;
        reg_rdata_next[5] = reset_control_ibi_queue_rst_qs;
      end

      racl_addr_hit_read[28]: begin
        reg_rdata_next[2] = present_state_qs;
      end

      racl_addr_hit_read[29]: begin
        reg_rdata_next[10] = intr_status_hc_internal_err_stat_qs;
        reg_rdata_next[11] = intr_status_hc_seq_cancel_stat_qs;
        reg_rdata_next[12] = intr_status_hc_warn_cmd_seq_stall_stat_qs;
        reg_rdata_next[13] = intr_status_hc_err_cmd_seq_timeout_stat_qs;
        reg_rdata_next[14] = intr_status_sched_cmd_missed_tick_stat_qs;
      end

      racl_addr_hit_read[30]: begin
        reg_rdata_next[10] = intr_status_enable_hc_internal_err_stat_en_qs;
        reg_rdata_next[11] = intr_status_enable_hc_seq_cancel_stat_en_qs;
        reg_rdata_next[12] = intr_status_enable_hc_warn_cmd_seq_stall_stat_en_qs;
        reg_rdata_next[13] = intr_status_enable_hc_err_cmd_seq_timeout_stat_en_qs;
        reg_rdata_next[14] = intr_status_enable_sched_cmd_missed_tick_stat_en_qs;
      end

      racl_addr_hit_read[31]: begin
        reg_rdata_next[10] = intr_signal_enable_hc_internal_err_signal_en_qs;
        reg_rdata_next[11] = intr_signal_enable_hc_seq_cancel_signal_en_qs;
        reg_rdata_next[12] = intr_signal_enable_hc_warn_cmd_seq_stall_signal_en_qs;
        reg_rdata_next[13] = intr_signal_enable_hc_err_cmd_seq_timeout_signal_en_qs;
        reg_rdata_next[14] = intr_signal_enable_sched_cmd_missed_tick_signal_en_qs;
      end

      racl_addr_hit_read[32]: begin
        reg_rdata_next[10] = '0;
        reg_rdata_next[11] = '0;
        reg_rdata_next[12] = '0;
        reg_rdata_next[13] = '0;
        reg_rdata_next[14] = '0;
      end

      racl_addr_hit_read[33]: begin
        reg_rdata_next[11:0] = dat_section_offset_table_offset_qs;
        reg_rdata_next[18:12] = dat_section_offset_table_size_qs;
        reg_rdata_next[31:28] = dat_section_offset_entry_size_qs;
      end

      racl_addr_hit_read[34]: begin
        reg_rdata_next[11:0] = dct_section_offset_table_offset_qs;
        reg_rdata_next[18:12] = dct_section_offset_table_size_qs;
        reg_rdata_next[31:28] = dct_section_offset_entry_size_qs;
      end

      racl_addr_hit_read[35]: begin
        reg_rdata_next[15:0] = ring_headers_section_offset_qs;
      end

      racl_addr_hit_read[36]: begin
        reg_rdata_next[15:0] = pio_section_offset_qs;
      end

      racl_addr_hit_read[37]: begin
        reg_rdata_next[15:0] = ext_caps_section_offset_qs;
      end

      racl_addr_hit_read[38]: begin
        reg_rdata_next[0] = int_ctrl_cmds_en_icc_support_qs;
        reg_rdata_next[15:1] = int_ctrl_cmds_en_mipi_cmds_supported_qs;
      end

      racl_addr_hit_read[39]: begin
        reg_rdata_next[0] = ibi_notify_ctrl_notify_hj_rejected_qs;
        reg_rdata_next[1] = ibi_notify_ctrl_notify_crr_rejected_qs;
        reg_rdata_next[3] = ibi_notify_ctrl_notify_ibi_rejected_qs;
      end

      racl_addr_hit_read[40]: begin
        reg_rdata_next[15:8] = ibi_data_abort_ctrl_match_ibi_id_qs;
        reg_rdata_next[17:16] = ibi_data_abort_ctrl_after_n_chunks_qs;
        reg_rdata_next[20:18] = ibi_data_abort_ctrl_match_status_type_qs;
        reg_rdata_next[31] = ibi_data_abort_ctrl_ibi_data_abort_mon_qs;
      end

      racl_addr_hit_read[41]: begin
        reg_rdata_next[31:0] = dev_ctx_base_lo_qs;
      end

      racl_addr_hit_read[42]: begin
        reg_rdata_next[31:0] = dev_ctx_base_hi_qs;
      end

      racl_addr_hit_read[43]: begin
        reg_rdata_next[15:0] = dev_ctx_sg_list_size_qs;
        reg_rdata_next[31] = dev_ctx_sg_blp_qs;
      end

      racl_addr_hit_read[44]: begin
        reg_rdata_next[31:0] = '0;
      end

      racl_addr_hit_read[45]: begin
        reg_rdata_next[31:0] = response_queue_port_qs;
      end

      racl_addr_hit_read[46]: begin
        reg_rdata_next[31:0] = ibi_port_qs;
      end

      racl_addr_hit_read[47]: begin
        reg_rdata_next[7:0] = queue_thld_ctrl_cmd_empty_buf_thld_qs;
        reg_rdata_next[15:8] = queue_thld_ctrl_resp_buf_thld_qs;
        reg_rdata_next[23:16] = queue_thld_ctrl_ibi_data_segment_size_qs;
        reg_rdata_next[31:24] = queue_thld_ctrl_ibi_status_thld_qs;
      end

      racl_addr_hit_read[48]: begin
        reg_rdata_next[2:0] = data_buffer_thld_ctrl_tx_buf_thld_qs;
        reg_rdata_next[10:8] = data_buffer_thld_ctrl_rx_buf_thld_qs;
        reg_rdata_next[18:16] = data_buffer_thld_ctrl_tx_start_thld_qs;
        reg_rdata_next[26:24] = data_buffer_thld_ctrl_rx_start_thld_qs;
      end

      racl_addr_hit_read[49]: begin
        reg_rdata_next[7:0] = queue_size_cr_queue_size_qs;
        reg_rdata_next[15:8] = queue_size_ibi_status_size_qs;
        reg_rdata_next[23:16] = queue_size_rx_data_buffer_size_qs;
        reg_rdata_next[31:24] = queue_size_tx_data_buffer_size_qs;
      end

      racl_addr_hit_read[50]: begin
        reg_rdata_next[7:0] = alt_queue_size_alt_resp_queue_size_qs;
        reg_rdata_next[24] = alt_queue_size_alt_resp_queue_en_qs;
        reg_rdata_next[28] = alt_queue_size_ext_ibi_queue_en_qs;
      end

      racl_addr_hit_read[51]: begin
        reg_rdata_next[0] = pio_intr_status_tx_thld_stat_qs;
        reg_rdata_next[1] = pio_intr_status_rx_thld_stat_qs;
        reg_rdata_next[2] = pio_intr_status_ibi_status_thld_stat_qs;
        reg_rdata_next[3] = pio_intr_status_cmd_queue_ready_stat_qs;
        reg_rdata_next[4] = pio_intr_status_resp_ready_stat_qs;
        reg_rdata_next[5] = pio_intr_status_transfer_abort_stat_qs;
        reg_rdata_next[9] = pio_intr_status_transfer_err_stat_qs;
      end

      racl_addr_hit_read[52]: begin
        reg_rdata_next[0] = pio_intr_status_enable_tx_thld_stat_en_qs;
        reg_rdata_next[1] = pio_intr_status_enable_rx_thld_stat_en_qs;
        reg_rdata_next[2] = pio_intr_status_enable_ibi_status_thld_stat_en_qs;
        reg_rdata_next[3] = pio_intr_status_enable_cmd_queue_ready_stat_en_qs;
        reg_rdata_next[4] = pio_intr_status_enable_resp_ready_stat_en_qs;
        reg_rdata_next[5] = pio_intr_status_enable_transfer_abort_stat_en_qs;
        reg_rdata_next[9] = pio_intr_status_enable_transfer_err_stat_en_qs;
      end

      racl_addr_hit_read[53]: begin
        reg_rdata_next[0] = pio_intr_signal_enable_tx_thld_signal_en_qs;
        reg_rdata_next[1] = pio_intr_signal_enable_rx_thld_signal_en_qs;
        reg_rdata_next[2] = pio_intr_signal_enable_ibi_status_thld_signal_en_qs;
        reg_rdata_next[3] = pio_intr_signal_enable_cmd_queue_ready_signal_en_qs;
        reg_rdata_next[4] = pio_intr_signal_enable_resp_ready_signal_en_qs;
        reg_rdata_next[5] = pio_intr_signal_enable_transfer_abort_signal_en_qs;
        reg_rdata_next[9] = pio_intr_signal_enable_transfer_err_signal_en_qs;
      end

      racl_addr_hit_read[54]: begin
        reg_rdata_next[0] = '0;
        reg_rdata_next[1] = '0;
        reg_rdata_next[2] = '0;
        reg_rdata_next[3] = '0;
        reg_rdata_next[4] = '0;
        reg_rdata_next[5] = '0;
        reg_rdata_next[9] = '0;
      end

      racl_addr_hit_read[55]: begin
        reg_rdata_next[7:0] = stby_extcap_header_cap_id_qs;
        reg_rdata_next[23:8] = stby_extcap_header_cap_length_qs;
      end

      racl_addr_hit_read[56]: begin
        reg_rdata_next[0] = stby_cr_control_pending_rx_nack_qs;
        reg_rdata_next[1] = stby_cr_control_handoff_delay_nack_qs;
        reg_rdata_next[2] = stby_cr_control_acr_fsm_op_select_qs;
        reg_rdata_next[3] = stby_cr_control_prime_accept_getaccr_qs;
        reg_rdata_next[4] = stby_cr_control_handoff_deep_sleep_qs;
        reg_rdata_next[5] = stby_cr_control_cr_request_send_qs;
        reg_rdata_next[10:8] = stby_cr_control_bcast_ccc_ibi_ring_qs;
        reg_rdata_next[12] = stby_cr_control_target_xact_enable_qs;
        reg_rdata_next[13] = stby_cr_control_daa_setaasa_enable_qs;
        reg_rdata_next[14] = stby_cr_control_daa_setdasa_enable_qs;
        reg_rdata_next[15] = stby_cr_control_daa_entdaa_enable_qs;
        reg_rdata_next[20] = stby_cr_control_rstact_defbyte_02_qs;
        reg_rdata_next[31:30] = stby_cr_control_stby_cr_enable_init_qs;
      end

      racl_addr_hit_read[57]: begin
        reg_rdata_next[6:0] = stby_cr_device_addr_static_addr_qs;
        reg_rdata_next[15] = stby_cr_device_addr_static_addr_valid_qs;
        reg_rdata_next[22:16] = stby_cr_device_addr_dynamic_addr_qs;
        reg_rdata_next[31] = stby_cr_device_addr_dynamic_addr_valid_qs;
      end

      racl_addr_hit_read[58]: begin
        reg_rdata_next[5] = stby_cr_capabilities_simple_crr_support_qs;
        reg_rdata_next[12] = stby_cr_capabilities_target_xact_support_qs;
        reg_rdata_next[13] = stby_cr_capabilities_daa_setaasa_support_qs;
        reg_rdata_next[14] = stby_cr_capabilities_daa_setdasa_support_qs;
        reg_rdata_next[15] = stby_cr_capabilities_daa_entdaa_support_qs;
      end

      racl_addr_hit_read[59]: begin
        reg_rdata_next[1] = stby_cr_status_ac_current_own_qs;
        reg_rdata_next[7:5] = stby_cr_status_simple_crr_status_qs;
        reg_rdata_next[8] = stby_cr_status_hj_req_status_qs;
      end

      racl_addr_hit_read[60]: begin
        reg_rdata_next[15:1] = stby_cr_device_char_pid_hi_qs;
        reg_rdata_next[23:16] = stby_cr_device_char_dcr_qs;
        reg_rdata_next[28:24] = stby_cr_device_char_bcr_var_qs;
        reg_rdata_next[31:29] = stby_cr_device_char_bcr_fixed_qs;
      end

      racl_addr_hit_read[61]: begin
        reg_rdata_next[31:0] = stby_cr_device_pid_lo_qs;
      end

      racl_addr_hit_read[62]: begin
        reg_rdata_next[0] = stby_cr_intr_status_acr_handoff_ok_remain_stat_qs;
        reg_rdata_next[1] = stby_cr_intr_status_acr_handoff_ok_primed_stat_qs;
        reg_rdata_next[2] = stby_cr_intr_status_acr_handoff_err_fail_stat_qs;
        reg_rdata_next[3] = stby_cr_intr_status_acr_handoff_err_m3_stat_qs;
        reg_rdata_next[10] = stby_cr_intr_status_crr_response_stat_qs;
        reg_rdata_next[11] = stby_cr_intr_status_stby_cr_dyn_addr_stat_qs;
        reg_rdata_next[12] = stby_cr_intr_status_stby_cr_accept_nacked_stat_qs;
        reg_rdata_next[13] = stby_cr_intr_status_stby_cr_accept_ok_stat_qs;
        reg_rdata_next[14] = stby_cr_intr_status_stby_cr_accept_err_stat_qs;
        reg_rdata_next[16] = stby_cr_intr_status_stby_cr_op_rstact_stat_qs;
        reg_rdata_next[17] = stby_cr_intr_status_ccc_param_modified_stat_qs;
        reg_rdata_next[18] = stby_cr_intr_status_ccc_unhandled_nack_stat_qs;
        reg_rdata_next[19] = stby_cr_intr_status_ccc_fatal_rstdaa_err_stat_qs;
      end

      racl_addr_hit_read[63]: begin
        reg_rdata_next[0] = stby_cr_intr_signal_enable_acr_handoff_ok_remain_signal_en_qs;
        reg_rdata_next[1] = stby_cr_intr_signal_enable_acr_handoff_ok_primed_signal_en_qs;
        reg_rdata_next[2] = stby_cr_intr_signal_enable_acr_handoff_err_fail_signal_en_qs;
        reg_rdata_next[3] = stby_cr_intr_signal_enable_acr_handoff_err_m3_signal_en_qs;
        reg_rdata_next[10] = stby_cr_intr_signal_enable_crr_response_signal_en_qs;
        reg_rdata_next[11] = stby_cr_intr_signal_enable_stby_cr_dyn_addr_signal_en_qs;
        reg_rdata_next[12] = stby_cr_intr_signal_enable_stby_cr_accept_nacked_signal_en_qs;
        reg_rdata_next[13] = stby_cr_intr_signal_enable_stby_cr_accept_ok_signal_en_qs;
        reg_rdata_next[14] = stby_cr_intr_signal_enable_stby_cr_accept_err_signal_en_qs;
        reg_rdata_next[16] = stby_cr_intr_signal_enable_stby_cr_op_rstact_signal_en_qs;
        reg_rdata_next[17] = stby_cr_intr_signal_enable_ccc_param_modified_signal_en_qs;
        reg_rdata_next[18] = stby_cr_intr_signal_enable_ccc_unhandled_nack_signal_en_qs;
        reg_rdata_next[19] = stby_cr_intr_signal_enable_ccc_fatal_rstdaa_err_signal_en_qs;
      end

      racl_addr_hit_read[64]: begin
        reg_rdata_next[10] = '0;
        reg_rdata_next[11] = '0;
        reg_rdata_next[12] = '0;
        reg_rdata_next[13] = '0;
        reg_rdata_next[14] = '0;
        reg_rdata_next[16] = '0;
        reg_rdata_next[17] = '0;
        reg_rdata_next[18] = '0;
        reg_rdata_next[19] = '0;
      end

      racl_addr_hit_read[65]: begin
        reg_rdata_next[2:0] = stby_cr_ccc_config_getcaps_f2_crcap1_bus_config_qs;
        reg_rdata_next[4] = stby_cr_ccc_config_getcaps_f2_crcap2_dev_interact_qs;
      end

      racl_addr_hit_read[66]: begin
        reg_rdata_next[7:0] = stby_cr_ccc_config_rstact_params_rst_action_qs;
        reg_rdata_next[15:8] = stby_cr_ccc_config_rstact_params_reset_time_peripheral_qs;
        reg_rdata_next[23:16] = stby_cr_ccc_config_rstact_params_reset_time_target_qs;
        reg_rdata_next[31] = stby_cr_ccc_config_rstact_params_reset_dynamic_addr_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  assign shadow_busy = 1'b0;

  // register busy
  assign reg_busy = shadow_busy;

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;
  logic unused_policy_sel;
  assign unused_policy_sel = ^racl_policies_i;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
