// Seed: 1911574387
`celldefine
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  type_6(
      id_0, 1, id_1
  );
endmodule
