// Seed: 4106858035
module module_0 (
    input supply0 id_0
);
  logic id_2;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    output logic id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    output uwire id_6,
    input supply1 id_7,
    input wire id_8
);
  module_0 modCall_1 (id_3);
  always begin : LABEL_0
    id_2 <= 1;
    id_0 = id_7;
  end
  xnor primCall (id_0, id_7, id_5, id_8);
endmodule
module module_2 (
    input tri id_0,
    input wor id_1
);
  wire id_3;
  ;
  wire id_4, id_5;
  logic \id_6 ;
  module_0 modCall_1 (id_1);
endmodule
