#include "Mobv3SSDLiteKernels.h"
L1_CL_MEM AT_L1_POINTER Mobv3SSDLite_L1_Memory;
L2_MEM AT_L2_POINTER Mobv3SSDLite_L2_Memory;
L2_MEM AT_L2_POINTER Mobv3SSDLite_L2_Memory_Dyn;
AT_DEFAULTRAM_POINTER Mobv3SSDLite_L3_Memory;
AT_DEFAULTRAM_POINTER Mobv3SSDLite_L3_Memory_Dyn;
extern AT_DEFAULTRAM_T DefaultRam;
static AT_DEFAULTFLASH_FS_T DefaultFlash;
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S3_Conv2d_16x3x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	Ker_MM_Conv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_6_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 16, Tiled: 1][Tile0 Dim: 26][D0 Dim: Init: 3, Tiled: 1]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 26 logical tiles, 26 physical tiles
			Total Size: 327680 [Tile0, 26:[160x5, 24:160x5, 160x3], 16][D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]][Tile0, 26:[160x5], 16]
		Tile0: [0, 12800, 16], Tile1: [12800, 12800, 16], Tile2; [25600, 12800, 16]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 26 logical tiles, 26 physical tiles
			Total Size: 245760 [Tile0, 26:[320x10, 24:320x11, 320x7], 3][D0, [0 x 3, 3]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 26:[320x10, 24:320x11, 320x7], 3][D0, [0 x 3, 3]]
		Tile0: [0, 9600, 9600], Tile1: [8640, 10560, 10560], Tile2; [18240, 10560, 10560]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 432 [D1, [0 x 432, 432]][D0, [0 x 27, 27]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 432, 432]][D0, [0 x 27, 27]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 26 logical tiles, 1 physical tiles
			Total Size: 432 [Tile0, 26:[432x1, 24:432x1, 432x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 26:[432x1, 24:432x1, 432x1], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 26 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 26:[1x1, 24:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 26:[1x1, 24:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (320);
	KerArg0->Fx = (unsigned char) (3);
	KerArg0->Fy = (unsigned char) (3);
	KerArg0->Sx = (unsigned char) (2);
	KerArg0->Sy = (unsigned char) (2);
	KerArg0->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+21648);
	KerArg0->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+21552);
	KerArg0->InFeat = (unsigned short int) (3);
	KerArg0->OutFeat = (unsigned short int) (16);
	KerArg0->Wo = (unsigned short int) (160);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+21616);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+21632);
	KerArg0->ColBuff = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Infos = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+47680);
	KerArg1->W = (unsigned short int) (16);
	KerArg1->H = (unsigned short int) (160);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=12800; _LC_Out=16;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+432+0), 9600, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21552), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21616), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21632), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21648), 432, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47680), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<26; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==25), T0Ind_NextLast = ((T0Ind+1)==25);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (9600-(960*(T0Ind==0))); _SN_In = (((T0Ind_NextLast)?2240:3520)*(3)); 
			} else if (!(1)) {
				_N_In = _N_In + (-239040); _SN_In = (3200*(3)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+432+10560*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+432+10560*((T0Ind_Total)%2));
				KerArg0->H = (unsigned short int) (((T0Ind_Last)?7:11)-1*(T0Ind==0));
				KerArg0->FirstTile = (unsigned char) ((T0Ind==0));
				KerArg0->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
				KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+22080+12800*((T0Ind_Total)%2));
				KerArg0->Ho = (unsigned short int) (T0Ind_Last?3:5);
				AT_FORK(gap_ncore(), (void *) Ker_MM_Conv2D_HWC_SQ8, (void *) KerArg0);
				__CALL(Ker_MM_Conv2D_HWC_SQ8, KerArg0);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg1->expr_6_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+22080+12800*((T0Ind_Total)%2));
			KerArg1->expr_6_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+22080+12800*((T0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) (T0Ind_Last?3:5);
			AT_FORK(gap_ncore(), (void *) expr_6, (void *) KerArg1);
			__CALL(expr_6, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+12800*((T0Ind_Total+-1)%2)),
						_SP_Out, 16, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+12800*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22080+12800*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (12800); _LC_Out = (16); _SC_Out = (((T0Ind_NextLast)?480:800)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+12800*((T0Ind_Total+-1)%2)), _SP_Out, 16, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S6_Conv2d_16x3x3x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 43][D0 Dim: Init: 16, Tiled: 2]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 86 logical tiles, 86 physical tiles
			Total Size: 327680 [Tile0, 43:[160x4, 41:160x5, 160x3], 16][D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[160x4, 41:160x5, 160x3], 16][D0, [1 x 8, 8]]
		Tile0: [0, 5120, 8], Tile1: [8, 5120, 8], Tile2; [5120, 6400, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 86 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [1 x 163840, 163840]][Tile0, 43:[160x4, 41:160x5, 160x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[160x4, 160x3], 1][D0, [1 x 163840, 163840]]
		Tile0: [0, 6400, 800], Tile1: [0, 6400, 800], Tile2; [0, 6400, 800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 32, 32]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 8, 8]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 8, 8]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [1 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 72, 72]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 86 logical tiles, 86 physical tiles
			Total Size: 327680 [Tile0, 43:[160x3, 41:160x3, 160x2], 16][D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[160x3, 41:160x3, 160x2], 16][D0, [1 x 8, 8]]
		Tile0: [0, 3840, 8], Tile1: [8, 3840, 8], Tile2; [7680, 3840, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 86 logical tiles, 1 physical tiles
			Total Size: 1310720 [Tile0, 43:[160x3, 41:160x3, 160x2], 64][D0, [1 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[160x3, 41:160x3, 160x2], 64][D0, [1 x 32, 32]]
		Tile0: [0, 15360, 32], Tile1: [0, 15360, 32], Tile2; [0, 15360, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 43:[1x1, 41:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[1x1, 41:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (160);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg1->W = (unsigned short int) (160);
	KerArg1->UsedW = (unsigned short int) (160);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (16);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+19296);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+19200);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+27120);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+27120);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (160);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+19264);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+19280);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+42480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+7680+0), 5120, 16, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+7680+6400), 5120, 16, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+7680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5120, 0, DmaR_Evt1);
	_NN_In=8; _SN_In=5120;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19200), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19264), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19280), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19296), 144, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=3840; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42480), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<43; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==42), T0Ind_NextLast = ((T0Ind+1)==42), T0Ind_NextNextLast = ((T0Ind+2)==42);
		for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1), D0Ind_NextNextLast = ((D0Ind+2)==1);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(1)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_Last)?480:(800-160*(T0Ind==0)))*_LNN_In); 
				} else if (!(T0Ind_Last)) {
					_NN_In = _NN_In + (7680-(2560*(T0Ind==0)))+(-8); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?480:800)*_LNN_In); 
				}
			} else if (!(T0Ind_Last)) {
				_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?480:800)*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+7680+6400*((D0Ind_Total)%2)),
						1*(_SNN_In), 16, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+7680+6400*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+6400*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+6400*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?3:5)-1*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?3:5)-1*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?3:5)-1*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+19296+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+19200+((D0Ind)*32));
			KerArg1->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+42480))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+19440+3840*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?2:3);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+19264+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+19280+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+3840*((D0Ind_Total+-1)%2)),
						_SP_Out, 16, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+3840*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19440+3840*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?320:480)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (7680)+(-8); _LC_Out = (8); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+3840*((D0Ind_Total+-1)%2)), _SP_Out, 16, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S9_Conv2d_16x1x1x16(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 29][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 29 logical tiles, 29 physical tiles
			Total Size: 327680 [Tile1, 29:[16x728, 27:16x728, 16x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 29:[16x728, 27:16x728, 16x96], 1]
		Tile0: [0, 11648, 11648], Tile1: [11648, 11648, 11648], Tile2; [23296, 11648, 11648]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[16x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[16x16], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x16], 4]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 29 logical tiles, 29 physical tiles
			Total Size: 327680 [Tile1, 29:[16x728, 27:16x728, 16x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 29:[16x728, 27:16x728, 16x96], 1]
		Tile0: [0, 11648, 11648], Tile1: [11648, 11648, 11648], Tile2; [23296, 11648, 11648]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 1:[1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x16], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 1:[1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x16], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (16);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+46592);
	KerArg0->W_In2 = (unsigned short int) (16);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46848);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46912);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46928);
	KerArg0->W_Out = (unsigned short int) (16);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46944);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 11648, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+11648), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11648), 11648, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11648, 0, DmaR_Evt1);
	_NN_In1=11648; _SN_In1=11648;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46592), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46848), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11648;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46912), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46928), 16, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46944), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<29; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==28), T1Ind_NextLast = ((T1Ind+1)==28), T1Ind_NextNextLast = ((T1Ind+2)==28);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11648); _SNN_In1 = ((T1Ind_NextNextLast)?1536:11648); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11648*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11648*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11648*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11648*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?96:728);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23296+11648*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*16);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+46944))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+23296+11648*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR2);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+23296+11648*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23296+11648*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (11648); _SC_Out = ((T1Ind_NextLast)?1536:11648); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+23296+11648*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S10_MatAdd_128x160x16(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR3, *UchanHR3 = &_UchanHR3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 42]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 42 logical tiles, 42 physical tiles
			Total Size: 327680 [Tile0, 42:[1x7962, 40:1x7962, 1x1238], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 42:[1x7962, 40:1x7962, 1x1238], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 42 logical tiles, 42 physical tiles
			Total Size: 327680 [Tile0, 42:[1x7962, 40:1x7962, 1x1238], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 42:[1x7962, 40:1x7962, 1x1238], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 42 logical tiles, 42 physical tiles
			Total Size: 327680 [Tile0, 42:[1x7962, 40:1x7962, 1x1238], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 42:[1x7962, 40:1x7962, 1x1238], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 42 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 42:[1x1, 40:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 42:[1x1, 40:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+31856+0), 7962, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+7962), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+31856+7964), 7962, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+31856+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_NN_In1=7962; _SN_In1=7962;
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+15928+0), 7962, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+7962), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+15928+7964), 7962, 0, UchanHR2);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+15928+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_NN_In2=7962; _SN_In2=7962;
	_C_Out=0; _SC_Out=7962;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<42; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==41), T0Ind_NextLast = ((T0Ind+1)==41), T0Ind_NextNextLast = ((T0Ind+2)==41);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7962); _SNN_In1 = ((T0Ind_NextNextLast)?1238:7962); 
			}
		}
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (7962); _SNN_In2 = ((T0Ind_NextNextLast)?1238:7962); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+31856+7964*((T0Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+31856+7964*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+15928+7964*((T0Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR2);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+15928+7964*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1238:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7964*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR3);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7964*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SN_In2 = _SNN_In2;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?1238:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7964*((T0Ind_Total+-1)%2)), _SP_Out, 1, UchanHR3);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S13_Conv2d_64x1x1x16_Relu(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46224 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 74][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 74 logical tiles, 74 physical tiles
			Total Size: 327680 [Tile1, 74:[16x280, 72:16x280, 16x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 74:[16x280, 72:16x280, 16x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[16x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[16x64], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 74 logical tiles, 74 physical tiles
			Total Size: 1310720 [Tile1, 74:[64x280, 72:64x280, 64x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 74:[64x280, 72:64x280, 64x40], 1]
		Tile0: [0, 17920, 17920], Tile1: [17920, 17920, 17920], Tile2; [35840, 17920, 17920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (16);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+44800);
	KerArg0->W_In2 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45824);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46080);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46144);
	KerArg0->W_Out = (unsigned short int) (64);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46208);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+0), 4480, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+4480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+4480), 4480, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 0, DmaR_Evt1);
	_NN_In1=4480; _SN_In1=4480;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44800), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45824), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=17920;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46080), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46144), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46208), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<74; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==73), T1Ind_NextLast = ((T1Ind+1)==73), T1Ind_NextNextLast = ((T1Ind+2)==73);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (4480); _SNN_In1 = ((T1Ind_NextNextLast)?640:4480); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+4480*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+4480*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:280);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+17920*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+46208))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+17920*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR2);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+17920*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+17920*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (17920); _SC_Out = ((T1Ind_NextLast)?2560:17920); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+17920*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S16_Conv2d_64x3x3x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 39376 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 22][D0 Dim: Init: 64, Tiled: 8]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 176 logical tiles, 176 physical tiles
			Total Size: 327680 [Tile0, 22:[80x3, 20:80x3, 80x1], 64][D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[80x3, 20:80x3, 80x1], 64][D0, [7 x 8, 8]]
		Tile0: [0, 1920, 8], Tile1: [8, 1920, 8], Tile2; [16, 1920, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 176 logical tiles, 1 physical tiles
			Total Size: 1310720 [D0, [7 x 163840, 163840]][Tile0, 22:[160x6, 20:160x7, 160x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[160x6, 6:160x7, 160x3], 1][D0, [7 x 163840, 163840]]
		Tile0: [0, 8960, 1120], Tile1: [0, 8960, 1120], Tile2; [0, 8960, 1120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [7 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 32, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [7 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 72, 72]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 176 logical tiles, 176 physical tiles
			Total Size: 1310720 [Tile0, 22:[160x6, 20:160x7, 160x3], 64][D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[160x6, 20:160x7, 160x3], 64][D0, [7 x 8, 8]]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 176 logical tiles, 1 physical tiles
			Total Size: 1310720 [Tile0, 22:[80x3, 20:80x3, 80x1], 256][D0, [7 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[80x3, 20:80x3, 80x1], 256][D0, [7 x 32, 32]]
		Tile0: [0, 7680, 32], Tile1: [0, 7680, 32], Tile2; [0, 7680, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 22:[1x1, 20:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[1x1, 20:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+17920);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (160);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+17920);
	KerArg1->W = (unsigned short int) (160);
	KerArg1->UsedW = (unsigned short int) (160);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (64);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+27264);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+31680);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+31680);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (80);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+27136);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+27200);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+39360);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=1920; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27136), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27200), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27264), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 7680, 64, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+8960), 7680, 64, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7680, 0, DmaR_Evt5);
	_NN_In=8; _SN_In=7680;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<22; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==21), T0Ind_NextLast = ((T0Ind+1)==21), T0Ind_NextNextLast = ((T0Ind+2)==21);
		for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7), D0Ind_NextNextLast = ((D0Ind+2)==7);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_Last)?480:(1120-160*(T0Ind==0)))*_LNN_In); 
				} else if (!(T0Ind_Last)) {
					_NN_In = _NN_In + (61440-(10240*(T0Ind==0)))+(-56); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?480:1120)*_LNN_In); 
				}
			} else if (!(T0Ind_Last)) {
				_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?480:1120)*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+8960*((D0Ind_Total)%2)),
						1*(_SNN_In), 64, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+8960*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+8960*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+8960*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?3:7)-1*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?3:7)-1*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?3:7)-1*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+27264+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880+((D0Ind)*32));
			KerArg1->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+39360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+27840+1920*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+27136+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+27200+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+17920+1920*((D0Ind_Total+-1)%2)),
						_SP_Out, 64, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+17920+1920*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27840+1920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?80:240)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (15360)+(-56); _LC_Out = (8); _SC_Out = (((T0Ind_NextLast)?80:240)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+17920+1920*((D0Ind_Total+-1)%2)), _SP_Out, 64, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S19_Conv2d_24x1x1x64(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45344 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 21][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 21 logical tiles, 21 physical tiles
			Total Size: 327680 [Tile1, 21:[64x248, 19:64x248, 64x160], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 21:[64x248, 19:64x248, 64x160], 1]
		Tile0: [0, 15872, 15872], Tile1: [15872, 15872, 15872], Tile2; [31744, 15872, 15872]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[64x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x24], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 21 physical tiles
			Total Size: 122880 [Tile1, 21:[24x248, 19:24x248, 24x160], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 21:[24x248, 19:24x248, 24x160], 1]
		Tile0: [0, 5952, 5952], Tile1: [5952, 5952, 5952], Tile2; [11904, 5952, 5952]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+43648);
	KerArg0->W_In2 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45184);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45280);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45304);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+45328);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+0), 15872, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+15872), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+15872), 15872, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 15872, 0, DmaR_Evt1);
	_NN_In1=15872; _SN_In1=15872;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43648), 1536, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45184), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=5952;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45280), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45304), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45328), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<21; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==20), T1Ind_NextLast = ((T1Ind+1)==20), T1Ind_NextNextLast = ((T1Ind+2)==20);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (15872); _SNN_In1 = ((T1Ind_NextNextLast)?10240:15872); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+15872*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+15872*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+15872*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+15872*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?160:248);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31744+5952*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+45328))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31744+5952*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (5952); _SC_Out = ((T1Ind_NextLast)?3840:5952); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S22_Conv2d_72x1x1x24_Relu(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45184 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 23][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 122880 [Tile1, 23:[24x224, 21:24x224, 24x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[24x224, 21:24x224, 24x192], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile0, 1:[24x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x72], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x72], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 4]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 368640 [Tile1, 23:[72x224, 21:72x224, 72x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[72x224, 21:72x224, 72x192], 1]
		Tile0: [0, 16128, 16128], Tile1: [16128, 16128, 16128], Tile2; [32256, 16128, 16128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+43008);
	KerArg0->W_In2 = (unsigned short int) (72);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44736);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45024);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45096);
	KerArg0->W_Out = (unsigned short int) (72);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+45168);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5376, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43008), 1728, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44736), 288, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16128;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45024), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45096), 72, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45168), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<23; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==22), T1Ind_NextLast = ((T1Ind+1)==22);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (5376); _SN_In1 = ((T1Ind_NextLast)?4608:5376); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+5376*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+5376*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?192:224);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+10752+16128*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*72);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+45168))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+16128*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR1);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+16128*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10752+16128*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16128); _SC_Out = ((T1Ind_NextLast)?13824:16128); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+16128*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S25_Conv2d_72x3x3x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45256 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 10][D0 Dim: Init: 72, Tiled: 9]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 90 logical tiles, 90 physical tiles
			Total Size: 368640 [Tile0, 10:[80x8, 8:80x9, 80x2], 72][D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[80x8, 8:80x9, 80x2], 72][D0, [8 x 8, 8]]
		Tile0: [0, 5120, 8], Tile1: [8, 5120, 8], Tile2; [16, 5120, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 90 logical tiles, 1 physical tiles
			Total Size: 368640 [D0, [8 x 40960, 40960]][Tile0, 10:[80x8, 8:80x9, 80x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[80x8, 7:80x9, 80x2], 1][D0, [8 x 40960, 40960]]
		Tile0: [0, 5760, 720], Tile1: [0, 5760, 720], Tile2; [0, 5760, 720]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [8 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 32, 32]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 648 [D0, [8 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 72, 72]]
		Tile0: [0, 648, 648], Tile1: [0, 648, 648], Tile2; [0, 648, 648]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 90 logical tiles, 90 physical tiles
			Total Size: 368640 [Tile0, 10:[80x7, 8:80x7, 80x1], 72][D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[80x7, 8:80x7, 80x1], 72][D0, [8 x 8, 8]]
		Tile0: [0, 4480, 8], Tile1: [8, 4480, 8], Tile2; [16, 4480, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 90 logical tiles, 1 physical tiles
			Total Size: 1474560 [Tile0, 10:[80x7, 8:80x7, 80x1], 288][D0, [8 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[80x7, 8:80x7, 80x1], 288][D0, [8 x 32, 32]]
		Tile0: [0, 17920, 32], Tile1: [0, 17920, 32], Tile2; [0, 17920, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 10:[1x1, 8:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+11520);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (80);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->UsedW = (unsigned short int) (80);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (72);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+17712);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+17280);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+27320);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+27320);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (80);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+17568);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+17640);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+45240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+0), 5120, 72, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+5760), 5120, 72, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5120, 0, DmaR_Evt1);
	_NN_In=8; _SN_In=5120;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17280), 288, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17568), 72, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17640), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17712), 648, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4480; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45240), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<10; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9), T0Ind_NextNextLast = ((T0Ind+2)==9);
		for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8), D0Ind_NextNextLast = ((D0Ind+2)==8);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_Last)?160:(720-80*(T0Ind==0)))*_LNN_In); 
				} else if (!(T0Ind_Last)) {
					_NN_In = _NN_In + (40320-(5760*(T0Ind==0)))+(-64); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?160:720)*_LNN_In); 
				}
			} else if (!(T0Ind_Last)) {
				_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?160:720)*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+5760*((D0Ind_Total)%2)),
						1*(_SNN_In), 72, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+5760*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?2:9)-1*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?2:9)-1*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?2:9)-1*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+17712+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+17280+((D0Ind)*32));
			KerArg1->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+45240))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+18360+4480*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?1:7);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+17568+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+17640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+134400+4480*((D0Ind_Total+-1)%2)),
						_SP_Out, 72, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+134400+4480*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18360+4480*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?80:560)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (40320)+(-64); _LC_Out = (8); _SC_Out = (((T0Ind_NextLast)?80:560)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+134400+4480*((D0Ind_Total+-1)%2)), _SP_Out, 72, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S28_Conv2d_24x1x1x72(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 23][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 368640 [Tile1, 23:[72x224, 21:72x224, 72x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[72x224, 21:72x224, 72x192], 1]
		Tile0: [0, 16128, 16128], Tile1: [16128, 16128, 16128], Tile2; [32256, 16128, 16128]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile0, 1:[72x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[72x24], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 122880 [Tile1, 23:[24x224, 21:24x224, 24x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[24x224, 21:24x224, 24x192], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (72);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+43008);
	KerArg0->W_In2 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44736);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44832);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44856);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+133632+0), 16128, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+16128), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+133632+16128), 16128, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+133632+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 16128, 0, DmaR_Evt1);
	_NN_In1=16128; _SN_In1=16128;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43008), 1728, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44736), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=5376;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44832), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44856), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<23; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==22), T1Ind_NextLast = ((T1Ind+1)==22), T1Ind_NextNextLast = ((T1Ind+2)==22);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (16128); _SNN_In1 = ((T1Ind_NextNextLast)?13824:16128); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+133632+16128*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+133632+16128*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+16128*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+16128*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?192:224);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32256+5376*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+5376*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR2);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+5376*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32256+5376*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (5376); _SC_Out = ((T1Ind_NextLast)?4608:5376); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+5376*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S29_MatAdd_64x80x24(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 16]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 122880 [Tile0, 16:[1x7962, 14:1x7962, 1x3450], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 16:[1x7962, 14:1x7962, 1x3450], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 122880 [Tile0, 16:[1x7962, 14:1x7962, 1x3450], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 16:[1x7962, 14:1x7962, 1x3450], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 122880 [Tile0, 16:[1x7962, 14:1x7962, 1x3450], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 16:[1x7962, 14:1x7962, 1x3450], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 16:[1x1, 14:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 16:[1x1, 14:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+0), 7962, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+7962), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+7964), 7962, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_NN_In1=7962; _SN_In1=7962;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=7962;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<16; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==15), T0Ind_NextLast = ((T0Ind+1)==15), T0Ind_NextNextLast = ((T0Ind+2)==15);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7962); _SNN_In1 = ((T0Ind_NextNextLast)?3450:7962); 
			}
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (7962); _SN_In2 = ((T0Ind_NextLast)?3450:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+7964*((T0Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+122880+7964*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?3450:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+138808+7964*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR2);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+138808+7964*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?3450:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+138808+7964*((T0Ind_Total+-1)%2)), _SP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S32_Conv2d_72x1x1x24_Relu(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45184 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 23][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 122880 [Tile1, 23:[24x224, 21:24x224, 24x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[24x224, 21:24x224, 24x192], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile0, 1:[24x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x72], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x72], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 4]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 368640 [Tile1, 23:[72x224, 21:72x224, 72x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[72x224, 21:72x224, 72x192], 1]
		Tile0: [0, 16128, 16128], Tile1: [16128, 16128, 16128], Tile2; [32256, 16128, 16128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+43008);
	KerArg0->W_In2 = (unsigned short int) (72);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44736);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45024);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45096);
	KerArg0->W_Out = (unsigned short int) (72);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+45168);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32256+0), 5376, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+5376), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32256+5376), 5376, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32256+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5376, 0, DmaR_Evt1);
	_NN_In1=5376; _SN_In1=5376;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43008), 1728, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44736), 288, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16128;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45024), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45096), 72, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45168), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<23; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==22), T1Ind_NextLast = ((T1Ind+1)==22), T1Ind_NextNextLast = ((T1Ind+2)==22);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (5376); _SNN_In1 = ((T1Ind_NextNextLast)?4608:5376); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32256+5376*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32256+5376*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+5376*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+5376*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?192:224);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+10752+16128*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*72);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+45168))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+16128*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR2);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+16128*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10752+16128*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16128); _SC_Out = ((T1Ind_NextLast)?13824:16128); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+16128*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S35_Conv2d_72x5x5x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46928 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5][D0 Dim: Init: 72, Tiled: 9]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 45 physical tiles
			Total Size: 92160 [Tile0, 5:[40x7, 3:40x7, 40x4], 72][D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[40x7, 3:40x7, 40x4], 72][D0, [8 x 8, 8]]
		Tile0: [0, 2240, 8], Tile1: [8, 2240, 8], Tile2; [16, 2240, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 1 physical tiles
			Total Size: 368640 [D0, [8 x 40960, 40960]][Tile0, 5:[80x15, 3:80x17, 80x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[80x15, 7:80x17, 80x10], 1][D0, [8 x 40960, 40960]]
		Tile0: [0, 10880, 1360], Tile1: [0, 10880, 1360], Tile2; [0, 10880, 1360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [8 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 32, 32]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 1800 [D0, [8 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 200, 200]]
		Tile0: [0, 200, 200], Tile1: [200, 200, 200], Tile2; [400, 200, 200]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 45 logical tiles, 45 physical tiles
			Total Size: 368640 [Tile0, 5:[80x15, 3:80x17, 80x10], 72][D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[80x15, 3:80x17, 80x10], 72][D0, [8 x 8, 8]]
		Tile0: [0, 9600, 8], Tile1: [8, 9600, 8], Tile2; [16, 9600, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 1 physical tiles
			Total Size: 368640 [Tile0, 5:[40x7, 3:40x7, 40x4], 288][D0, [8 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[40x7, 3:40x7, 40x4], 288][D0, [8 x 32, 32]]
		Tile0: [0, 8960, 32], Tile1: [0, 8960, 32], Tile2; [0, 8960, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+21760);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (80);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+21760);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->UsedW = (unsigned short int) (80);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (8);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32640);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+37952);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+37952);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (40);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+32928);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+33000);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46912);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=2240; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32640), 288, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32928), 72, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33000), 72, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33072+0), 200, 0, DmaR_Evt4);
	_N_Filter=0;
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 9600, 72, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10880), 9600, 72, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 9600, 0, DmaR_Evt5);
	_NN_In=8; _SN_In=9600;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46912), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4), T0Ind_NextNextLast = ((T0Ind+2)==4);
		for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8), D0Ind_NextNextLast = ((D0Ind+2)==8);
			/*================================= Prepare Tiles ===================================*/
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (200); _SN_Filter = (200); 
			} else if (!(T0Ind_Last)) {
				_N_Filter = _N_Filter + (-1600); _SN_Filter = (200); 
			}
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_Last)?800:(1360-160*(T0Ind==0)))*_LNN_In); 
				} else if (!(T0Ind_Last)) {
					_NN_In = _NN_In + (80640-(11520*(T0Ind==0)))+(-64); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?800:1360)*_LNN_In); 
				}
			} else if (!(T0Ind_Last)) {
				_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (((T0Ind_NextLast)?800:1360)*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33072+200*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt4);
			}
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10880*((D0Ind_Total)%2)),
						1*(_SNN_In), 72, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10880*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10880*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+10880*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?10:17)-2*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?10:17)-2*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?10:17)-2*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33072+200*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32640+((D0Ind)*32));
			KerArg1->Pad = (v4s) ((v4s){2,1,2*(T0Ind==0),1*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+46912))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+33472+2240*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?4:7);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+32928+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+33000+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33472+2240*((D0Ind_Total)%2)),
					_SC_Out, 72, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?160:280)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (20160)+(-64); _LC_Out = (8); _SC_Out = (((T0Ind_NextLast)?160:280)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S36_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 47520 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 8]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][Tile0, 8:[72x165, 6:72x165, 72x125], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][Tile0, 8:[72x165, 6:72x165, 72x125], 1]
		Tile0: [0, 11880, 11880], Tile1: [11880, 11880, 11880], Tile2; [23760, 11880, 11880]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][Tile0, 8:[72x165, 6:72x165, 72x125], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][Tile0, 8:[72x165, 6:72x165, 72x125], 1]
		Tile0: [0, 11880, 165], Tile1: [165, 11880, 165], Tile2; [330, 11880, 165]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (72);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11880, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=11880; _LC_Out=165;
	_SPP_Out=0; _SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11880); _SN_In = (1*((T0Ind_NextLast)?9000:11880)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11880*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11880*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23760+11880*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?125:165);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+11880*((T0Ind_Total+-1)%2)),
						_SP_Out, 1280, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+11880*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23760+11880*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (165); _LC_Out = ((T0Ind_NextLast)?125:165); _SC_Out = (72*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+11880*((T0Ind_Total+-1)%2)), _SP_Out, 1280, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S37_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41008 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 92160 [Tile0, 5:[1280x16, 3:1280x16, 1280x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1280x16, 3:1280x16, 1280x8], 1]
		Tile0: [0, 20480, 20480], Tile1: [20480, 20480, 20480], Tile2; [40960, 20480, 20480]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 72 [Tile0, 5:[1x16, 3:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x16, 3:1x16, 1x8], 1]
		Tile0: [0, 16, 16], Tile1: [16, 16, 16], Tile2; [32, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 5:[13x1, 3:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[13x1, 3:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (16);
	KerArg0->H = (unsigned short int) (80);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+0), 20480, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+20480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+20480), 20480, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 0, DmaR_Evt1);
	_NN_In=20480; _SN_In=20480;
	_C_Out=0; _SC_Out=16;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40992), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4), T0Ind_NextNextLast = ((T0Ind+2)==4);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In = _NN_In + (20480); _SNN_In = ((T0Ind_NextNextLast)?10240:20480); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+20480*((T0Ind_Total)%2)),
					1*(_SNN_In), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+113920+20480*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+20480*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?8:16);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+40960+16*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960+16*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In = _SNN_In;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (16); _SC_Out = ((T0Ind_NextLast)?8:16); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S41_Conv2d_24x1x1x72_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 1984 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x1], 72]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 72]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [0 x 1728, 1728]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1728, 1728]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+72);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+1800);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+1896);
	KerArg0->InDim = (unsigned short int) (72);
	KerArg0->TotalInDim = (unsigned short int) (72);
	KerArg0->OutDim = (unsigned short int) (24);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+1920);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+1944);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+1968);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 72, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+96+0), 1728, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+96+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+72), 1728, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1800), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1920), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1944), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1968), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1896), 24, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S44_Conv2d_72x1x1x24_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2272 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 72, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x1], 24]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 24]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [0 x 1728, 1728]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1728, 1728]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [0 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 288, 288]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+1752);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+2040);
	KerArg0->InDim = (unsigned short int) (24);
	KerArg0->TotalInDim = (unsigned short int) (24);
	KerArg0->OutDim = (unsigned short int) (72);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2112);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2184);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+2256);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 24, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+24+0), 1728, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+24+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24), 1728, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+1752+0), 288, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+1752+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1752), 288, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2112), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2184), 72, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2256), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2040), 72, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S45_Op_expr_16(
		signed char * __restrict__ expr_16_in_0,
		signed char * __restrict__ expr_16_in_1,
		signed char * __restrict__ expr_16_out_0)

{
	/* Shared L1: 41032 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	s45_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_expr_16_out_0, _C_expr_16_out_0;
	unsigned int _SPP_expr_16_out_0, _SP_expr_16_out_0, _SC_expr_16_out_0;
	unsigned int _LPP_expr_16_out_0, _LP_expr_16_out_0, _LC_expr_16_out_0;
	unsigned int _N_expr_16_in_0;
	unsigned int _SN_expr_16_in_0;
	unsigned int _LN_expr_16_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1280, Tiled: 1][D1 Dim: Init: 72, Tiled: 9][Tile0 Dim: 1]
	Ker Arg: expr_16_out_0, Tiled Space: D1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][D1, [8 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][D1, [8 x 10240, 10240]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: expr_16_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: expr_16_in_0, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][D1, [8 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][D1, [8 x 10240, 10240]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (1280);
	KerArg0->I1 = (unsigned int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_16_out_0=0; _SC_expr_16_out_0=10240; _LC_expr_16_out_0=8;
	_SPP_expr_16_out_0=0; _SP_expr_16_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 72, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_16_in_1 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20552+0), 10240, 72, 8, 0, DmaR_Evt2);
	_N_expr_16_in_0=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<9; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==8), D1Ind_NextLast = ((D1Ind+1)==8);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_16_in_0 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_16_in_0 = _N_expr_16_in_0 + (8); _LN_expr_16_in_0 = (8); _SN_expr_16_in_0 = (1280*_LN_expr_16_in_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_16_in_0 */
			if (_SN_expr_16_in_0) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_in_0+_N_expr_16_in_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20552+10240*((D1Ind_Total+1)%2)),
						1*(_SN_expr_16_in_0), 72, _LN_expr_16_in_0, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->expr_16_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20552+10240*((D1Ind_Total)%2));
			KerArg0->expr_16_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20480+((D1Ind)*8));
			KerArg0->expr_16_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s45_kernel, (void *) KerArg0);
			__CALL(s45_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_16_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_16_out_0 */
			if (_SPP_expr_16_out_0) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write expr_16_out_0 */
			if (_SP_expr_16_out_0) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_16_out_0+_P_expr_16_out_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total+-1)%2)),
						_SP_expr_16_out_0, 72, _LP_expr_16_out_0, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2)),
					_SC_expr_16_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_expr_16_out_0 = _SP_expr_16_out_0;_LPP_expr_16_out_0 = _LP_expr_16_out_0;
			_P_expr_16_out_0 = _C_expr_16_out_0;_SP_expr_16_out_0 = _SC_expr_16_out_0;_LP_expr_16_out_0 = _LC_expr_16_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_16_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_16_out_0 = _C_expr_16_out_0 + (8); _LC_expr_16_out_0 = (8); _SC_expr_16_out_0 = (1280*_LC_expr_16_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_16_out_0 */
	if (_SPP_expr_16_out_0) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write expr_16_out_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_16_out_0+_P_expr_16_out_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total+-1)%2)), _SP_expr_16_out_0, 72, _LP_expr_16_out_0, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write expr_16_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S48_Conv2d_40x1x1x72(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44352 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 92160 [Tile1, 7:[72x184, 5:72x184, 72x176], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[72x184, 5:72x184, 72x176], 1]
		Tile0: [0, 13248, 13248], Tile1: [13248, 13248, 13248], Tile2; [26496, 13248, 13248]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile0, 1:[72x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[72x40], 1]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 160 [Tile0, 1:[1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 4]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile1, 7:[40x184, 5:40x184, 40x176], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[40x184, 5:40x184, 40x176], 1]
		Tile0: [0, 7360, 7360], Tile1: [7360, 7360, 7360], Tile2; [14720, 7360, 7360]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40 [Tile0, 1:[1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 1]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40 [Tile0, 1:[1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 1]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (72);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+41216);
	KerArg0->W_In2 = (unsigned short int) (40);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44096);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44256);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44296);
	KerArg0->W_Out = (unsigned short int) (40);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44336);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 13248, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+13248), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+13248), 13248, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 13248, 0, DmaR_Evt1);
	_NN_In1=13248; _SN_In1=13248;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41216), 2880, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44096), 160, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=7360;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44256), 40, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44296), 40, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44336), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6), T1Ind_NextNextLast = ((T1Ind+2)==6);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (13248); _SNN_In1 = ((T1Ind_NextNextLast)?12672:13248); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+13248*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+13248*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+13248*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+13248*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?176:184);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26496+7360*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*40);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44336))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+26496+7360*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR2);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+26496+7360*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26496+7360*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (7360); _SC_Out = ((T1Ind_NextLast)?7040:7360); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+26496+7360*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S51_Conv2d_120x1x1x40_Relu(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41376 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 51200 [Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4800 [Tile0, 1:[40x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x120], 1]
		Tile0: [0, 4800, 4800], Tile1: [0, 4800, 4800], Tile2; [0, 4800, 4800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x120], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x120], 4]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 153600 [Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		Tile0: [0, 13440, 13440], Tile1: [13440, 13440, 13440], Tile2; [26880, 13440, 13440]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x120], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x120], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (40);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35840);
	KerArg0->W_In2 = (unsigned short int) (120);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40640);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41120);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41240);
	KerArg0->W_Out = (unsigned short int) (120);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+41360);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+0), 4480, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+4480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4480), 4480, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 0, DmaR_Evt1);
	_NN_In1=4480; _SN_In1=4480;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 4800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40640), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=13440;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41120), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41240), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11), T1Ind_NextNextLast = ((T1Ind+2)==11);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (4480); _SNN_In1 = ((T1Ind_NextNextLast)?1920:4480); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4480*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4480*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:112);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+13440*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*120);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+41360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+13440*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (13440); _SC_Out = ((T1Ind_NextLast)?5760:13440); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S54_Conv2d_120x5x5x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47760 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3][D0 Dim: Init: 120, Tiled: 15]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 45 logical tiles, 45 physical tiles
			Total Size: 153600 [Tile0, 3:[40x17, 1:40x19, 40x4], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x17, 1:40x19, 40x4], 120][D0, [14 x 8, 8]]
		Tile0: [0, 5440, 8], Tile1: [8, 5440, 8], Tile2; [16, 5440, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 1 physical tiles
			Total Size: 153600 [D0, [14 x 10240, 10240]][Tile0, 3:[40x17, 1:40x19, 40x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x17, 13:40x19, 40x4], 1][D0, [14 x 10240, 10240]]
		Tile0: [0, 6080, 760], Tile1: [0, 6080, 760], Tile2; [0, 6080, 760]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 480 [D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [32, 32, 32], Tile2; [64, 32, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 3000 [D0, [14 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 200, 200]]
		Tile0: [0, 200, 200], Tile1: [200, 200, 200], Tile2; [400, 200, 200]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 45 physical tiles
			Total Size: 153600 [Tile0, 3:[40x15, 1:40x15, 40x2], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x15, 1:40x15, 40x2], 120][D0, [14 x 8, 8]]
		Tile0: [0, 4800, 8], Tile1: [8, 4800, 8], Tile2; [16, 4800, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 3:[40x15, 1:40x15, 40x2], 480][D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x15, 1:40x15, 40x2], 480][D0, [14 x 32, 32]]
		Tile0: [0, 19200, 32], Tile1: [0, 19200, 32], Tile2; [0, 19200, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12160);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (40);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+12160);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->UsedW = (unsigned short int) (40);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (8);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+28544);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+28544);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (40);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18304);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18424);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47744);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5440, 120, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18240+0), 32, 0, DmaR_Evt2);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18304), 120, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18424), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18544+0), 200, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=4800; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47744), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		for (D0Ind=0; D0Ind<15; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==14), D0Ind_NextLast = ((D0Ind+1)==14);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (((T0Ind_Last)?160:(760-80*(T0Ind==0)))*_LN_In); 
			} else if (!(T0Ind_Last)) {
				_N_In = _N_In + (72000-(9600*(T0Ind==0)))+(-112); _LN_In = (8); _SN_In = (((T0Ind_NextLast)?160:760)*_LN_In); 
			}
			_SN_Bias = 0;
			if (!(D0Ind_Last)) {
				_N_Bias = _N_Bias + (32); _SN_Bias = (32); 
			} else if (!(T0Ind_Last)) {
				_N_Bias = _N_Bias + (-448); _SN_Bias = (32); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (200); _SN_Filter = (200); 
			} else if (!(T0Ind_Last)) {
				_N_Filter = _N_Filter + (-2800); _SN_Filter = (200); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+6080*((D0Ind_Total+1)%2)),
						1*(_SN_In), 120, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
			if (_SN_Bias) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18240+32*((D0Ind_Total+1)%2)),
						1*(_SN_Bias), 0, DmaR_Evt2);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18544+200*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+6080*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?4:19)-2*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?4:19)-2*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?4:19)-2*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18544+200*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18240+32*((D0Ind_Total)%2));
			KerArg1->Pad = (v4s) ((v4s){2,2,2*(T0Ind==0),2*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+47744))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+18944+4800*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?2:15);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18304+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18424+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4800*((D0Ind_Total+-1)%2)),
						_SP_Out, 120, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18944+4800*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?80:600)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (72000)+(-112); _LC_Out = (8); _SC_Out = (((T0Ind_NextLast)?80:600)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4800*((D0Ind_Total+-1)%2)), _SP_Out, 120, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S55_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 47520 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 13]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		Tile0: [0, 11880, 11880], Tile1: [11880, 11880, 11880], Tile2; [23760, 11880, 11880]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		Tile0: [0, 11880, 99], Tile1: [99, 11880, 99], Tile2; [198, 11880, 99]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (120);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 11880, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+11880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11880), 11880, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11880, 0, DmaR_Evt1);
	_NN_In=11880; _SN_In=11880;
	_C_Out=0; _SC_Out=11880; _LC_Out=99;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (T0Ind=0; T0Ind<13; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==12), T0Ind_NextLast = ((T0Ind+1)==12), T0Ind_NextNextLast = ((T0Ind+2)==12);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (11880); _SNN_In = (1*((T0Ind_NextNextLast)?11040:11880)); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11880*((T0Ind_Total)%2)),
						1*(_SNN_In), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11880*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11880*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11880*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23760+11880*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?92:99);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23760+11880*((T0Ind_Total)%2)),
					_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (99); _LC_Out = ((T0Ind_NextLast)?92:99); _SC_Out = (120*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S56_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41008 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 8]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [Tile0, 8:[1280x16, 6:1280x16, 1280x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1280x16, 6:1280x16, 1280x8], 1]
		Tile0: [0, 20480, 20480], Tile1: [20480, 20480, 20480], Tile2; [40960, 20480, 20480]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 120 [Tile0, 8:[1x16, 6:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1x16, 6:1x16, 1x8], 1]
		Tile0: [0, 16, 16], Tile1: [16, 16, 16], Tile2; [32, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 8:[13x1, 6:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[13x1, 6:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (16);
	KerArg0->H = (unsigned short int) (80);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=16;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40992), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (20480); _SN_In = ((T0Ind_NextLast)?10240:20480); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+20480*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?8:16);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+40960+16*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960+16*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (16); _SC_Out = ((T0Ind_NextLast)?8:16); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S60_Conv2d_32x1x1x120_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4200 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x1], 120]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 120]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [0 x 3840, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3840, 3840]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+120);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+3960);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+4088);
	KerArg0->InDim = (unsigned short int) (120);
	KerArg0->TotalInDim = (unsigned short int) (120);
	KerArg0->OutDim = (unsigned short int) (32);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4120);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4152);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+4184);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+152+0), 3840, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+152+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120), 3840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3960), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4120), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4152), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4184), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4088), 32, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S63_Conv2d_120x1x1x32_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4728 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 120, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x1], 32]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 32]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [0 x 3840, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3840, 3840]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+3872);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg0->InDim = (unsigned short int) (32);
	KerArg0->TotalInDim = (unsigned short int) (32);
	KerArg0->OutDim = (unsigned short int) (120);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4472);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4592);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+4712);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32+0), 3840, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+32+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32), 3840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3872), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4472), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4592), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4712), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S64_Op_expr_17(
		signed char * __restrict__ expr_17_in_0,
		signed char * __restrict__ expr_17_in_1,
		signed char * __restrict__ expr_17_out_0)

{
	/* Shared L1: 41080 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	s64_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_17_out_0;
	unsigned int _SP_expr_17_out_0, _SC_expr_17_out_0;
	unsigned int _LP_expr_17_out_0, _LC_expr_17_out_0;
	unsigned int _NN_expr_17_in_0;
	unsigned int _SN_expr_17_in_0, _SNN_expr_17_in_0;
	unsigned int _LN_expr_17_in_0, _LNN_expr_17_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1280, Tiled: 1][D1 Dim: Init: 120, Tiled: 15][Tile0 Dim: 1]
	Ker Arg: expr_17_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: expr_17_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: expr_17_in_0, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (1280);
	KerArg0->I1 = (unsigned int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_17_out_0=0; _SC_expr_17_out_0=10240; _LC_expr_17_out_0=8;
	_SP_expr_17_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_17_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_17_in_1 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_17_in_0+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+0), 10240, 120, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_17_in_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_17_in_0+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+10240), 10240, 120, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20600+0), 10240, 0, DmaR_Evt2);
	_NN_expr_17_in_0=8; _SN_expr_17_in_0=10240;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (D1Ind=0; D1Ind<15; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==14), D1Ind_NextLast = ((D1Ind+1)==14), D1Ind_NextNextLast = ((D1Ind+2)==14);
			/*================================= Prepare Tiles ===================================*/
			_SNN_expr_17_in_0 = 0;
			if (!(D1Ind_Last)) {
				if (!(D1Ind_NextLast)) {
					_NN_expr_17_in_0 = _NN_expr_17_in_0 + (8); _LNN_expr_17_in_0 = (8); _SNN_expr_17_in_0 = (1280*_LNN_expr_17_in_0); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_17_in_0 */
			if (_SNN_expr_17_in_0) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_17_in_0+_NN_expr_17_in_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+10240*((D1Ind_Total)%2)),
						1*(_SNN_expr_17_in_0), 120, _LNN_expr_17_in_0, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_17_in_0 */
			if (_SN_expr_17_in_0) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+10240*((D1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20600+10240*((D1Ind_Total+1)%2)),
						1*(_SN_expr_17_in_0), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->expr_17_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20600+10240*((D1Ind_Total)%2));
			KerArg0->expr_17_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20480+((D1Ind)*8));
			KerArg0->expr_17_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s64_kernel, (void *) KerArg0);
			__CALL(s64_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_17_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_17_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_17_out_0+_C_expr_17_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2)),
					_SC_expr_17_out_0, 120, _LC_expr_17_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_17_out_0 = _SC_expr_17_out_0;_LP_expr_17_out_0 = _LC_expr_17_out_0;
			_SN_expr_17_in_0 = _SNN_expr_17_in_0;_LN_expr_17_in_0 = _LNN_expr_17_in_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_17_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_17_out_0 = _C_expr_17_out_0 + (8); _LC_expr_17_out_0 = (8); _SC_expr_17_out_0 = (1280*_LC_expr_17_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_17_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S67_Conv2d_40x1x1x120(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 153600 [Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		Tile0: [0, 13440, 13440], Tile1: [13440, 13440, 13440], Tile2; [26880, 13440, 13440]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4800 [Tile0, 1:[120x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[120x40], 1]
		Tile0: [0, 4800, 4800], Tile1: [0, 4800, 4800], Tile2; [0, 4800, 4800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 160 [Tile0, 1:[1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 4]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 51200 [Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40 [Tile0, 1:[1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 1]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40 [Tile0, 1:[1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 1]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (120);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35840);
	KerArg0->W_In2 = (unsigned short int) (40);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40640);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40800);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40840);
	KerArg0->W_Out = (unsigned short int) (40);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+40880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 13440, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 4800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40640), 160, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40800), 40, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40840), 40, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (13440); _SN_In1 = ((T1Ind_NextLast)?5760:13440); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+13440*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+13440*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:112);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*40);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+40880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4480*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR1);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4480*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?1920:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+4480*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S68_MatAdd_32x40x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 7]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 7962, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+7962), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+7964), 7962, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_NN_In1=7962; _SN_In1=7962;
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+67128+0), 7962, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+7962), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+67128+7964), 7962, 0, UchanHR2);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+67128+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_NN_In2=7962; _SN_In2=7962;
	_C_Out=0; _SC_Out=7962;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6), T0Ind_NextNextLast = ((T0Ind+2)==6);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7962); _SNN_In1 = ((T0Ind_NextNextLast)?3428:7962); 
			}
		}
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (7962); _SNN_In2 = ((T0Ind_NextNextLast)?3428:7962); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+7964*((T0Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+7964*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+67128+7964*((T0Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR2);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+67128+7964*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?3428:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SN_In2 = _SNN_In2;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?3428:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S71_Conv2d_120x1x1x40_Relu(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41376 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 51200 [Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4800 [Tile0, 1:[40x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x120], 1]
		Tile0: [0, 4800, 4800], Tile1: [0, 4800, 4800], Tile2; [0, 4800, 4800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x120], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x120], 4]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 153600 [Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		Tile0: [0, 13440, 13440], Tile1: [13440, 13440, 13440], Tile2; [26880, 13440, 13440]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x120], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x120], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (40);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35840);
	KerArg0->W_In2 = (unsigned short int) (120);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40640);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41120);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41240);
	KerArg0->W_Out = (unsigned short int) (120);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+41360);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 4800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40640), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=13440;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41120), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41240), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4480); _SN_In1 = ((T1Ind_NextLast)?1920:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:112);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+13440*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*120);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+41360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+13440*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (13440); _SC_Out = ((T1Ind_NextLast)?5760:13440); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S74_Conv2d_120x5x5x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47760 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3][D0 Dim: Init: 120, Tiled: 15]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 45 logical tiles, 45 physical tiles
			Total Size: 153600 [Tile0, 3:[40x17, 1:40x19, 40x4], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x17, 1:40x19, 40x4], 120][D0, [14 x 8, 8]]
		Tile0: [0, 5440, 8], Tile1: [8, 5440, 8], Tile2; [16, 5440, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 1 physical tiles
			Total Size: 153600 [D0, [14 x 10240, 10240]][Tile0, 3:[40x17, 1:40x19, 40x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x17, 13:40x19, 40x4], 1][D0, [14 x 10240, 10240]]
		Tile0: [0, 6080, 760], Tile1: [0, 6080, 760], Tile2; [0, 6080, 760]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 480 [D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [32, 32, 32], Tile2; [64, 32, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 3000 [D0, [14 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 200, 200]]
		Tile0: [0, 200, 200], Tile1: [200, 200, 200], Tile2; [400, 200, 200]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 45 physical tiles
			Total Size: 153600 [Tile0, 3:[40x15, 1:40x15, 40x2], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x15, 1:40x15, 40x2], 120][D0, [14 x 8, 8]]
		Tile0: [0, 4800, 8], Tile1: [8, 4800, 8], Tile2; [16, 4800, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 45 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 3:[40x15, 1:40x15, 40x2], 480][D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x15, 1:40x15, 40x2], 480][D0, [14 x 32, 32]]
		Tile0: [0, 19200, 32], Tile1: [0, 19200, 32], Tile2; [0, 19200, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12160);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (40);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+12160);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->UsedW = (unsigned short int) (40);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (8);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+28544);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+28544);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (40);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18304);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18424);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47744);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5440, 120, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18240+0), 32, 0, DmaR_Evt2);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18304), 120, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18424), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18544+0), 200, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=4800; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47744), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		for (D0Ind=0; D0Ind<15; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==14), D0Ind_NextLast = ((D0Ind+1)==14);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (((T0Ind_Last)?160:(760-80*(T0Ind==0)))*_LN_In); 
			} else if (!(T0Ind_Last)) {
				_N_In = _N_In + (72000-(9600*(T0Ind==0)))+(-112); _LN_In = (8); _SN_In = (((T0Ind_NextLast)?160:760)*_LN_In); 
			}
			_SN_Bias = 0;
			if (!(D0Ind_Last)) {
				_N_Bias = _N_Bias + (32); _SN_Bias = (32); 
			} else if (!(T0Ind_Last)) {
				_N_Bias = _N_Bias + (-448); _SN_Bias = (32); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (200); _SN_Filter = (200); 
			} else if (!(T0Ind_Last)) {
				_N_Filter = _N_Filter + (-2800); _SN_Filter = (200); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+6080*((D0Ind_Total+1)%2)),
						1*(_SN_In), 120, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
			if (_SN_Bias) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18240+32*((D0Ind_Total+1)%2)),
						1*(_SN_Bias), 0, DmaR_Evt2);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18544+200*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+6080*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?4:19)-2*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?4:19)-2*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?4:19)-2*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18544+200*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18240+32*((D0Ind_Total)%2));
			KerArg1->Pad = (v4s) ((v4s){2,2,2*(T0Ind==0),2*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+47744))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+18944+4800*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?2:15);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18304+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+18424+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+204800+4800*((D0Ind_Total+-1)%2)),
						_SP_Out, 120, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+204800+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18944+4800*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?80:600)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (72000)+(-112); _LC_Out = (8); _SC_Out = (((T0Ind_NextLast)?80:600)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+204800+4800*((D0Ind_Total+-1)%2)), _SP_Out, 120, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S75_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 47520 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 13]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		Tile0: [0, 11880, 11880], Tile1: [11880, 11880, 11880], Tile2; [23760, 11880, 11880]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 13:[120x99, 11:120x99, 120x92], 1]
		Tile0: [0, 11880, 99], Tile1: [99, 11880, 99], Tile2; [198, 11880, 99]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (120);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 11880, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+11880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+11880), 11880, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11880, 0, DmaR_Evt1);
	_NN_In=11880; _SN_In=11880;
	_C_Out=0; _SC_Out=11880; _LC_Out=99;
	_SPP_Out=0; _SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (T0Ind=0; T0Ind<13; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==12), T0Ind_NextLast = ((T0Ind+1)==12), T0Ind_NextNextLast = ((T0Ind+2)==12);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (11880); _SNN_In = (1*((T0Ind_NextNextLast)?11040:11880)); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+11880*((T0Ind_Total)%2)),
						1*(_SNN_In), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+11880*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11880*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11880*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23760+11880*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?92:99);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+74960+11880*((T0Ind_Total+-1)%2)),
						_SP_Out, 1280, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+74960+11880*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23760+11880*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (99); _LC_Out = ((T0Ind_NextLast)?92:99); _SC_Out = (120*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+74960+11880*((T0Ind_Total+-1)%2)), _SP_Out, 1280, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S76_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41008 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 8]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [Tile0, 8:[1280x16, 6:1280x16, 1280x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1280x16, 6:1280x16, 1280x8], 1]
		Tile0: [0, 20480, 20480], Tile1: [20480, 20480, 20480], Tile2; [40960, 20480, 20480]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 120 [Tile0, 8:[1x16, 6:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1x16, 6:1x16, 1x8], 1]
		Tile0: [0, 16, 16], Tile1: [16, 16, 16], Tile2; [32, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 8:[13x1, 6:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[13x1, 6:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (16);
	KerArg0->H = (unsigned short int) (80);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 20480, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+20480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+20480), 20480, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 0, DmaR_Evt1);
	_NN_In=20480; _SN_In=20480;
	_C_Out=0; _SC_Out=16;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40992), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7), T0Ind_NextNextLast = ((T0Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In = _NN_In + (20480); _SNN_In = ((T0Ind_NextNextLast)?10240:20480); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+20480*((T0Ind_Total)%2)),
					1*(_SNN_In), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+20480*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+20480*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?8:16);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+40960+16*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960+16*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In = _SNN_In;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (16); _SC_Out = ((T0Ind_NextLast)?8:16); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S80_Conv2d_32x1x1x120_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4200 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x1], 120]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 120]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [0 x 3840, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3840, 3840]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+120);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+3960);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+4088);
	KerArg0->InDim = (unsigned short int) (120);
	KerArg0->TotalInDim = (unsigned short int) (120);
	KerArg0->OutDim = (unsigned short int) (32);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4120);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4152);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+4184);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51232+0), 3840, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51232+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120), 3840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3960), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4120), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4152), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4184), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4088), 32, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S83_Conv2d_120x1x1x32_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4728 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 120, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 1:[1x1], 32]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 32]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3840 [D0, [0 x 3840, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3840, 3840]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+3872);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg0->InDim = (unsigned short int) (32);
	KerArg0->TotalInDim = (unsigned short int) (32);
	KerArg0->OutDim = (unsigned short int) (120);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4472);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4592);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+4712);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51232+0), 3840, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51232+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32), 3840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3872), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4472), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4592), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4712), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S84_Op_expr_18(
		signed char * __restrict__ expr_18_in_0,
		signed char * __restrict__ expr_18_in_1,
		signed char * __restrict__ expr_18_out_0)

{
	/* Shared L1: 41080 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	s84_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_expr_18_out_0, _C_expr_18_out_0;
	unsigned int _SPP_expr_18_out_0, _SP_expr_18_out_0, _SC_expr_18_out_0;
	unsigned int _LPP_expr_18_out_0, _LP_expr_18_out_0, _LC_expr_18_out_0;
	unsigned int _NN_expr_18_in_0;
	unsigned int _SN_expr_18_in_0, _SNN_expr_18_in_0;
	unsigned int _LN_expr_18_in_0, _LNN_expr_18_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1280, Tiled: 1][D1 Dim: Init: 120, Tiled: 15][Tile0 Dim: 1]
	Ker Arg: expr_18_out_0, Tiled Space: D1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: expr_18_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: expr_18_in_0, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (1280);
	KerArg0->I1 = (unsigned int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_18_out_0=0; _SC_expr_18_out_0=10240; _LC_expr_18_out_0=8;
	_SPP_expr_18_out_0=0; _SP_expr_18_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_18_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_18_in_1 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_18_in_0+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 10240, 120, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_18_in_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_18_in_0+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+10240), 10240, 120, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20600+0), 10240, 0, DmaR_Evt2);
	_NN_expr_18_in_0=8; _SN_expr_18_in_0=10240;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (D1Ind=0; D1Ind<15; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==14), D1Ind_NextLast = ((D1Ind+1)==14), D1Ind_NextNextLast = ((D1Ind+2)==14);
			/*================================= Prepare Tiles ===================================*/
			_SNN_expr_18_in_0 = 0;
			if (!(D1Ind_Last)) {
				if (!(D1Ind_NextLast)) {
					_NN_expr_18_in_0 = _NN_expr_18_in_0 + (8); _LNN_expr_18_in_0 = (8); _SNN_expr_18_in_0 = (1280*_LNN_expr_18_in_0); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_18_in_0 */
			if (_SNN_expr_18_in_0) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_18_in_0+_NN_expr_18_in_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+10240*((D1Ind_Total)%2)),
						1*(_SNN_expr_18_in_0), 120, _LNN_expr_18_in_0, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_18_in_0 */
			if (_SN_expr_18_in_0) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+10240*((D1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20600+10240*((D1Ind_Total+1)%2)),
						1*(_SN_expr_18_in_0), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->expr_18_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20600+10240*((D1Ind_Total)%2));
			KerArg0->expr_18_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20480+((D1Ind)*8));
			KerArg0->expr_18_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s84_kernel, (void *) KerArg0);
			__CALL(s84_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_18_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_18_out_0 */
			if (_SPP_expr_18_out_0) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write expr_18_out_0 */
			if (_SP_expr_18_out_0) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_18_out_0+_P_expr_18_out_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+71680+10240*((D1Ind_Total+-1)%2)),
						_SP_expr_18_out_0, 120, _LP_expr_18_out_0, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+71680+10240*((D1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2)),
					_SC_expr_18_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_expr_18_out_0 = _SP_expr_18_out_0;_LPP_expr_18_out_0 = _LP_expr_18_out_0;
			_P_expr_18_out_0 = _C_expr_18_out_0;_SP_expr_18_out_0 = _SC_expr_18_out_0;_LP_expr_18_out_0 = _LC_expr_18_out_0;
			_SN_expr_18_in_0 = _SNN_expr_18_in_0;_LN_expr_18_in_0 = _LNN_expr_18_in_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_18_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_18_out_0 = _C_expr_18_out_0 + (8); _LC_expr_18_out_0 = (8); _SC_expr_18_out_0 = (1280*_LC_expr_18_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_18_out_0 */
	if (_SPP_expr_18_out_0) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write expr_18_out_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_18_out_0+_P_expr_18_out_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+71680+10240*((D1Ind_Total+-1)%2)), _SP_expr_18_out_0, 120, _LP_expr_18_out_0, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write expr_18_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S87_Conv2d_40x1x1x120(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 153600 [Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[120x112, 10:120x112, 120x48], 1]
		Tile0: [0, 13440, 13440], Tile1: [13440, 13440, 13440], Tile2; [26880, 13440, 13440]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4800 [Tile0, 1:[120x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[120x40], 1]
		Tile0: [0, 4800, 4800], Tile1: [0, 4800, 4800], Tile2; [0, 4800, 4800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 160 [Tile0, 1:[1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 4]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 51200 [Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[40x112, 10:40x112, 40x48], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40 [Tile0, 1:[1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 1]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40 [Tile0, 1:[1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x40], 1]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (120);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35840);
	KerArg0->W_In2 = (unsigned short int) (40);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40640);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40800);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40840);
	KerArg0->W_Out = (unsigned short int) (40);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+40880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+102400+0), 13440, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+13440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+102400+13440), 13440, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+102400+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 13440, 0, DmaR_Evt1);
	_NN_In1=13440; _SN_In1=13440;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 4800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40640), 160, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40800), 40, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40840), 40, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11), T1Ind_NextNextLast = ((T1Ind+2)==11);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (13440); _SNN_In1 = ((T1Ind_NextNextLast)?5760:13440); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+102400+13440*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+102400+13440*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+13440*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+13440*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:112);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*40);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+40880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?1920:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S88_MatAdd_32x40x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 7]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 51200 [Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x7962, 5:1x7962, 1x3428], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=7962;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (7962); _SN_In1 = ((T0Ind_NextLast)?3428:7962); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (7962); _SN_In2 = ((T0Ind_NextLast)?3428:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?3428:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?3428:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S91_Conv2d_240x1x1x40_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42416 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_19_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 23][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 51200 [Tile1, 23:[40x56, 21:40x56, 40x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[40x56, 21:40x56, 40x48], 1]
		Tile0: [0, 2240, 2240], Tile1: [2240, 2240, 2240], Tile2; [4480, 2240, 2240]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[40x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x240], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 960 [Tile0, 1:[1x240], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x240], 4]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 307200 [Tile1, 23:[240x56, 21:240x56, 240x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 23:[240x56, 21:240x56, 240x48], 1]
		Tile0: [0, 13440, 13440], Tile1: [13440, 13440, 13440], Tile2; [26880, 13440, 13440]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 240 [Tile0, 1:[1x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x240], 1]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 240 [Tile0, 1:[1x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x240], 1]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (40);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31360);
	KerArg0->W_In2 = (unsigned short int) (240);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40960);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41920);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+42160);
	KerArg0->W_Out = (unsigned short int) (240);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+42400);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2240, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31360), 9600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960), 960, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=13440;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41920), 240, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42160), 240, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42400), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<23; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==22), T1Ind_NextLast = ((T1Ind+1)==22);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (2240); _SN_In1 = ((T1Ind_NextLast)?1920:2240); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2240*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+2240*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:56);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+4480+13440*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*240);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+42400))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_19_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+4480+13440*((T1Ind_Total)%2));
		KerArg1->expr_19_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+4480+13440*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?48:56);
		AT_FORK(gap_ncore(), (void *) expr_19, (void *) KerArg1);
		__CALL(expr_19, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+13440*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR1);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+13440*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4480+13440*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (13440); _SC_Out = ((T1Ind_NextLast)?11520:13440); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+13440*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S94_Conv2d_240x3x3x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47680 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_20_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 240, Tiled: 30]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 30 physical tiles
			Total Size: 76800 [Tile0, 1:[20x16], 240][D0, [29 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 240][D0, [29 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 307200 [D0, [29 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32, 28:40x33, 40x33], 1][D0, [29 x 10240, 10240]]
		Tile0: [0, 10560, 1320], Tile1: [0, 10560, 1320], Tile2; [0, 10560, 1320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 960 [D0, [29 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [29 x 32, 32]]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 240 [D0, [29 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [29 x 8, 8]]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 240 [D0, [29 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [29 x 8, 8]]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 30 logical tiles, 30 physical tiles
			Total Size: 2160 [D0, [29 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [29 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 30 logical tiles, 30 physical tiles
			Total Size: 307200 [Tile0, 1:[40x32], 240][D0, [29 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 240][D0, [29 x 8, 8]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 307200 [Tile0, 1:[20x16], 960][D0, [29 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 960][D0, [29 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (40);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->UsedW = (unsigned short int) (40);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (8);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+37424);
	KerArg1->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+37424);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31680);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31920);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47664);
	KerArg3->W = (unsigned short int) (8);
	KerArg3->H = (unsigned short int) (20);
	KerArg3->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720), 960, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31680), 240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31920), 240, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32160+0), 72, 0, DmaR_Evt4);
	_N_Filter=0;
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 10240, 240, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240), 10240, 240, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 0, DmaR_Evt5);
	_NN_In=8; _SN_In=10240;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47664), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1, T0Ind_NextNextLast = 1;
		for (D0Ind=0; D0Ind<30; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==29), D0Ind_NextLast = ((D0Ind+1)==29), D0Ind_NextNextLast = ((D0Ind+2)==29);
			/*================================= Prepare Tiles ===================================*/
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (72); _SN_Filter = (72); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-2088); _SN_Filter = (72); 
			}
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (1280*_LNN_In); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32160+72*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt4);
			}
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D0Ind_Total)%2)),
						1*(_SNN_In), 240, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (33-1*(1)-0*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (33-1*(1)-0*(1));
			KerArg1->UsedH = (unsigned short int) (33-1*(1)-0*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32160+72*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+47664))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+32304+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31680+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31920+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_20_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+32304+2560*((D0Ind_Total)%2));
			KerArg3->expr_20_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+32304+2560*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_20, (void *) KerArg3);
			__CALL(expr_20, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32304+2560*((D0Ind_Total)%2)),
					_SC_Out, 240, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S97_Conv2d_80x1x1x240(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44656 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 76800 [Tile1, 7:[240x48, 5:240x48, 240x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[240x48, 5:240x48, 240x32], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 19200 [Tile0, 3:[240x28, 1:240x28, 240x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[240x28, 1:240x28, 240x24], 1]
		Tile0: [0, 6720, 6720], Tile1: [6720, 6720, 6720], Tile2; [13440, 5760, 5760]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 3:[1x28, 1:1x28, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x28, 1:1x28, 1x24], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 25600 [Tile1, 7:[80x48, 5:80x48, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[80x48, 5:80x48, 80x32], 1]
		Tile0: [0, 3840, 3840], Tile1: [3840, 3840, 3840], Tile2; [7680, 3840, 3840]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 3:[1x28, 1:1x28, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x28, 1:1x28, 1x24], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 3:[1x28, 1:1x28, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x28, 1:1x28, 1x24], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (240);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44640);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720+0), 6720, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44160), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3840;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44480), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44560), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44640), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (11520); _SN_In1 = ((T1Ind_NextLast)?7680:11520); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (6720); _SN_In2 = ((T0Ind_NextLast)?5760:6720); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-13440); _SN_In2 = (6720); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720+6720*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?32:48);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720+6720*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?24:28);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44160+(112*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44480+(28*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44560+(28*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040+3840*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*28);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44640))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+3840*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (3840); _SC_Out = ((T1Ind_NextLast)?2560:3840); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S98_Op__backbone_features_0_features_0_8_block_block_0_block_0_0_Conv_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 25600, Tiled: 3]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 25600 [D0, [2 x 11944, 1712]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 11944, 1712]]
		Tile0: [0, 11944, 11944], Tile1: [11944, 11944, 11944], Tile2; [23888, 1712, 1712]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 25600 [D0, [2 x 11944, 1712]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 11944, 1712]]
		Tile0: [0, 11944, 11944], Tile1: [11944, 11944, 11944], Tile2; [23888, 1712, 1712]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47776);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11944, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=11944;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47776), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (11944); _SN_In = ((D0Ind_NextLast)?1712:11944); 
			} else if (!(1)) {
				_N_In = _N_In + (-23888); _SN_In = (11944); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11944*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11944*((D0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23888+11944*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?1712:11944);
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23888+11944*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (11944); _SC_Out = ((D0Ind_NextLast)?1712:11944); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-23888); _SC_Out = (11944); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S101_Conv2d_200x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45376 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_21_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 16000 [Tile0, 3:[80x80, 1:80x80, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[80x80, 1:80x80, 80x40], 1]
		Tile0: [0, 6400, 6400], Tile1: [6400, 6400, 6400], Tile2; [12800, 3200, 3200]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 800 [Tile0, 3:[1x80, 1:1x80, 1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x40], 4]
		Tile0: [0, 800, 800], Tile1: [0, 800, 800], Tile2; [0, 800, 800]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 64000 [Tile1, 6:[200x56, 4:200x56, 200x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[200x56, 4:200x56, 200x40], 1]
		Tile0: [0, 11200, 11200], Tile1: [11200, 11200, 11200], Tile2; [22400, 11200, 11200]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 200 [Tile0, 3:[1x80, 1:1x80, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x40], 1]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 200 [Tile0, 3:[1x80, 1:1x80, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x40], 1]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (200);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+45360);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31360+0), 6400, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44160), 800, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11200;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44960), 200, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45160), 200, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4480); _SN_In1 = ((T1Ind_NextLast)?3200:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (6400); _SN_In2 = ((T0Ind_NextLast)?3200:6400); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-12800); _SN_In2 = (6400); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31360+6400*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31360+6400*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?40:80);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44160+(320*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44960+(80*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45160+(80*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+11200*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+45360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_21_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+11200*((T1Ind_Total)%2));
		KerArg1->expr_21_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+11200*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?40:56);
		AT_FORK(gap_ncore(), (void *) expr_21, (void *) KerArg1);
		__CALL(expr_21, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+11200*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (11200); _SC_Out = ((T1Ind_NextLast)?8000:11200); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S104_Conv2d_200x3x3x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 26056 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_22_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 200, Tiled: 25]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 64000 [Tile0, 1:[20x16], 200][D0, [24 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 200][D0, [24 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 64000 [D0, [24 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 23:20x18, 20x17], 1][D0, [24 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 800 [D0, [24 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [24 x 32, 32]]
		Tile0: [0, 800, 800], Tile1: [0, 800, 800], Tile2; [0, 800, 800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 200 [D0, [24 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [24 x 8, 8]]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 200 [D0, [24 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [24 x 8, 8]]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 1800 [D0, [24 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [24 x 72, 72]]
		Tile0: [0, 1800, 1800], Tile1: [0, 1800, 1800], Tile2; [0, 1800, 1800]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 64000 [Tile0, 1:[20x16], 200][D0, [24 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 200][D0, [24 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 256000 [Tile0, 1:[20x16], 800][D0, [24 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 800][D0, [24 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (200);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8880);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+15800);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+15800);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8480);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8680);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+26040);
	KerArg3->W = (unsigned short int) (8);
	KerArg3->H = (unsigned short int) (20);
	KerArg3->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 200, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8480), 200, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8680), 200, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8880), 1800, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26040), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<25; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==24), D0Ind_NextLast = ((D0Ind+1)==24);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (320*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 200, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8880+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+26040))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+10680+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8480+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8680+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_22_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10680+2560*((D0Ind_Total)%2));
			KerArg3->expr_22_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10680+2560*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_22, (void *) KerArg3);
			__CALL(expr_22, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10680+2560*((D0Ind_Total)%2)),
					_SC_Out, 200, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S107_Conv2d_80x1x1x200(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46256 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 64000 [Tile1, 6:[200x56, 4:200x56, 200x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[200x56, 4:200x56, 200x40], 1]
		Tile0: [0, 11200, 11200], Tile1: [11200, 11200, 11200], Tile2; [22400, 11200, 11200]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 16000 [Tile0, 3:[200x36, 1:200x36, 200x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[200x36, 1:200x36, 200x8], 1]
		Tile0: [0, 7200, 7200], Tile1: [7200, 7200, 7200], Tile2; [14400, 1600, 1600]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 3:[1x36, 1:1x36, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x36, 1:1x36, 1x8], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 3:[1x36, 1:1x36, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x36, 1:1x36, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 3:[1x36, 1:1x36, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x36, 1:1x36, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (200);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11200, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31360+0), 7200, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45760), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46080), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46160), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46240), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (11200); _SN_In1 = ((T1Ind_NextLast)?8000:11200); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11200*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (7200); _SN_In2 = ((T0Ind_NextLast)?1600:7200); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-14400); _SN_In2 = (7200); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31360+7200*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11200*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31360+7200*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?8:36);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45760+(144*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46080+(36*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46160+(36*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+22400+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*36);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+46240))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22400+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?3200:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S108_MatAdd_16x20x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=7962;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (7962); _SN_In1 = ((T0Ind_NextLast)?1714:7962); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (7962); _SN_In2 = ((T0Ind_NextLast)?1714:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1714:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?1714:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S111_Conv2d_184x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 43488 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_23_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 14720 [Tile0, 3:[80x80, 1:80x80, 80x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[80x80, 1:80x80, 80x24], 1]
		Tile0: [0, 6400, 6400], Tile1: [6400, 6400, 6400], Tile2; [12800, 1920, 1920]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 736 [Tile0, 3:[1x80, 1:1x80, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x24], 4]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		Tile0: [0, 10304, 10304], Tile1: [10304, 10304, 10304], Tile2; [20608, 10304, 10304]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 184 [Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 184 [Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (184);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+43472);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (184);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29568+0), 6400, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42368), 736, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=10304;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43104), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43288), 184, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43472), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4480); _SN_In1 = ((T1Ind_NextLast)?3200:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (6400); _SN_In2 = ((T0Ind_NextLast)?1920:6400); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-12800); _SN_In2 = (6400); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29568+6400*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+29568+6400*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?24:80);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+42368+(320*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+43104+(80*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+43288+(80*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+43472))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_23_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2));
		KerArg1->expr_23_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?40:56);
		AT_FORK(gap_ncore(), (void *) expr_23, (void *) KerArg1);
		__CALL(expr_23, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (10304); _SC_Out = ((T1Ind_NextLast)?7360:10304); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S114_Conv2d_184x3x3x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25816 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_24_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 184, Tiled: 23]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 58880 [Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 58880 [D0, [22 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 21:20x18, 20x17], 1][D0, [22 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 736 [D0, [22 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 32, 32]]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 8, 8]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 8, 8]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 1656 [D0, [22 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 72, 72]]
		Tile0: [0, 1656, 1656], Tile1: [0, 1656, 1656], Tile2; [0, 1656, 1656]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 58880 [Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 235520 [Tile0, 1:[20x16], 736][D0, [22 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 736][D0, [22 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (184);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8784);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+15560);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+15560);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8416);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8600);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25800);
	KerArg3->W = (unsigned short int) (8);
	KerArg3->H = (unsigned short int) (20);
	KerArg3->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 184, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 736, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8416), 184, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8600), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8784), 1656, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25800), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<23; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==22), D0Ind_NextLast = ((D0Ind+1)==22);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (320*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 184, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8784+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+25800))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8416+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8600+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_24_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2));
			KerArg3->expr_24_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_24, (void *) KerArg3);
			__CALL(expr_24, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2)),
					_SC_Out, 184, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S117_Conv2d_80x1x1x184(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		Tile0: [0, 10304, 10304], Tile1: [10304, 10304, 10304], Tile2; [20608, 10304, 10304]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14720 [Tile0, 1:[184x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[184x80], 1]
		Tile0: [0, 14720, 14720], Tile1: [0, 14720, 14720], Tile2; [0, 14720, 14720]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 1:[1x80], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 1:[1x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 1:[1x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (184);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+29568);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44288);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44608);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44688);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10304, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29568), 14720, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44288), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44608), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44688), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44768), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (10304); _SN_In1 = ((T1Ind_NextLast)?7360:10304); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10304*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10304*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20608+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44768))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20608+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?3200:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S118_MatAdd_16x20x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=7962;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (7962); _SN_In1 = ((T0Ind_NextLast)?1714:7962); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (7962); _SN_In2 = ((T0Ind_NextLast)?1714:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1714:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?1714:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S121_Conv2d_184x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 43488 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_7_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 14720 [Tile0, 3:[80x80, 1:80x80, 80x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[80x80, 1:80x80, 80x24], 1]
		Tile0: [0, 6400, 6400], Tile1: [6400, 6400, 6400], Tile2; [12800, 1920, 1920]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 736 [Tile0, 3:[1x80, 1:1x80, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x24], 4]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		Tile0: [0, 10304, 10304], Tile1: [10304, 10304, 10304], Tile2; [20608, 10304, 10304]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 184 [Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 184 [Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x80, 1:1x80, 1x24], 1]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (184);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+43472);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (184);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29568+0), 6400, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42368), 736, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=10304;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43104), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43288), 184, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43472), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4480); _SN_In1 = ((T1Ind_NextLast)?3200:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (6400); _SN_In2 = ((T0Ind_NextLast)?1920:6400); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-12800); _SN_In2 = (6400); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29568+6400*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+29568+6400*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?24:80);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+42368+(320*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+43104+(80*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+43288+(80*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+43472))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_7_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2));
		KerArg1->expr_7_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?40:56);
		AT_FORK(gap_ncore(), (void *) expr_7, (void *) KerArg1);
		__CALL(expr_7, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+10304*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (10304); _SC_Out = ((T1Ind_NextLast)?7360:10304); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S124_Conv2d_184x3x3x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25816 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_8_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 184, Tiled: 23]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 58880 [Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 58880 [D0, [22 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 21:20x18, 20x17], 1][D0, [22 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 736 [D0, [22 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 32, 32]]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 8, 8]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 8, 8]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 1656 [D0, [22 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [22 x 72, 72]]
		Tile0: [0, 1656, 1656], Tile1: [0, 1656, 1656], Tile2; [0, 1656, 1656]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 23 physical tiles
			Total Size: 58880 [Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 184][D0, [22 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 23 logical tiles, 1 physical tiles
			Total Size: 235520 [Tile0, 1:[20x16], 736][D0, [22 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 736][D0, [22 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (184);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8784);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+15560);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+15560);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8416);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8600);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25800);
	KerArg3->W = (unsigned short int) (8);
	KerArg3->H = (unsigned short int) (20);
	KerArg3->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 184, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 736, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8416), 184, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8600), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8784), 1656, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25800), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<23; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==22), D0Ind_NextLast = ((D0Ind+1)==22);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (320*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 184, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8784+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+25800))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8416+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8600+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_8_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2));
			KerArg3->expr_8_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_8, (void *) KerArg3);
			__CALL(expr_8, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10440+2560*((D0Ind_Total)%2)),
					_SC_Out, 184, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S127_Conv2d_80x1x1x184(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[184x56, 4:184x56, 184x40], 1]
		Tile0: [0, 10304, 10304], Tile1: [10304, 10304, 10304], Tile2; [20608, 10304, 10304]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14720 [Tile0, 1:[184x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[184x80], 1]
		Tile0: [0, 14720, 14720], Tile1: [0, 14720, 14720], Tile2; [0, 14720, 14720]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 1:[1x80], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[80x56, 4:80x56, 80x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 1:[1x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 1:[1x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (184);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+29568);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44288);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44608);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+44688);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10304, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29568), 14720, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44288), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44608), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44688), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44768), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (10304); _SN_In1 = ((T1Ind_NextLast)?7360:10304); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10304*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10304*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20608+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44768))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20608+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?3200:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S128_MatAdd_16x20x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 25600 [Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x7962, 2:1x7962, 1x1714], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=7962;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (7962); _SN_In1 = ((T0Ind_NextLast)?1714:7962); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (7962); _SN_In2 = ((T0Ind_NextLast)?1714:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1714:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?1714:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S131_Conv2d_480x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45776 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_9_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 11][Tile0 Dim: 7]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 25600 [Tile0, 7:[80x48, 5:80x48, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[80x48, 5:80x48, 80x32], 1]
		Tile0: [0, 3840, 3840], Tile1: [3840, 3840, 3840], Tile2; [7680, 3840, 3840]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 38400 [Tile1, 11:[80x44, 9:80x44, 80x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[80x44, 9:80x44, 80x40], 1]
		Tile0: [0, 3520, 3520], Tile1: [3520, 3520, 3520], Tile2; [7040, 3520, 3520]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile1, 11:[1x44, 9:1x44, 1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1x44, 9:1x44, 1x40], 4]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 153600 [Tile1, 11:[320x44, 9:320x44, 320x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[320x44, 9:320x44, 320x40], 1]
		Tile0: [0, 14080, 44], Tile1: [44, 14080, 44], Tile2; [88, 14080, 44]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 11:[1x44, 9:1x44, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1x44, 9:1x44, 1x40], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 11:[1x44, 9:1x44, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1x44, 9:1x44, 1x40], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 11:[1x1, 9:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1x1, 9:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38080);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (320);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38096+0), 3840, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 3520, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7040), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=14080; _LC_Out=44;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37120), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37600), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38080), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<11; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==10), T1Ind_NextLast = ((T1Ind+1)==10);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (3520); _SN_In2 = ((T1Ind_NextLast)?3200:3520); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+3520*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (3840); _SN_In1 = ((T0Ind_NextLast)?2560:3840); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-23040); _SN_In1 = (3840); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38096+3840*((T0Ind_Total+1)%2)),
						1*(_SN_In1), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+38096+3840*((T0Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T0Ind_Last?32:48);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+3520*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?40:44);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+7040+(176*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+37120+(44*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+37600+(44*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960+14080*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?40:44);
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*48);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+38080))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_9_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+14080*((T1Ind_Total)%2));
		KerArg1->expr_9_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8960+14080*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?40:44);
		AT_FORK(gap_ncore(), (void *) expr_9, (void *) KerArg1);
		__CALL(expr_9, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8960+14080*((T1Ind_Total)%2)),
				_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (44); _LC_Out = ((T1Ind_NextLast)?40:44); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S134_Conv2d_480x3x3x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 30256 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_10_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 60]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 60 logical tiles, 60 physical tiles
			Total Size: 153600 [Tile0, 1:[20x16], 480][D0, [59 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 480][D0, [59 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 1 physical tiles
			Total Size: 153600 [D0, [59 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 58:20x18, 20x17], 1][D0, [59 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [59 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [59 x 32, 32]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [59 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [59 x 8, 8]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [59 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [59 x 8, 8]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 1 physical tiles
			Total Size: 4320 [D0, [59 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [59 x 72, 72]]
		Tile0: [0, 4320, 4320], Tile1: [0, 4320, 4320], Tile2; [0, 4320, 4320]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 60 physical tiles
			Total Size: 153600 [Tile0, 1:[20x16], 480][D0, [59 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 480][D0, [59 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 60 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 1:[20x16], 1920][D0, [59 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 1920][D0, [59 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (480);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+10560);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+20000);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+20000);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+9600);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10080);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+30240);
	KerArg3->W = (unsigned short int) (8);
	KerArg3->H = (unsigned short int) (20);
	KerArg3->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 480, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10080), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10560), 4320, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30240), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<60; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==59), D0Ind_NextLast = ((D0Ind+1)==59);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (320*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+10560+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+30240))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+14880+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+9600+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10080+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_10_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+14880+2560*((D0Ind_Total)%2));
			KerArg3->expr_10_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+14880+2560*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_10, (void *) KerArg3);
			__CALL(expr_10, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+2560*((D0Ind_Total+-1)%2)),
						_SP_Out, 480, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+2560*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14880+2560*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+153600+2560*((D0Ind_Total+-1)%2)), _SP_Out, 480, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S135_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 46080 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 14]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 14:[480x24, 12:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 14:[480x24, 12:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 14:[480x24, 12:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 14:[480x24, 12:480x24, 480x8], 1]
		Tile0: [0, 11520, 24], Tile1: [24, 11520, 24], Tile2; [48, 11520, 24]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 11520, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+11520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11520), 11520, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_NN_In=11520; _SN_In=11520;
	_C_Out=0; _SC_Out=11520; _LC_Out=24;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (T0Ind=0; T0Ind<14; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==13), T0Ind_NextLast = ((T0Ind+1)==13), T0Ind_NextNextLast = ((T0Ind+2)==13);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (11520); _SNN_In = (1*((T0Ind_NextNextLast)?3840:11520)); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11520*((T0Ind_Total)%2)),
						1*(_SNN_In), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11520*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23040+11520*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?8:24);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+11520*((T0Ind_Total)%2)),
					_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (24); _LC_Out = ((T0Ind_NextLast)?8:24); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S136_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46240 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 7]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 153600 [Tile0, 7:[320x72, 5:320x72, 320x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[320x72, 5:320x72, 320x48], 1]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 23040, 23040]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 480 [Tile0, 7:[1x72, 5:1x72, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x72, 5:1x72, 1x48], 1]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 7:[13x1, 5:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[13x1, 5:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (8);
	KerArg0->H = (unsigned short int) (40);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46224);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 23040, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=72;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46224), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (23040); _SN_In = ((T0Ind_NextLast)?15360:23040); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?48:72);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+46080+72*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46080+72*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (72); _SC_Out = ((T0Ind_NextLast)?48:72); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S140_Conv2d_120x1x1x480_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47344 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 120, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x1], 480]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 480]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 57600 [D0, [2 x 23040, 11520]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 23040, 11520]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 11520, 11520]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [2 x 192, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (480);
	KerArg0->TotalInDim = (unsigned short int) (480);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47328);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+600+0), 23040, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+23040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+600+23040), 23040, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+600+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480+0), 23040, 0, DmaR_Evt2);
	_NN_Filter=23040; _SN_Filter=23040;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46560), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=48;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47136+0), 48, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47232+0), 48, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47328), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (23040); _SNN_Filter = ((1)?11520:23040); 
			}
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (48); _SN_Scale = ((D0Ind_NextLast)?24:48); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (48); _SN_ScaleN = ((D0Ind_NextLast)?24:48); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+600+23040*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+600+23040*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480+23040*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47136+48*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47232+48*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+480+23040*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46560+((D0Ind)*192));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+47040+48*((D0Ind_Total)%2));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?24:48);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47136+48*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47232+48*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47040+48*((D0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (48); _SC_Out = ((D0Ind_NextLast)?24:48); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S143_Conv2d_480x1x1x120_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46984 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 480, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x1], 120]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 120]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 57600 [D0, [2 x 22080, 13440]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 22080, 13440]]
		Tile0: [0, 22080, 22080], Tile1: [22080, 22080, 22080], Tile2; [44160, 13440, 13440]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1920 [D0, [2 x 736, 448]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 736, 448]]
		Tile0: [0, 736, 736], Tile1: [736, 736, 736], Tile2; [1472, 448, 448]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 184, 184], Tile1: [184, 184, 184], Tile2; [368, 112, 112]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 184, 184], Tile1: [184, 184, 184], Tile2; [368, 112, 112]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (120);
	KerArg0->TotalInDim = (unsigned short int) (120);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46968);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+120+0), 22080, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+22080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+120+22080), 22080, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+120+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120+0), 22080, 0, DmaR_Evt2);
	_NN_Filter=22080; _SN_Filter=22080;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44280+0), 736, 0, DmaR_Evt3);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46232+0), 184, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46600+0), 184, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46968), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (22080); _SNN_Filter = ((1)?13440:22080); 
			}
		}
		_SN_Bias = 0;
		if (!(D0Ind_Last)) {
			_N_Bias = _N_Bias + (736); _SN_Bias = ((D0Ind_NextLast)?448:736); 
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (184); _SN_Scale = ((D0Ind_NextLast)?112:184); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (184); _SN_ScaleN = ((D0Ind_NextLast)?112:184); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+120+22080*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+120+22080*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120+22080*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44280+736*((D0Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt3);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46232+184*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46600+184*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+120+22080*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44280+736*((D0Ind_Total)%2));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45752+((D0Ind)*184));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?112:184);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+46232+184*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+46600+184*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45752), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S144_Op_expr_11(
		signed char * __restrict__ expr_11_in_0,
		signed char * __restrict__ expr_11_in_1,
		signed char * __restrict__ expr_11_out_0)

{
	/* Shared L1: 41440 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	s144_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_11_out_0;
	unsigned int _SP_expr_11_out_0, _SC_expr_11_out_0;
	unsigned int _LP_expr_11_out_0, _LC_expr_11_out_0;
	unsigned int _NN_expr_11_in_1;
	unsigned int _SN_expr_11_in_1, _SNN_expr_11_in_1;
	unsigned int _LN_expr_11_in_1, _LNN_expr_11_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 320, Tiled: 1][D1 Dim: Init: 480, Tiled: 15][Tile0 Dim: 1]
	Ker Arg: expr_11_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	Ker Arg: expr_11_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [14 x 32, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: expr_11_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [14 x 10240, 10240]]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (320);
	KerArg0->I1 = (unsigned int) (32);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_11_out_0=0; _SC_expr_11_out_0=10240; _LC_expr_11_out_0=32;
	_SP_expr_11_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_11_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_11_in_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_11_in_1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 10240, 480, 32, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_11_in_1 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_11_in_1+32), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240), 10240, 480, 32, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20960+0), 10240, 0, DmaR_Evt2);
	_NN_expr_11_in_1=32; _SN_expr_11_in_1=10240;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (D1Ind=0; D1Ind<15; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==14), D1Ind_NextLast = ((D1Ind+1)==14), D1Ind_NextNextLast = ((D1Ind+2)==14);
			/*================================= Prepare Tiles ===================================*/
			_SNN_expr_11_in_1 = 0;
			if (!(D1Ind_Last)) {
				if (!(D1Ind_NextLast)) {
					_NN_expr_11_in_1 = _NN_expr_11_in_1 + (32); _LNN_expr_11_in_1 = (32); _SNN_expr_11_in_1 = (320*_LNN_expr_11_in_1); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_11_in_1 */
			if (_SNN_expr_11_in_1) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_11_in_1+_NN_expr_11_in_1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total)%2)),
						1*(_SNN_expr_11_in_1), 480, _LNN_expr_11_in_1, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_11_in_1 */
			if (_SN_expr_11_in_1) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20960+10240*((D1Ind_Total+1)%2)),
						1*(_SN_expr_11_in_1), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->expr_11_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20480+((D1Ind)*32));
			KerArg0->expr_11_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20960+10240*((D1Ind_Total)%2));
			KerArg0->expr_11_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s144_kernel, (void *) KerArg0);
			__CALL(s144_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_11_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_11_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_11_out_0+_C_expr_11_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2)),
					_SC_expr_11_out_0, 480, _LC_expr_11_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_11_out_0 = _SC_expr_11_out_0;_LP_expr_11_out_0 = _LC_expr_11_out_0;
			_SN_expr_11_in_1 = _SNN_expr_11_in_1;_LN_expr_11_in_1 = _LNN_expr_11_in_1;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_11_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_11_out_0 = _C_expr_11_out_0 + (32); _LC_expr_11_out_0 = (32); _SC_expr_11_out_0 = (320*_LC_expr_11_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_11_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S147_Conv2d_112x1x1x480(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40624 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 14][Tile0 Dim: 10]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 153600 [Tile1, 14:[480x24, 12:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[480x24, 12:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 53760 [Tile0, 10:[480x12, 8:480x12, 480x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[480x12, 8:480x12, 480x4], 1]
		Tile0: [0, 5760, 5760], Tile1: [5760, 5760, 5760], Tile2; [11520, 5760, 5760]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 448 [Tile0, 10:[1x12, 8:1x12, 1x4], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x12, 8:1x12, 1x4], 4]
		Tile0: [0, 448, 448], Tile1: [0, 448, 448], Tile2; [0, 448, 448]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 35840 [Tile1, 14:[112x24, 12:112x24, 112x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 14:[112x24, 12:112x24, 112x8], 1]
		Tile0: [0, 2688, 2688], Tile1: [2688, 2688, 2688], Tile2; [5376, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 112 [Tile0, 10:[1x12, 8:1x12, 1x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x12, 8:1x12, 1x4], 1]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 112 [Tile0, 10:[1x12, 8:1x12, 1x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x12, 8:1x12, 1x4], 1]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 10:[1x1, 8:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (480);
	KerArg0->W_Out = (unsigned short int) (112);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+40608);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28416+0), 5760, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39936), 448, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=2688;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40384), 112, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40496), 112, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40608), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<14; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==13), T1Ind_NextLast = ((T1Ind+1)==13);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (11520); _SN_In1 = ((T1Ind_NextLast)?3840:11520); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (5760); _SN_In2 = ((T0Ind_NextLast)?1920:5760); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-51840); _SN_In2 = (5760); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28416+5760*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:24);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+28416+5760*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?4:12);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+39936+(48*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40384+(12*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40496+(12*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040+2688*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+40608))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2688*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, UchanHR1);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2688*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+2688*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (2688); _SC_Out = ((T1Ind_NextLast)?896:2688); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2688*((T1Ind_Total+-1)%2)), _SP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S148_Op__backbone_features_0_features_0_12_block_block_0_block_0_0_Conv_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 35840, Tiled: 4]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 35840 [D0, [3 x 11944, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 11944, 8]]
		Tile0: [0, 11944, 11944], Tile1: [11944, 11944, 11944], Tile2; [23888, 11944, 11944]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 35840 [D0, [3 x 11944, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 11944, 8]]
		Tile0: [0, 11944, 11944], Tile1: [11944, 11944, 11944], Tile2; [23888, 11944, 11944]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47776);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 11944, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+11944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11944), 11944, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11944, 0, DmaR_Evt1);
	_NN_In=11944; _SN_In=11944;
	_C_Out=0; _SC_Out=11944;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47776), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3), D0Ind_NextNextLast = ((D0Ind+2)==3);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (11944); _SNN_In = ((D0Ind_NextNextLast)?8:11944); 
				} else if (!(1)) {
					_NN_In = _NN_In + (-35832); _SNN_In = (11944); 
				}
			} else if (!((1))) {
				_NN_In = _NN_In + (11944); _SNN_In = (11944); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11944*((D0Ind_Total)%2)),
						1*(_SNN_In), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11944*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11944*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11944*((D0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23888+11944*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?8:11944);
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23888+11944*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (11944); _SC_Out = ((D0Ind_NextLast)?8:11944); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-35832); _SC_Out = (11944); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S151_Conv2d_672x1x1x112_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44112 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_12_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 19][Tile0 Dim: 8]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 35840 [Tile0, 8:[112x40, 6:112x40, 112x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[112x40, 6:112x40, 112x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 19 logical tiles, 19 physical tiles
			Total Size: 75264 [Tile1, 19:[112x36, 17:112x36, 112x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[112x36, 17:112x36, 112x24], 1]
		Tile0: [0, 4032, 4032], Tile1: [4032, 4032, 4032], Tile2; [8064, 4032, 4032]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 2688 [Tile1, 19:[1x36, 17:1x36, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x36, 17:1x36, 1x24], 4]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 19 physical tiles
			Total Size: 215040 [Tile1, 19:[320x36, 17:320x36, 320x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[320x36, 17:320x36, 320x24], 1]
		Tile0: [0, 11520, 36], Tile1: [36, 11520, 36], Tile2; [72, 11520, 36]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 672 [Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 672 [Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 19:[1x1, 17:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x1, 17:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (112);
	KerArg0->H_In1 = (unsigned short int) (40);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+35136);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (320);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35152+0), 4480, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4032, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8064), 2688, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11520; _LC_Out=36;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33792), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34464), 672, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<19; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==18), T1Ind_NextLast = ((T1Ind+1)==18);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (4032); _SN_In2 = ((T1Ind_NextLast)?2688:4032); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4032*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (4480); _SN_In1 = (4480); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-31360); _SN_In1 = (4480); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35152+4480*((T0Ind_Total+1)%2)),
						1*(_SN_In1), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35152+4480*((T0Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4032*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?24:36);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+8064+(144*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+33792+(36*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34464+(36*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:36);
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*40);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+35136))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_12_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2));
		KerArg1->expr_12_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?24:36);
		AT_FORK(gap_ncore(), (void *) expr_12, (void *) KerArg1);
		__CALL(expr_12, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11520*((T1Ind_Total+-1)%2)),
					_SP_Out, 672, _LP_Out, 1, UchanHR1);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11520*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (36); _LC_Out = ((T1Ind_NextLast)?24:36); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11520*((T1Ind_Total+-1)%2)), _SP_Out, 672, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S154_Conv2d_672x3x3x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 33136 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_13_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 84]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 84 logical tiles, 84 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 215040 [D0, [83 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 82:20x18, 20x17], 1][D0, [83 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [83 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 32, 32]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 8, 8]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 8, 8]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 6048 [D0, [83 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 72, 72]]
		Tile0: [0, 6048, 6048], Tile1: [0, 6048, 6048], Tile2; [0, 6048, 6048]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 84 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 860160 [Tile0, 1:[20x16], 2688][D0, [83 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 2688][D0, [83 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (672);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11712);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+22880);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+22880);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10368);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11040);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+33120);
	KerArg3->W = (unsigned short int) (8);
	KerArg3->H = (unsigned short int) (20);
	KerArg3->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+0), 2560, 672, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560), 2560, 672, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 0, DmaR_Evt1);
	_NN_In=8; _SN_In=2560;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10368), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11040), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11712), 6048, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33120), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1, T0Ind_NextNextLast = 1;
		for (D0Ind=0; D0Ind<84; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==83), D0Ind_NextLast = ((D0Ind+1)==83), D0Ind_NextNextLast = ((D0Ind+2)==83);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (320*_LNN_In); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total)%2)),
						1*(_SNN_In), 672, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11712+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+33120))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10368+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11040+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_13_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2));
			KerArg3->expr_13_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_13, (void *) KerArg3);
			__CALL(expr_13, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total+-1)%2)),
						_SP_Out, 672, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total+-1)%2)), _SP_Out, 672, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S155_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 45696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 19]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 19 logical tiles, 19 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][Tile0, 19:[672x17, 17:672x17, 672x14], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][Tile0, 19:[672x17, 17:672x17, 672x14], 1]
		Tile0: [0, 11424, 11424], Tile1: [11424, 11424, 11424], Tile2; [22848, 11424, 11424]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 19 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][Tile0, 19:[672x17, 17:672x17, 672x14], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][Tile0, 19:[672x17, 17:672x17, 672x14], 1]
		Tile0: [0, 11424, 17], Tile1: [17, 11424, 17], Tile2; [34, 11424, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (672);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 11424, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+11424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11424), 11424, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11424, 0, DmaR_Evt1);
	_NN_In=11424; _SN_In=11424;
	_C_Out=0; _SC_Out=11424; _LC_Out=17;
	_SPP_Out=0; _SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (T0Ind=0; T0Ind<19; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==18), T0Ind_NextLast = ((T0Ind+1)==18), T0Ind_NextNextLast = ((T0Ind+2)==18);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (11424); _SNN_In = (1*((T0Ind_NextNextLast)?9408:11424)); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11424*((T0Ind_Total)%2)),
						1*(_SNN_In), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+11424*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11424*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11424*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+22848+11424*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?14:17);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+22848+11424*((T0Ind_Total+-1)%2)),
						_SP_Out, 320, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+22848+11424*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22848+11424*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (17); _LC_Out = ((T0Ind_NextLast)?14:17); _SC_Out = (672*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+22848+11424*((T0Ind_Total+-1)%2)), _SP_Out, 320, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S156_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46240 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 10]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 215040 [Tile0, 10:[320x72, 8:320x72, 320x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[320x72, 8:320x72, 320x24], 1]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 23040, 23040]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 672 [Tile0, 10:[1x72, 8:1x72, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x72, 8:1x72, 1x24], 1]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 10:[13x1, 8:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[13x1, 8:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (8);
	KerArg0->H = (unsigned short int) (40);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46224);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 23040, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+23040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+23040), 23040, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 23040, 0, DmaR_Evt1);
	_NN_In=23040; _SN_In=23040;
	_C_Out=0; _SC_Out=72;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46224), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9), T0Ind_NextNextLast = ((T0Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In = _NN_In + (23040); _SNN_In = ((T0Ind_NextNextLast)?7680:23040); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+23040*((T0Ind_Total)%2)),
					1*(_SNN_In), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+23040*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?24:72);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+46080+72*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46080+72*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In = _SNN_In;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (72); _SC_Out = ((T0Ind_NextLast)?24:72); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S160_Conv2d_168x1x1x672_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44872 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 168, Tiled: 6][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [Tile0, 1:[1x1], 672]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 672]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 112896 [D0, [5 x 21504, 5376]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 21504, 5376]]
		Tile0: [0, 21504, 21504], Tile1: [21504, 21504, 21504], Tile2; [43008, 21504, 21504]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [5 x 128, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 128, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 168 [D0, [5 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 32, 8]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 168 [D0, [5 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 32, 8]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 168 [D0, [5 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 32, 8]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (672);
	KerArg0->TotalInDim = (unsigned short int) (672);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44856);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+168+0), 21504, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+21504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+168+21504), 21504, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+168+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672+0), 21504, 0, DmaR_Evt2);
	_NN_Filter=21504; _SN_Filter=21504;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43680), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44520), 168, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44688), 168, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44856), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<6; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==5), D0Ind_NextLast = ((D0Ind+1)==5), D0Ind_NextNextLast = ((D0Ind+2)==5);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (21504); _SNN_Filter = ((D0Ind_NextNextLast)?5376:21504); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+168+21504*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+168+21504*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672+21504*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+672+21504*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+43680+((D0Ind)*128));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44352+((D0Ind)*32));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?8:32);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+44520+((D0Ind)*32));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+44688+((D0Ind)*32));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44352), 168, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S163_Conv2d_672x1x1x168_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 672, Tiled: 5][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [Tile0, 1:[1x1], 168]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 168]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 112896 [D0, [4 x 22848, 21504]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 22848, 21504]]
		Tile0: [0, 22848, 22848], Tile1: [22848, 22848, 22848], Tile2; [45696, 22848, 22848]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 2688 [D0, [4 x 544, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 544, 512]]
		Tile0: [0, 544, 544], Tile1: [544, 544, 544], Tile2; [1088, 544, 544]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 672 [D0, [4 x 136, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 136, 128]]
		Tile0: [0, 136, 136], Tile1: [136, 136, 136], Tile2; [272, 136, 136]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 672 [D0, [4 x 136, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 136, 128]]
		Tile0: [0, 136, 136], Tile1: [136, 136, 136], Tile2; [272, 136, 136]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 672 [D0, [4 x 136, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 136, 128]]
		Tile0: [0, 136, 136], Tile1: [136, 136, 136], Tile2; [272, 136, 136]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (168);
	KerArg0->TotalInDim = (unsigned short int) (168);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 168, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+41632+0), 22848, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+22848), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+41632+22848), 22848, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+41632+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+168+0), 22848, 0, DmaR_Evt2);
	_NN_Filter=22848; _SN_Filter=22848;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45864+0), 544, 0, DmaR_Evt3);
	_N_Bias=0;
	_C_Out=0; _SC_Out=136;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47224+0), 136, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47496+0), 136, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47768), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<5; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==4), D0Ind_NextLast = ((D0Ind+1)==4), D0Ind_NextNextLast = ((D0Ind+2)==4);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (22848); _SNN_Filter = ((D0Ind_NextNextLast)?21504:22848); 
			}
		}
		_SN_Bias = 0;
		if (!(D0Ind_Last)) {
			_N_Bias = _N_Bias + (544); _SN_Bias = ((D0Ind_NextLast)?512:544); 
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (136); _SN_Scale = ((D0Ind_NextLast)?128:136); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (136); _SN_ScaleN = ((D0Ind_NextLast)?128:136); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+41632+22848*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+41632+22848*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+168+22848*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45864+544*((D0Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt3);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47224+136*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47496+136*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+168+22848*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45864+544*((D0Ind_Total)%2));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46952+136*((D0Ind_Total)%2));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?128:136);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47224+136*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47496+136*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46952+136*((D0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (136); _SC_Out = ((D0Ind_NextLast)?128:136); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S164_Op_expr_14(
		signed char * __restrict__ expr_14_in_0,
		signed char * __restrict__ expr_14_in_1,
		signed char * __restrict__ expr_14_out_0)

{
	/* Shared L1: 41632 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	s164_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_expr_14_out_0, _C_expr_14_out_0;
	unsigned int _SPP_expr_14_out_0, _SP_expr_14_out_0, _SC_expr_14_out_0;
	unsigned int _LPP_expr_14_out_0, _LP_expr_14_out_0, _LC_expr_14_out_0;
	unsigned int _NN_expr_14_in_1;
	unsigned int _SN_expr_14_in_1, _SNN_expr_14_in_1;
	unsigned int _LN_expr_14_in_1, _LNN_expr_14_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 320, Tiled: 1][D1 Dim: Init: 672, Tiled: 21][Tile0 Dim: 1]
	Ker Arg: expr_14_out_0, Tiled Space: D1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 21 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][D1, [20 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][D1, [20 x 10240, 10240]]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	Ker Arg: expr_14_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [20 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [20 x 32, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: expr_14_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 21 logical tiles, 21 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][D1, [20 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][D1, [20 x 10240, 10240]]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (320);
	KerArg0->I1 = (unsigned int) (32);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_14_out_0=0; _SC_expr_14_out_0=10240; _LC_expr_14_out_0=32;
	_SPP_expr_14_out_0=0; _SP_expr_14_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_14_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_14_in_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_14_in_1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 10240, 672, 32, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_14_in_1 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_14_in_1+32), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240), 10240, 672, 32, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21152+0), 10240, 0, DmaR_Evt2);
	_NN_expr_14_in_1=32; _SN_expr_14_in_1=10240;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (D1Ind=0; D1Ind<21; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==20), D1Ind_NextLast = ((D1Ind+1)==20), D1Ind_NextNextLast = ((D1Ind+2)==20);
			/*================================= Prepare Tiles ===================================*/
			_SNN_expr_14_in_1 = 0;
			if (!(D1Ind_Last)) {
				if (!(D1Ind_NextLast)) {
					_NN_expr_14_in_1 = _NN_expr_14_in_1 + (32); _LNN_expr_14_in_1 = (32); _SNN_expr_14_in_1 = (320*_LNN_expr_14_in_1); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read expr_14_in_1 */
			if (_SNN_expr_14_in_1) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_14_in_1+_NN_expr_14_in_1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total)%2)),
						1*(_SNN_expr_14_in_1), 672, _LNN_expr_14_in_1, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_14_in_1 */
			if (_SN_expr_14_in_1) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10240*((D1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21152+10240*((D1Ind_Total+1)%2)),
						1*(_SN_expr_14_in_1), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->expr_14_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+20480+((D1Ind)*32));
			KerArg0->expr_14_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+21152+10240*((D1Ind_Total)%2));
			KerArg0->expr_14_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s164_kernel, (void *) KerArg0);
			__CALL(s164_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_14_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_14_out_0 */
			if (_SPP_expr_14_out_0) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write expr_14_out_0 */
			if (_SP_expr_14_out_0) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_14_out_0+_P_expr_14_out_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+20480+10240*((D1Ind_Total+-1)%2)),
						_SP_expr_14_out_0, 672, _LP_expr_14_out_0, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+20480+10240*((D1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D1Ind_Total)%2)),
					_SC_expr_14_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_expr_14_out_0 = _SP_expr_14_out_0;_LPP_expr_14_out_0 = _LP_expr_14_out_0;
			_P_expr_14_out_0 = _C_expr_14_out_0;_SP_expr_14_out_0 = _SC_expr_14_out_0;_LP_expr_14_out_0 = _LC_expr_14_out_0;
			_SN_expr_14_in_1 = _SNN_expr_14_in_1;_LN_expr_14_in_1 = _LNN_expr_14_in_1;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_14_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_14_out_0 = _C_expr_14_out_0 + (32); _LC_expr_14_out_0 = (32); _SC_expr_14_out_0 = (320*_LC_expr_14_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_14_out_0 */
	if (_SPP_expr_14_out_0) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write expr_14_out_0 */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) expr_14_out_0+_P_expr_14_out_0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+20480+10240*((D1Ind_Total+-1)%2)), _SP_expr_14_out_0, 672, _LP_expr_14_out_0, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write expr_14_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S167_Conv2d_112x1x1x672(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36528 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 14]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 215040 [Tile1, 20:[672x16, 18:672x16, 672x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[672x16, 18:672x16, 672x16], 1]
		Tile0: [0, 10752, 10752], Tile1: [10752, 10752, 10752], Tile2; [21504, 10752, 10752]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 75264 [Tile0, 14:[672x8, 12:672x8, 672x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[672x8, 12:672x8, 672x8], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 448 [Tile0, 14:[1x8, 12:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8, 12:1x8, 1x8], 4]
		Tile0: [0, 448, 448], Tile1: [0, 448, 448], Tile2; [0, 448, 448]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 35840 [Tile1, 20:[112x16, 18:112x16, 112x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[112x16, 18:112x16, 112x16], 1]
		Tile0: [0, 1792, 1792], Tile1: [1792, 1792, 1792], Tile2; [3584, 1792, 1792]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 112 [Tile0, 14:[1x8, 12:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8, 12:1x8, 1x8], 1]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 112 [Tile0, 14:[1x8, 12:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8, 12:1x8, 1x8], 1]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 14:[1x1, 12:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x1, 12:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (672);
	KerArg0->H_In1 = (unsigned short int) (16);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (112);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+36512);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 10752, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+10752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752), 10752, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10752, 0, DmaR_Evt1);
	_NN_In1=10752; _SN_In1=10752;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25088+0), 5376, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 448, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1792;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36288), 112, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36400), 112, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36512), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19), T1Ind_NextNextLast = ((T1Ind+2)==19);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (10752); _SNN_In1 = (10752); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<14; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==13), T0Ind_NextLast = ((T0Ind+1)==13);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (5376); _SN_In2 = (5376); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-69888); _SN_In2 = (5376); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25088+5376*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+25088+5376*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+35840+(32*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+36288+(8*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+36400+(8*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+21504+1792*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+36512))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21504+1792*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1792); _SC_Out = (1792); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S168_MatAdd_16x20x112(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 35840 [Tile0, 5:[1x7962, 3:1x7962, 1x3992], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x7962, 3:1x7962, 1x3992], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 35840 [Tile0, 5:[1x7962, 3:1x7962, 1x3992], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x7962, 3:1x7962, 1x3992], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 35840 [Tile0, 5:[1x7962, 3:1x7962, 1x3992], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x7962, 3:1x7962, 1x3992], 1]
		Tile0: [0, 7962, 7962], Tile1: [7962, 7962, 7962], Tile2; [15924, 7962, 7962]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7962, 0, DmaR_Evt1);
	_N_In1=0;
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+0), 7962, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+7962), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+7964), 7962, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+0), 7962, 0, DmaR_Evt2);
	_NN_In2=7962; _SN_In2=7962;
	_C_Out=0; _SC_Out=7962;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47784), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4), T0Ind_NextNextLast = ((T0Ind+2)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (7962); _SN_In1 = ((T0Ind_NextLast)?3992:7962); 
		}
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (7962); _SNN_In2 = ((T0Ind_NextNextLast)?3992:7962); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+7964*((T0Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+7964*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7964*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15928+7964*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?3992:7962);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31856+7964*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (7962); _SC_Out = ((T0Ind_NextLast)?3992:7962); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S171_Conv2d_672x1x1x112_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44112 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_15_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 19][Tile0 Dim: 8]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 35840 [Tile0, 8:[112x40, 6:112x40, 112x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[112x40, 6:112x40, 112x40], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 19 logical tiles, 19 physical tiles
			Total Size: 75264 [Tile1, 19:[112x36, 17:112x36, 112x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[112x36, 17:112x36, 112x24], 1]
		Tile0: [0, 4032, 4032], Tile1: [4032, 4032, 4032], Tile2; [8064, 4032, 4032]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 2688 [Tile1, 19:[1x36, 17:1x36, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x36, 17:1x36, 1x24], 4]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 19 physical tiles
			Total Size: 215040 [Tile1, 19:[320x36, 17:320x36, 320x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[320x36, 17:320x36, 320x24], 1]
		Tile0: [0, 11520, 36], Tile1: [36, 11520, 36], Tile2; [72, 11520, 36]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 672 [Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 672 [Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x36, 17:1x36, 1x24], 1]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 19 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 19:[1x1, 17:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 19:[1x1, 17:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (112);
	KerArg0->H_In1 = (unsigned short int) (40);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+35136);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (320);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35152+0), 4480, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4032, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8064), 2688, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11520; _LC_Out=36;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33792), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34464), 672, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<19; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==18), T1Ind_NextLast = ((T1Ind+1)==18);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (4032); _SN_In2 = ((T1Ind_NextLast)?2688:4032); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4032*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (4480); _SN_In1 = (4480); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-31360); _SN_In1 = (4480); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35152+4480*((T0Ind_Total+1)%2)),
						1*(_SN_In1), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35152+4480*((T0Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4032*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?24:36);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+8064+(144*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+33792+(36*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34464+(36*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?24:36);
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*40);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+35136))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_15_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2));
		KerArg1->expr_15_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?24:36);
		AT_FORK(gap_ncore(), (void *) expr_15, (void *) KerArg1);
		__CALL(expr_15, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+11520*((T1Ind_Total+-1)%2)),
					_SP_Out, 672, _LP_Out, 1, UchanHR1);
		AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+11520*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10752+11520*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (36); _LC_Out = ((T1Ind_NextLast)?24:36); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+35840+11520*((T1Ind_Total+-1)%2)), _SP_Out, 672, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S174_Conv2d_672x5x5x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 39808 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_25_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 28]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 28 logical tiles, 28 physical tiles
			Total Size: 53760 [Tile0, 1:[10x8], 672][D0, [27 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 672][D0, [27 x 24, 24]]
		Tile0: [0, 1920, 24], Tile1: [24, 1920, 24], Tile2; [48, 1920, 24]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 28 logical tiles, 1 physical tiles
			Total Size: 215040 [D0, [27 x 7680, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 26:20x19, 20x18], 1][D0, [27 x 7680, 7680]]
		Tile0: [0, 9120, 380], Tile1: [0, 9120, 380], Tile2; [0, 9120, 380]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 28 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [27 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [27 x 96, 96]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 28 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [27 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [27 x 24, 24]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 28 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [27 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [27 x 24, 24]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 28 logical tiles, 28 physical tiles
			Total Size: 16800 [D0, [27 x 600, 600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [27 x 600, 600]]
		Tile0: [0, 600, 600], Tile1: [600, 600, 600], Tile2; [1200, 600, 600]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 28 logical tiles, 28 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [27 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [27 x 24, 24]]
		Tile0: [0, 7680, 24], Tile1: [24, 7680, 24], Tile2; [48, 7680, 24]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 28 logical tiles, 1 physical tiles
			Total Size: 215040 [Tile0, 1:[10x8], 2688][D0, [27 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 2688][D0, [27 x 96, 96]]
		Tile0: [0, 7680, 96], Tile1: [0, 7680, 96], Tile2; [0, 7680, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+15360);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+15360);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (24);
	KerArg1->OutFeatures = (unsigned short int) (24);
	KerArg1->TotalInFeatures = (unsigned short int) (24);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+32112);
	KerArg1->Pad = (v4s) ((v4s){2,1,2,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+32112);
	KerArg2->Feat = (unsigned short int) (24);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+25728);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+26400);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+39792);
	KerArg3->W = (unsigned short int) (24);
	KerArg3->H = (unsigned short int) (10);
	KerArg3->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=1920; _LC_Out=24;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040), 2688, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25728), 672, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26400), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27072+0), 600, 0, DmaR_Evt4);
	_N_Filter=0;
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 7680, 672, 24, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+24), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7680), 7680, 672, 24, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7680, 0, DmaR_Evt5);
	_NN_In=24; _SN_In=7680;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39792), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1, T0Ind_NextNextLast = 1;
		for (D0Ind=0; D0Ind<28; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==27), D0Ind_NextLast = ((D0Ind+1)==27), D0Ind_NextNextLast = ((D0Ind+2)==27);
			/*================================= Prepare Tiles ===================================*/
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (600); _SN_Filter = (600); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-16200); _SN_Filter = (600); 
			}
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (24); _LNN_In = (24); _SNN_In = (320*_LNN_In); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27072+600*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt4);
			}
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7680*((D0Ind_Total)%2)),
						1*(_SNN_In), 672, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7680*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7680*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7680*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (19-2*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (19-2*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (19-2*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+27072+600*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040+((D0Ind)*96));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+39792))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+28272+1920*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+25728+((D0Ind)*24));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+26400+((D0Ind)*24));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_25_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+28272+1920*((D0Ind_Total)%2));
			KerArg3->expr_25_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+28272+1920*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_25, (void *) KerArg3);
			__CALL(expr_25, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28272+1920*((D0Ind_Total)%2)),
					_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (24); _LC_Out = (24); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S175_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 45696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 5]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][Tile0, 5:[672x17, 3:672x17, 672x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][Tile0, 5:[672x17, 3:672x17, 672x12], 1]
		Tile0: [0, 11424, 11424], Tile1: [11424, 11424, 11424], Tile2; [22848, 11424, 11424]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][Tile0, 5:[672x17, 3:672x17, 672x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][Tile0, 5:[672x17, 3:672x17, 672x12], 1]
		Tile0: [0, 11424, 17], Tile1: [17, 11424, 17], Tile2; [34, 11424, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (672);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11424, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=11424; _LC_Out=17;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11424); _SN_In = (1*((T0Ind_NextLast)?8064:11424)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11424*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11424*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+22848+11424*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?12:17);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22848+11424*((T0Ind_Total)%2)),
					_SC_Out, 80, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (17); _LC_Out = ((T0Ind_NextLast)?12:17); _SC_Out = (672*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S176_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46672 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 53760 [Tile0, 3:[80x288, 1:80x288, 80x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[80x288, 1:80x288, 80x96], 1]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 7680, 7680]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 672 [Tile0, 3:[1x288, 1:1x288, 1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x288, 1:1x288, 1x96], 1]
		Tile0: [0, 288, 288], Tile1: [288, 288, 288], Tile2; [576, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (4);
	KerArg0->H = (unsigned short int) (20);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46656);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 23040, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=288;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46656), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (23040); _SN_In = ((T0Ind_NextLast)?7680:23040); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?96:288);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+46080+288*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46080+288*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (288); _SC_Out = ((T0Ind_NextLast)?96:288); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S180_Conv2d_168x1x1x672_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44872 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 168, Tiled: 6][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [Tile0, 1:[1x1], 672]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 672]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 112896 [D0, [5 x 21504, 5376]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 21504, 5376]]
		Tile0: [0, 21504, 21504], Tile1: [21504, 21504, 21504], Tile2; [43008, 21504, 21504]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [5 x 128, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 128, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 168 [D0, [5 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 32, 8]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 168 [D0, [5 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 32, 8]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 168 [D0, [5 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 32, 8]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (672);
	KerArg0->TotalInDim = (unsigned short int) (672);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44856);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+0), 21504, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+21504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+21504), 21504, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672+0), 21504, 0, DmaR_Evt2);
	_NN_Filter=21504; _SN_Filter=21504;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43680), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44520), 168, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44688), 168, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44856), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<6; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==5), D0Ind_NextLast = ((D0Ind+1)==5), D0Ind_NextNextLast = ((D0Ind+2)==5);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (21504); _SNN_Filter = ((D0Ind_NextNextLast)?5376:21504); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+21504*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+21504*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672+21504*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+672+21504*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+43680+((D0Ind)*128));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44352+((D0Ind)*32));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?8:32);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+44520+((D0Ind)*32));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+44688+((D0Ind)*32));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44352), 168, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S183_Conv2d_672x1x1x168_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 672, Tiled: 5][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [Tile0, 1:[1x1], 168]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 168]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 112896 [D0, [4 x 22848, 21504]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 22848, 21504]]
		Tile0: [0, 22848, 22848], Tile1: [22848, 22848, 22848], Tile2; [45696, 22848, 22848]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 2688 [D0, [4 x 544, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 544, 512]]
		Tile0: [0, 544, 544], Tile1: [544, 544, 544], Tile2; [1088, 544, 544]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 672 [D0, [4 x 136, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 136, 128]]
		Tile0: [0, 136, 136], Tile1: [136, 136, 136], Tile2; [272, 136, 136]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 672 [D0, [4 x 136, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 136, 128]]
		Tile0: [0, 136, 136], Tile1: [136, 136, 136], Tile2; [272, 136, 136]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 672 [D0, [4 x 136, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 136, 128]]
		Tile0: [0, 136, 136], Tile1: [136, 136, 136], Tile2; [272, 136, 136]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (168);
	KerArg0->TotalInDim = (unsigned short int) (168);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 168, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+0), 22848, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+22848), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+22848), 22848, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+168+0), 22848, 0, DmaR_Evt2);
	_NN_Filter=22848; _SN_Filter=22848;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45864+0), 544, 0, DmaR_Evt3);
	_N_Bias=0;
	_C_Out=0; _SC_Out=136;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47224+0), 136, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47496+0), 136, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47768), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<5; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==4), D0Ind_NextLast = ((D0Ind+1)==4), D0Ind_NextNextLast = ((D0Ind+2)==4);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (22848); _SNN_Filter = ((D0Ind_NextNextLast)?21504:22848); 
			}
		}
		_SN_Bias = 0;
		if (!(D0Ind_Last)) {
			_N_Bias = _N_Bias + (544); _SN_Bias = ((D0Ind_NextLast)?512:544); 
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (136); _SN_Scale = ((D0Ind_NextLast)?128:136); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (136); _SN_ScaleN = ((D0Ind_NextLast)?128:136); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+22848*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+69120+22848*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+168+22848*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45864+544*((D0Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt3);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47224+136*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47496+136*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+168+22848*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45864+544*((D0Ind_Total)%2));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46952+136*((D0Ind_Total)%2));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?128:136);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47224+136*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47496+136*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46952+136*((D0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (136); _SC_Out = ((D0Ind_NextLast)?128:136); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S184_Op_expr_26(
		signed char * __restrict__ expr_26_in_0,
		signed char * __restrict__ expr_26_in_1,
		signed char * __restrict__ expr_26_out_0)

{
	/* Shared L1: 46752 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s184_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_26_out_0;
	unsigned int _SP_expr_26_out_0, _SC_expr_26_out_0;
	unsigned int _LP_expr_26_out_0, _LC_expr_26_out_0;
	unsigned int _N_expr_26_in_1;
	unsigned int _SN_expr_26_in_1;
	unsigned int _LN_expr_26_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 80, Tiled: 1][D1 Dim: Init: 672, Tiled: 5][Tile0 Dim: 1]
	Ker Arg: expr_26_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][D1, [4 x 11520, 7680]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][D1, [4 x 11520, 7680]]
		Tile0: [0, 11520, 144], Tile1: [144, 11520, 144], Tile2; [288, 11520, 144]
	Ker Arg: expr_26_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [4 x 144, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 144, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: expr_26_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][D1, [4 x 11520, 7680]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][D1, [4 x 11520, 7680]]
		Tile0: [0, 11520, 144], Tile1: [144, 11520, 144], Tile2; [288, 11520, 144]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_26_out_0=0; _SC_expr_26_out_0=11520; _LC_expr_26_out_0=144;
	_SP_expr_26_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_26_in_0 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23712+0), 11520, 672, 144, 0, DmaR_Evt2);
	_N_expr_26_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<5; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==4), D1Ind_NextLast = ((D1Ind+1)==4);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_26_in_1 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_26_in_1 = _N_expr_26_in_1 + (144); _LN_expr_26_in_1 = ((D1Ind_NextLast)?96:144); _SN_expr_26_in_1 = (80*_LN_expr_26_in_1); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_26_in_1 */
			if (_SN_expr_26_in_1) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_in_1+_N_expr_26_in_1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23712+11520*((D1Ind_Total+1)%2)),
						1*(_SN_expr_26_in_1), 672, _LN_expr_26_in_1, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?96:144);
			KerArg0->expr_26_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+23040+((D1Ind)*144));
			KerArg0->expr_26_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+23712+11520*((D1Ind_Total)%2));
			KerArg0->expr_26_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+11520*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s184_kernel, (void *) KerArg0);
			__CALL(s184_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_26_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_26_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_out_0+_C_expr_26_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((D1Ind_Total)%2)),
					_SC_expr_26_out_0, 672, _LC_expr_26_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_26_out_0 = _SC_expr_26_out_0;_LP_expr_26_out_0 = _LC_expr_26_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_26_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_26_out_0 = _C_expr_26_out_0 + (144); _LC_expr_26_out_0 = ((D1Ind_NextLast)?96:144); _SC_expr_26_out_0 = (80*_LC_expr_26_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_26_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S187_Conv2d_80x1x1x672(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35312 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 10]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 53760 [Tile1, 5:[672x16, 3:672x16, 672x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[672x16, 3:672x16, 672x16], 1]
		Tile0: [0, 10752, 10752], Tile1: [10752, 10752, 10752], Tile2; [21504, 10752, 10752]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 53760 [Tile0, 10:[672x8, 8:672x8, 672x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[672x8, 8:672x8, 672x8], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 10:[1x8, 8:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x8, 8:1x8, 1x8], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 6400 [Tile1, 5:[80x16, 3:80x16, 80x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x16, 3:80x16, 80x16], 1]
		Tile0: [0, 1280, 1280], Tile1: [1280, 1280, 1280], Tile2; [2560, 1280, 1280]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 10:[1x8, 8:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x8, 8:1x8, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 10:[1x8, 8:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x8, 8:1x8, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 10:[1x1, 8:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (672);
	KerArg0->H_In1 = (unsigned short int) (16);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+35296);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10752, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24064+0), 5376, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34816), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35136), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35216), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35296), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (10752); _SN_In1 = (10752); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (5376); _SN_In2 = (5376); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-48384); _SN_In2 = (5376); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24064+5376*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+24064+5376*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+34816+(32*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35136+(8*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35216+(8*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+21504+1280*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+35296))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21504+1280*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1280); _SC_Out = (1280); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S188_Op__backbone_features_1_features_1_1_block_block_0_block_0_0_Conv_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 12808 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 6400, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [D0, [0 x 6400, 6400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 6400, 6400]]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [D0, [0 x 6400, 6400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 6400, 6400]]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6400);
	KerArg0->W = (unsigned short int) (6400);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6400), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S191_Conv2d_480x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42576 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_27_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[80x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x80], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		Tile0: [0, 8320, 8320], Tile1: [8320, 8320, 8320], Tile2; [16640, 8320, 8320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile1, 5:[1x104, 3:1x104, 1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 4]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		Tile0: [0, 8320, 104], Tile1: [104, 8320, 104], Tile2; [208, 8320, 104]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+36176);
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->H_In1 = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+36160);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36176), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 8320, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16640), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8320; _LC_Out=104;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35200), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35680), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36160), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (8320); _SN_In2 = ((T1Ind_NextLast)?5120:8320); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+8320*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+8320*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?64:104);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+16640+(416*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35200+(104*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35680+(104*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?64:104);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+36160))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?64:104);
		AT_FORK(gap_ncore(), (void *) expr_27, (void *) KerArg1);
		__CALL(expr_27, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2)),
				_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (104); _LC_Out = ((T1Ind_NextLast)?64:104); _SC_Out = (80*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S194_Conv2d_480x5x5x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 39856 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_28_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 10]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		Tile0: [0, 3840, 48], Tile1: [48, 3840, 48], Tile2; [96, 3840, 48]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [9 x 3840, 3840]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x10, 8:10x12, 10x10], 1][D0, [9 x 3840, 3840]]
		Tile0: [0, 5760, 120], Tile1: [0, 5760, 120], Tile2; [0, 5760, 120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [9 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 192, 192]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 48, 48]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 48, 48]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 12000 [D0, [9 x 1200, 1200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 1200, 1200]]
		Tile0: [0, 1200, 1200], Tile1: [1200, 1200, 1200], Tile2; [2400, 1200, 1200]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		Tile0: [0, 3840, 48], Tile1: [48, 3840, 48], Tile2; [96, 3840, 48]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 1:[10x8], 1920][D0, [9 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 1920][D0, [9 x 192, 192]]
		Tile0: [0, 15360, 192], Tile1: [0, 15360, 192], Tile2; [0, 15360, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg0->Feat = (unsigned short int) (48);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->InFeatures = (unsigned short int) (48);
	KerArg1->OutFeatures = (unsigned short int) (48);
	KerArg1->TotalInFeatures = (unsigned short int) (48);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+24480);
	KerArg1->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+24480);
	KerArg2->Feat = (unsigned short int) (48);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13440);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13920);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+39840);
	KerArg3->W = (unsigned short int) (48);
	KerArg3->H = (unsigned short int) (10);
	KerArg3->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 3840, 480, 48, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11520), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13920), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14400+0), 1200, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=3840; _LC_Out=48;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39840), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<10; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==9), D0Ind_NextLast = ((D0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (48); _LN_In = (48); _SN_In = (80*_LN_In); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (1200); _SN_Filter = (1200); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-10800); _SN_Filter = (1200); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14400+1200*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (12-2*(1)-2*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->UsedH = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+14400+1200*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520+((D0Ind)*192));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+39840))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13440+((D0Ind)*48));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13920+((D0Ind)*48));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_28_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2));
			KerArg3->expr_28_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_28, (void *) KerArg3);
			__CALL(expr_28, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (48); _LC_Out = (48); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S195_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 46080 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 4]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 24], Tile1: [24, 11520, 24], Tile2; [48, 11520, 24]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=11520; _LC_Out=24;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11520); _SN_In = (1*((T0Ind_NextLast)?3840:11520)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23040+11520*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?8:24);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+11520*((T0Ind_Total)%2)),
					_SC_Out, 80, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (24); _LC_Out = ((T0Ind_NextLast)?8:24); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S196_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[80x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x480], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x480], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W = (unsigned short int) (4);
	KerArg0->H = (unsigned short int) (20);
	KerArg0->Feat = (unsigned short int) (480);
	KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S200_Conv2d_120x1x1x480_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47344 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 120, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x1], 480]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 480]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 57600 [D0, [2 x 23040, 11520]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 23040, 11520]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 11520, 11520]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [2 x 192, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (480);
	KerArg0->TotalInDim = (unsigned short int) (480);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47328);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+0), 23040, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+23040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+23040), 23040, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480+0), 23040, 0, DmaR_Evt2);
	_NN_Filter=23040; _SN_Filter=23040;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46560), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=48;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47136+0), 48, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47232+0), 48, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47328), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (23040); _SNN_Filter = ((1)?11520:23040); 
			}
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (48); _SN_Scale = ((D0Ind_NextLast)?24:48); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (48); _SN_ScaleN = ((D0Ind_NextLast)?24:48); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+23040*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+23040*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480+23040*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47136+48*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47232+48*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+480+23040*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46560+((D0Ind)*192));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+47040+48*((D0Ind_Total)%2));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?24:48);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47136+48*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47232+48*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47040+48*((D0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (48); _SC_Out = ((D0Ind_NextLast)?24:48); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S203_Conv2d_480x1x1x120_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46984 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 480, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x1], 120]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 120]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 57600 [D0, [2 x 22080, 13440]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 22080, 13440]]
		Tile0: [0, 22080, 22080], Tile1: [22080, 22080, 22080], Tile2; [44160, 13440, 13440]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1920 [D0, [2 x 736, 448]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 736, 448]]
		Tile0: [0, 736, 736], Tile1: [736, 736, 736], Tile2; [1472, 448, 448]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 184, 184], Tile1: [184, 184, 184], Tile2; [368, 112, 112]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 184, 184], Tile1: [184, 184, 184], Tile2; [368, 112, 112]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (120);
	KerArg0->TotalInDim = (unsigned short int) (120);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46968);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+0), 22080, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+22080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+22080), 22080, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120+0), 22080, 0, DmaR_Evt2);
	_NN_Filter=22080; _SN_Filter=22080;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44280+0), 736, 0, DmaR_Evt3);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46232+0), 184, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46600+0), 184, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46968), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (22080); _SNN_Filter = ((1)?13440:22080); 
			}
		}
		_SN_Bias = 0;
		if (!(D0Ind_Last)) {
			_N_Bias = _N_Bias + (736); _SN_Bias = ((D0Ind_NextLast)?448:736); 
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (184); _SN_Scale = ((D0Ind_NextLast)?112:184); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (184); _SN_ScaleN = ((D0Ind_NextLast)?112:184); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+22080*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+22080*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120+22080*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44280+736*((D0Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt3);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46232+184*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46600+184*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+120+22080*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44280+736*((D0Ind_Total)%2));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45752+((D0Ind)*184));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?112:184);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+46232+184*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+46600+184*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45752), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S204_Op_expr_29(
		signed char * __restrict__ expr_29_in_0,
		signed char * __restrict__ expr_29_in_1,
		signed char * __restrict__ expr_29_out_0)

{
	/* Shared L1: 46560 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s204_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_29_out_0;
	unsigned int _SP_expr_29_out_0, _SC_expr_29_out_0;
	unsigned int _LP_expr_29_out_0, _LC_expr_29_out_0;
	unsigned int _N_expr_29_in_1;
	unsigned int _SN_expr_29_in_1;
	unsigned int _LN_expr_29_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 80, Tiled: 1][D1 Dim: Init: 480, Tiled: 4][Tile0 Dim: 1]
	Ker Arg: expr_29_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		Tile0: [0, 11520, 144], Tile1: [144, 11520, 144], Tile2; [288, 11520, 144]
	Ker Arg: expr_29_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [3 x 144, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 144, 48]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: expr_29_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		Tile0: [0, 11520, 144], Tile1: [144, 11520, 144], Tile2; [288, 11520, 144]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_29_out_0=0; _SC_expr_29_out_0=11520; _LC_expr_29_out_0=144;
	_SP_expr_29_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_29_in_0 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23520+0), 11520, 480, 144, 0, DmaR_Evt2);
	_N_expr_29_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<4; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==3), D1Ind_NextLast = ((D1Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_29_in_1 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_29_in_1 = _N_expr_29_in_1 + (144); _LN_expr_29_in_1 = ((D1Ind_NextLast)?48:144); _SN_expr_29_in_1 = (80*_LN_expr_29_in_1); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_29_in_1 */
			if (_SN_expr_29_in_1) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_in_1+_N_expr_29_in_1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23520+11520*((D1Ind_Total+1)%2)),
						1*(_SN_expr_29_in_1), 480, _LN_expr_29_in_1, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?48:144);
			KerArg0->expr_29_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+23040+((D1Ind)*144));
			KerArg0->expr_29_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+23520+11520*((D1Ind_Total)%2));
			KerArg0->expr_29_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+11520*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s204_kernel, (void *) KerArg0);
			__CALL(s204_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_29_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_29_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_out_0+_C_expr_29_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((D1Ind_Total)%2)),
					_SC_expr_29_out_0, 480, _LC_expr_29_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_29_out_0 = _SC_expr_29_out_0;_LP_expr_29_out_0 = _LC_expr_29_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_29_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_29_out_0 = _C_expr_29_out_0 + (144); _LC_expr_29_out_0 = ((D1Ind_NextLast)?48:144); _SC_expr_29_out_0 = (80*_LC_expr_29_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_29_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S207_Conv2d_80x1x1x480(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 7]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile1, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 38400 [Tile0, 7:[480x12, 5:480x12, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[480x12, 5:480x12, 480x8], 1]
		Tile0: [0, 5760, 5760], Tile1: [5760, 5760, 5760], Tile2; [11520, 5760, 5760]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 7:[1x12, 5:1x12, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x12, 5:1x12, 1x8], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 6400 [Tile1, 4:[80x24, 2:80x24, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[80x24, 2:80x24, 80x8], 1]
		Tile0: [0, 1920, 1920], Tile1: [1920, 1920, 1920], Tile2; [3840, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (480);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880+0), 5760, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38720), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38800), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (11520); _SN_In1 = ((T1Ind_NextLast)?3840:11520); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (5760); _SN_In2 = ((T0Ind_NextLast)?3840:5760); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-34560); _SN_In2 = (5760); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880+5760*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:24);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880+5760*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?8:12);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38400+(48*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38720+(12*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38800+(12*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040+1920*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+38880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+1920*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1920); _SC_Out = ((T1Ind_NextLast)?640:1920); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S208_MatAdd_8x10x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 19216 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6400);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg0->Feat = (unsigned short int) (6400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+19200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6400), 6400, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19200), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S211_Conv2d_480x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42576 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_30_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[80x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x80], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		Tile0: [0, 8320, 8320], Tile1: [8320, 8320, 8320], Tile2; [16640, 8320, 8320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile1, 5:[1x104, 3:1x104, 1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 4]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		Tile0: [0, 8320, 104], Tile1: [104, 8320, 104], Tile2; [208, 8320, 104]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+36176);
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->H_In1 = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+36160);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36176), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 8320, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16640), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8320; _LC_Out=104;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35200), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35680), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36160), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (8320); _SN_In2 = ((T1Ind_NextLast)?5120:8320); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+8320*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+8320*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?64:104);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+16640+(416*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35200+(104*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35680+(104*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?64:104);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+36160))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_30_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
		KerArg1->expr_30_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?64:104);
		AT_FORK(gap_ncore(), (void *) expr_30, (void *) KerArg1);
		__CALL(expr_30, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2)),
				_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (104); _LC_Out = ((T1Ind_NextLast)?64:104); _SC_Out = (80*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S214_Conv2d_480x5x5x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 39856 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_31_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 10]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		Tile0: [0, 3840, 48], Tile1: [48, 3840, 48], Tile2; [96, 3840, 48]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [9 x 3840, 3840]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x10, 8:10x12, 10x10], 1][D0, [9 x 3840, 3840]]
		Tile0: [0, 5760, 120], Tile1: [0, 5760, 120], Tile2; [0, 5760, 120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [9 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 192, 192]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 48, 48]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 48, 48]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 12000 [D0, [9 x 1200, 1200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 1200, 1200]]
		Tile0: [0, 1200, 1200], Tile1: [1200, 1200, 1200], Tile2; [2400, 1200, 1200]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [9 x 48, 48]]
		Tile0: [0, 3840, 48], Tile1: [48, 3840, 48], Tile2; [96, 3840, 48]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 1:[10x8], 1920][D0, [9 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 1920][D0, [9 x 192, 192]]
		Tile0: [0, 15360, 192], Tile1: [0, 15360, 192], Tile2; [0, 15360, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg0->Feat = (unsigned short int) (48);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->InFeatures = (unsigned short int) (48);
	KerArg1->OutFeatures = (unsigned short int) (48);
	KerArg1->TotalInFeatures = (unsigned short int) (48);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+24480);
	KerArg1->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+24480);
	KerArg2->Feat = (unsigned short int) (48);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13440);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13920);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+39840);
	KerArg3->W = (unsigned short int) (48);
	KerArg3->H = (unsigned short int) (10);
	KerArg3->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 3840, 480, 48, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11520), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13920), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14400+0), 1200, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=3840; _LC_Out=48;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39840), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<10; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==9), D0Ind_NextLast = ((D0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (48); _LN_In = (48); _SN_In = (80*_LN_In); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (1200); _SN_Filter = (1200); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-10800); _SN_Filter = (1200); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14400+1200*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (12-2*(1)-2*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->UsedH = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+14400+1200*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520+((D0Ind)*192));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+39840))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13440+((D0Ind)*48));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13920+((D0Ind)*48));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_31_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2));
			KerArg3->expr_31_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_31, (void *) KerArg3);
			__CALL(expr_31, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16800+3840*((D0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (48); _LC_Out = (48); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S215_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 46080 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 4]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 24], Tile1: [24, 11520, 24], Tile2; [48, 11520, 24]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=11520; _LC_Out=24;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11520); _SN_In = (1*((T0Ind_NextLast)?3840:11520)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+23040+11520*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?8:24);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+11520*((T0Ind_Total)%2)),
					_SC_Out, 80, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (24); _LC_Out = ((T0Ind_NextLast)?8:24); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S216_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[80x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x480], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x480], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W = (unsigned short int) (4);
	KerArg0->H = (unsigned short int) (20);
	KerArg0->Feat = (unsigned short int) (480);
	KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S220_Conv2d_120x1x1x480_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47344 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 120, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x1], 480]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 480]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 57600 [D0, [2 x 23040, 11520]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 23040, 11520]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 11520, 11520]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [2 x 192, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [D0, [2 x 48, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 48, 24]]
		Tile0: [0, 48, 48], Tile1: [48, 48, 48], Tile2; [96, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (480);
	KerArg0->TotalInDim = (unsigned short int) (480);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47328);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+0), 23040, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+23040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+23040), 23040, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480+0), 23040, 0, DmaR_Evt2);
	_NN_Filter=23040; _SN_Filter=23040;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46560), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=48;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47136+0), 48, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47232+0), 48, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47328), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (23040); _SNN_Filter = ((1)?11520:23040); 
			}
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (48); _SN_Scale = ((D0Ind_NextLast)?24:48); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (48); _SN_ScaleN = ((D0Ind_NextLast)?24:48); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+23040*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83680+23040*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480+23040*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47136+48*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47232+48*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+480+23040*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+46560+((D0Ind)*192));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+47040+48*((D0Ind_Total)%2));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?24:48);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47136+48*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+47232+48*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47040+48*((D0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (48); _SC_Out = ((D0Ind_NextLast)?24:48); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S223_Conv2d_480x1x1x120_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46984 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 480, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [Tile0, 1:[1x1], 120]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 120]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 57600 [D0, [2 x 22080, 13440]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 22080, 13440]]
		Tile0: [0, 22080, 22080], Tile1: [22080, 22080, 22080], Tile2; [44160, 13440, 13440]
	Ker Arg: Bias, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1920 [D0, [2 x 736, 448]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 736, 448]]
		Tile0: [0, 736, 736], Tile1: [736, 736, 736], Tile2; [1472, 448, 448]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 184, 184], Tile1: [184, 184, 184], Tile2; [368, 112, 112]
	Ker Arg: ScaleN, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [D0, [2 x 184, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 184, 112]]
		Tile0: [0, 184, 184], Tile1: [184, 184, 184], Tile2; [368, 112, 112]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->InDim = (unsigned short int) (120);
	KerArg0->TotalInDim = (unsigned short int) (120);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+46968);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83200+0), 22080, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+22080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83200+22080), 22080, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120+0), 22080, 0, DmaR_Evt2);
	_NN_Filter=22080; _SN_Filter=22080;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44280+0), 736, 0, DmaR_Evt3);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46232+0), 184, 0, DmaR_Evt4);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46600+0), 184, 0, DmaR_Evt5);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46968), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_Filter = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_Filter = _NN_Filter + (22080); _SNN_Filter = ((1)?13440:22080); 
			}
		}
		_SN_Bias = 0;
		if (!(D0Ind_Last)) {
			_N_Bias = _N_Bias + (736); _SN_Bias = ((D0Ind_NextLast)?448:736); 
		}
		_SN_Scale = 0;
		if (!(D0Ind_Last)) {
			_N_Scale = _N_Scale + (184); _SN_Scale = ((D0Ind_NextLast)?112:184); 
		}
		_SN_ScaleN = 0;
		if (!(D0Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (184); _SN_ScaleN = ((D0Ind_NextLast)?112:184); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
		if (_SNN_Filter) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83200+22080*((D0Ind_Total)%2)),
					1*(_SNN_Filter), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+83200+22080*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120+22080*((D0Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44280+736*((D0Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt3);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46232+184*((D0Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46600+184*((D0Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+120+22080*((D0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+44280+736*((D0Ind_Total)%2));
			KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+45752+((D0Ind)*184));
			KerArg0->OutDim = (unsigned short int) ((D0Ind_Last)?112:184);
			KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+46232+184*((D0Ind_Total)%2));
			KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+46600+184*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_HSigmoid_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_HSigmoid_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		_SN_Filter = _SNN_Filter;
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45752), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S224_Op_expr_32(
		signed char * __restrict__ expr_32_in_0,
		signed char * __restrict__ expr_32_in_1,
		signed char * __restrict__ expr_32_out_0)

{
	/* Shared L1: 46560 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s224_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_32_out_0;
	unsigned int _SP_expr_32_out_0, _SC_expr_32_out_0;
	unsigned int _LP_expr_32_out_0, _LC_expr_32_out_0;
	unsigned int _N_expr_32_in_1;
	unsigned int _SN_expr_32_in_1;
	unsigned int _LN_expr_32_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 80, Tiled: 1][D1 Dim: Init: 480, Tiled: 4][Tile0 Dim: 1]
	Ker Arg: expr_32_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		Tile0: [0, 11520, 144], Tile1: [144, 11520, 144], Tile2; [288, 11520, 144]
	Ker Arg: expr_32_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [3 x 144, 48]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 144, 48]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: expr_32_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [3 x 11520, 3840]]
		Tile0: [0, 11520, 144], Tile1: [144, 11520, 144], Tile2; [288, 11520, 144]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_32_out_0=0; _SC_expr_32_out_0=11520; _LC_expr_32_out_0=144;
	_SP_expr_32_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_32_in_0 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23520+0), 11520, 480, 144, 0, DmaR_Evt2);
	_N_expr_32_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<4; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==3), D1Ind_NextLast = ((D1Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_32_in_1 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_32_in_1 = _N_expr_32_in_1 + (144); _LN_expr_32_in_1 = ((D1Ind_NextLast)?48:144); _SN_expr_32_in_1 = (80*_LN_expr_32_in_1); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_32_in_1 */
			if (_SN_expr_32_in_1) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_in_1+_N_expr_32_in_1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23520+11520*((D1Ind_Total+1)%2)),
						1*(_SN_expr_32_in_1), 480, _LN_expr_32_in_1, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?48:144);
			KerArg0->expr_32_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+23040+((D1Ind)*144));
			KerArg0->expr_32_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+23520+11520*((D1Ind_Total)%2));
			KerArg0->expr_32_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+11520*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s224_kernel, (void *) KerArg0);
			__CALL(s224_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_32_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_32_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_out_0+_C_expr_32_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((D1Ind_Total)%2)),
					_SC_expr_32_out_0, 480, _LC_expr_32_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_32_out_0 = _SC_expr_32_out_0;_LP_expr_32_out_0 = _LC_expr_32_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_32_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_32_out_0 = _C_expr_32_out_0 + (144); _LC_expr_32_out_0 = ((D1Ind_NextLast)?48:144); _SC_expr_32_out_0 = (80*_LC_expr_32_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_32_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S227_Conv2d_80x1x1x480(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 7]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile1, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 38400 [Tile0, 7:[480x12, 5:480x12, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[480x12, 5:480x12, 480x8], 1]
		Tile0: [0, 5760, 5760], Tile1: [5760, 5760, 5760], Tile2; [11520, 5760, 5760]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 7:[1x12, 5:1x12, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x12, 5:1x12, 1x8], 4]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 6400 [Tile1, 4:[80x24, 2:80x24, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[80x24, 2:80x24, 80x8], 1]
		Tile0: [0, 1920, 1920], Tile1: [1920, 1920, 1920], Tile2; [3840, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x12, 5:1x12, 1x8], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (480);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880+0), 5760, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 320, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38720), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38800), 80, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (11520); _SN_In1 = ((T1Ind_NextLast)?3840:11520); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (5760); _SN_In2 = ((T0Ind_NextLast)?3840:5760); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-34560); _SN_In2 = (5760); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880+5760*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:24);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880+5760*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?8:12);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38400+(48*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38720+(12*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38800+(12*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040+1920*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+38880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+1920*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1920); _SC_Out = ((T1Ind_NextLast)?640:1920); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S228_MatAdd_8x10x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 19216 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6400);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg0->Feat = (unsigned short int) (6400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+19200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6400), 6400, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19200), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S231_Conv2d_480x1x1x80_Custom(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42576 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_33_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[80x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x80], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		Tile0: [0, 8320, 8320], Tile1: [8320, 8320, 8320], Tile2; [16640, 8320, 8320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile1, 5:[1x104, 3:1x104, 1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 4]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 38400 [Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x104, 3:80x104, 80x64], 1]
		Tile0: [0, 8320, 104], Tile1: [104, 8320, 104], Tile2; [208, 8320, 104]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x104, 3:1x104, 1x64], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+36176);
	KerArg0->W_In1 = (unsigned short int) (80);
	KerArg0->H_In1 = (unsigned short int) (80);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+36160);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36176), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 8320, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16640), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8320; _LC_Out=104;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35200), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35680), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36160), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (8320); _SN_In2 = ((T1Ind_NextLast)?5120:8320); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+8320*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+8320*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?64:104);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+16640+(416*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35200+(104*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35680+(104*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?64:104);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+36160))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_33_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
		KerArg1->expr_33_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?64:104);
		AT_FORK(gap_ncore(), (void *) expr_33, (void *) KerArg1);
		__CALL(expr_33, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18560+8320*((T1Ind_Total)%2)),
				_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (104); _LC_Out = ((T1Ind_NextLast)?64:104); _SC_Out = (80*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S234_Conv2d_256x1x1x480_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42512 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 16][Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 122880 [Tile1, 16:[480x16, 14:480x16, 480x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 16:[480x16, 14:480x16, 480x16], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 16:[1x16, 14:1x16, 1x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 16:[1x16, 14:1x16, 1x16], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 20480 [Tile1, 16:[80x16, 14:80x16, 80x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 16:[80x16, 14:80x16, 80x16], 1]
		Tile0: [0, 1280, 16], Tile1: [16, 1280, 16], Tile2; [32, 1280, 16]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 16:[1x16, 14:1x16, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 16:[1x16, 14:1x16, 1x16], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 16:[1x16, 14:1x16, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 16:[1x16, 14:1x16, 1x16], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 16:[1x1, 14:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 16:[1x1, 14:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (480);
	KerArg0->W_In2 = (unsigned short int) (16);
	KerArg0->W_Out = (unsigned short int) (16);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+19456);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19472+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7680, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15360), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1280; _LC_Out=16;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18944), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19200), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19456), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<16; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==15), T1Ind_NextLast = ((T1Ind+1)==15);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (7680); _SN_In2 = (7680); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7680*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (11520); _SN_In1 = ((T0Ind_NextLast)?3840:11520); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-34560); _SN_In1 = (11520); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19472+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In1), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+19472+11520*((T0Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T0Ind_Last?8:24);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+7680*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+15360+(64*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+18944+(16*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+19200+(16*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+16384+1280*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+19456))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16384+1280*((T1Ind_Total)%2)),
				_SC_Out, 256, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16); _LC_Out = (16); _SC_Out = (80*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S237_Conv2d_256x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44176 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 3]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 5120 [Tile0, 1:[5x4], 256][D0, [2 x 112, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 256][D0, [2 x 112, 32]]
		Tile0: [0, 2240, 112], Tile1: [112, 2240, 112], Tile2; [224, 640, 32]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [2 x 8960, 2560]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8, 1:10x9, 10x9], 1][D0, [2 x 8960, 2560]]
		Tile0: [0, 10080, 90], Tile1: [0, 10080, 90], Tile2; [0, 10080, 90]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [2 x 448, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 448, 128]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [2 x 112, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 112, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [2 x 112, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 112, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [2 x 1008, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 1008, 288]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [Tile0, 1:[10x8], 256][D0, [2 x 112, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 256][D0, [2 x 112, 32]]
		Tile0: [0, 8960, 112], Tile1: [112, 8960, 112], Tile2; [224, 2560, 32]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[5x4], 1024][D0, [2 x 448, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 1024][D0, [2 x 448, 128]]
		Tile0: [0, 8960, 448], Tile1: [0, 8960, 448], Tile2; [0, 8960, 448]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+17920);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+17920);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->TotalInFeatures = (unsigned short int) (256);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+28416);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+35200);
	KerArg1->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+35200);
	KerArg2->W = (unsigned short int) (5);
	KerArg2->H = (unsigned short int) (4);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+27904);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+28160);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44160);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=2240; _LC_Out=112;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26880), 1024, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27904), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28160), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28416), 2304, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 8960, 256, 112, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44160), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (112); _LN_In = ((D0Ind_NextLast)?32:112); _SN_In = (80*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+8960*((D0Ind_Total+1)%2)),
						1*(_SN_In), 256, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+8960*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?32:112);
			KerArg0->H = (unsigned short int) (9-1*(1)-0*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (9-1*(1)-0*(1));
			KerArg1->UsedH = (unsigned short int) (9-1*(1)-0*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?32:112);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?32:112);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+28416+((D0Ind)*1008));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26880+((D0Ind)*448));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44160))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+30720+2240*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?32:112);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+27904+((D0Ind)*112));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+28160+((D0Ind)*112));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720+2240*((D0Ind_Total)%2)),
					_SC_Out, 256, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (112); _LC_Out = ((D0Ind_NextLast)?32:112); _SC_Out = (20*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S240_Conv2d_512x1x1x256_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41328 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 9][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[256x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x20], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 131072 [Tile1, 9:[256x60, 7:256x60, 256x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 9:[256x60, 7:256x60, 256x32], 1]
		Tile0: [0, 15360, 15360], Tile1: [15360, 15360, 15360], Tile2; [30720, 15360, 15360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile1, 9:[1x60, 7:1x60, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 9:[1x60, 7:1x60, 1x32], 4]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 10240 [Tile1, 9:[20x60, 7:20x60, 20x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 9:[20x60, 7:20x60, 20x32], 1]
		Tile0: [0, 1200, 60], Tile1: [60, 1200, 60], Tile2; [120, 1200, 60]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 9:[1x60, 7:1x60, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 9:[1x60, 7:1x60, 1x32], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 9:[1x60, 7:1x60, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 9:[1x60, 7:1x60, 1x32], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 9:[1x1, 7:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 9:[1x1, 7:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+36208);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (20);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+36192);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36208), 5120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 15360, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720), 2048, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1200; _LC_Out=60;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35168), 512, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35680), 512, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36192), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<9; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==8), T1Ind_NextLast = ((T1Ind+1)==8);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (15360); _SN_In2 = ((T1Ind_NextLast)?8192:15360); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+15360*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+15360*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?32:60);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+30720+(240*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35168+(60*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35680+(60*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+32768+1200*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:60);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+36192))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32768+1200*((T1Ind_Total)%2)),
				_SC_Out, 512, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (60); _LC_Out = ((T1Ind_NextLast)?32:60); _SC_Out = (20*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S243_Conv2d_128x1x1x512_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36560 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 6][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[512x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x20], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 65536 [Tile1, 6:[512x24, 4:512x24, 512x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[512x24, 4:512x24, 512x8], 1]
		Tile0: [0, 12288, 12288], Tile1: [12288, 12288, 12288], Tile2; [24576, 12288, 12288]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 6:[1x24, 4:1x24, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x24, 4:1x24, 1x8], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 2560 [Tile1, 6:[20x24, 4:20x24, 20x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[20x24, 4:20x24, 20x8], 1]
		Tile0: [0, 480, 24], Tile1: [24, 480, 24], Tile2; [48, 480, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x24, 4:1x24, 1x8], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 6:[1x1, 4:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 6:[1x1, 4:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26320);
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->H_In1 = (unsigned short int) (20);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+26304);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26320), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 12288, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24576), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=480; _LC_Out=24;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26048), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26176), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26304), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<6; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==5), T1Ind_NextLast = ((T1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (12288); _SN_In2 = ((T1Ind_NextLast)?4096:12288); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+12288*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+12288*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?8:24);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+24576+(96*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+26048+(24*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+26176+(24*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+25088+480*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?8:24);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+26304))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25088+480*((T1Ind_Total)%2)),
				_SC_Out, 128, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (24); _LC_Out = ((T1Ind_NextLast)?8:24); _SC_Out = (20*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S246_Conv2d_128x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 10896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3072 [Tile0, 1:[3x2], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 512][D0, [0 x 512, 512]]
		Tile0: [0, 3072, 512], Tile1: [0, 3072, 512], Tile2; [0, 3072, 512]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2560 [D0, [0 x 2560, 2560]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 1][D0, [0 x 2560, 2560]]
		Tile0: [0, 3200, 25], Tile1: [0, 3200, 25], Tile2; [0, 3200, 25]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2560 [Tile0, 1:[5x4], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 128][D0, [0 x 128, 128]]
		Tile0: [0, 2560, 2560], Tile1: [0, 2560, 2560], Tile2; [0, 2560, 2560]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg1->W = (unsigned short int) (5);
	KerArg1->UsedW = (unsigned short int) (5);
	KerArg1->H = (unsigned short int) (4);
	KerArg1->InFeatures = (unsigned short int) (128);
	KerArg1->OutFeatures = (unsigned short int) (128);
	KerArg1->TotalInFeatures = (unsigned short int) (128);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5888);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+7808);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,0});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+7808);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+7040);
	KerArg2->Feat = (unsigned short int) (128);
	KerArg2->W = (unsigned short int) (3);
	KerArg2->H = (unsigned short int) (2);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+5632);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+5760);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+10880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5120), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5632), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5760), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51968+0), 1152, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51968+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5888), 1152, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 2560, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (4);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+10880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7040), 768, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S249_Conv2d_256x1x1x128_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36624 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[128x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x6], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[128x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x256], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 1:[1x256], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 1:[6x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x256], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+35856);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (6);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (256);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35328);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35584);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33792);
	KerArg0->W_Out = (unsigned short int) (256);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+35840);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35856), 768, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51968+0), 32768, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51968+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32768, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32768), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35328), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35584), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+35840))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33792), 1536, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S252_Conv2d_128x1x1x256_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35856 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[256x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x6], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[256x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x128], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile1, 1:[6x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x128], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+34320);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (6);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (128);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34048);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34176);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33280);
	KerArg0->W_Out = (unsigned short int) (128);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+34304);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34320), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), 32768, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32768, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32768), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34048), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34176), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34304), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+34304))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33280), 768, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S255_Conv2d_128x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4752 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[2x1], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 512][D0, [0 x 512, 512]]
		Tile0: [0, 1024, 512], Tile1: [0, 1024, 512], Tile2; [0, 1024, 512]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [D0, [0 x 768, 768]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 1][D0, [0 x 768, 768]]
		Tile0: [0, 1152, 9], Tile1: [0, 1152, 9], Tile2; [0, 1152, 9]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[2x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 128][D0, [0 x 128, 128]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg1->W = (unsigned short int) (3);
	KerArg1->UsedW = (unsigned short int) (3);
	KerArg1->H = (unsigned short int) (2);
	KerArg1->InFeatures = (unsigned short int) (128);
	KerArg1->OutFeatures = (unsigned short int) (128);
	KerArg1->TotalInFeatures = (unsigned short int) (128);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+3712);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,0});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+3712);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+3456);
	KerArg2->Feat = (unsigned short int) (128);
	KerArg2->W = (unsigned short int) (2);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2176);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+4736);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+52352+0), 512, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+52352+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2176), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 1152, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2304), 1152, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 768, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4736), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (2);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+4736))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3456), 256, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S258_Conv2d_256x1x1x128_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35088 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[128x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x2], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[128x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x256], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 1:[1x256], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[2x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x256], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+34832);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (2);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (256);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34304);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34560);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33792);
	KerArg0->W_Out = (unsigned short int) (256);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+34816);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34832), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 32768, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32768, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32768), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34304), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34560), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34816), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+34816))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33792), 512, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S261_Conv2d_64x1x1x256_Relu6(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 17424 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[256x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x2], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[256x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x64], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[2x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x64], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile1, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile1, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+16912);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (2);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16768);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16832);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+16640);
	KerArg0->W_Out = (unsigned short int) (64);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+16896);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16912), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50816+0), 16384, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50816+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 16384, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16384), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16768), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16832), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16896), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+16896))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16640), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S264_Conv2d_64x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 1552 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 64, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1][D0, [0 x 128, 128]]
		Tile0: [0, 384, 6], Tile1: [0, 384, 6], Tile2; [0, 384, 6]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x1], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 64][D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[2x1], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 64][D0, [0 x 64, 64]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg0->Feat = (unsigned short int) (64);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg1->W = (unsigned short int) (2);
	KerArg1->UsedW = (unsigned short int) (2);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->InFeatures = (unsigned short int) (64);
	KerArg1->OutFeatures = (unsigned short int) (64);
	KerArg1->TotalInFeatures = (unsigned short int) (64);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+640);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+256);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+1280);
	KerArg1->Pad = (v4s) ((v4s){1,0,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+1280);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+1216);
	KerArg2->Feat = (unsigned short int) (64);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+576);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+1536);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51456+0), 256, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51456+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+256), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+576), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50880+0), 576, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50880+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+640), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (1);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+1536))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1216), 64, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S267_Conv2d_128x1x1x64_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 9168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x1], 64]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 64]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8192 [D0, [0 x 8192, 8192]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 8192, 8192]]
		Tile0: [0, 8192, 8192], Tile1: [0, 8192, 8192], Tile2; [0, 8192, 8192]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+64);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+8256);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+8768);
	KerArg0->InDim = (unsigned short int) (64);
	KerArg0->TotalInDim = (unsigned short int) (64);
	KerArg0->OutDim = (unsigned short int) (128);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+8896);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+9024);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+9152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 64, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50880+0), 8192, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50880+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64), 8192, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8256), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8896), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9024), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9152), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8768), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S270_Conv2d_672x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 33136 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 84]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 84 logical tiles, 84 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 215040 [D0, [83 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 82:20x18, 20x17], 1][D0, [83 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [83 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 32, 32]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 8, 8]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 8, 8]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 6048 [D0, [83 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 72, 72]]
		Tile0: [0, 6048, 6048], Tile1: [0, 6048, 6048], Tile2; [0, 6048, 6048]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 84 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 860160 [Tile0, 1:[20x16], 2688][D0, [83 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 2688][D0, [83 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (672);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11712);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+22880);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+22880);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10368);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11040);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+33120);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 2560, 672, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560), 2560, 672, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 0, DmaR_Evt1);
	_NN_In=8; _SN_In=2560;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10368), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11040), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11712), 6048, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33120), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1, T0Ind_NextNextLast = 1;
		for (D0Ind=0; D0Ind<84; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==83), D0Ind_NextLast = ((D0Ind+1)==83), D0Ind_NextNextLast = ((D0Ind+2)==83);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (320*_LNN_In); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total)%2)),
						1*(_SNN_In), 672, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11712+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+33120))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10368+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11040+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total+-1)%2)),
						_SP_Out, 672, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total+-1)%2)), _SP_Out, 672, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S273_Conv2d_24x1x1x672(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 33184 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 215040 [Tile1, 20:[672x16, 18:672x16, 672x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[672x16, 18:672x16, 672x16], 1]
		Tile0: [0, 10752, 10752], Tile1: [10752, 10752, 10752], Tile2; [21504, 10752, 10752]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 16128 [Tile0, 3:[672x8, 1:672x8, 672x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[672x8, 1:672x8, 672x8], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 3:[1x8, 1:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8, 1:1x8, 1x8], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 7680 [Tile1, 20:[24x16, 18:24x16, 24x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[24x16, 18:24x16, 24x16], 1]
		Tile0: [0, 384, 384], Tile1: [384, 384, 384], Tile2; [768, 384, 384]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8, 1:1x8, 1x8], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (672);
	KerArg0->H_In1 = (unsigned short int) (16);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+33168);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 10752, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+10752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752), 10752, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10752, 0, DmaR_Evt1);
	_NN_In1=10752; _SN_In1=10752;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22272+0), 5376, 0, DmaR_Evt2);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33024), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=384;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33120), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33144), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33168), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19), T1Ind_NextNextLast = ((T1Ind+2)==19);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (10752); _SNN_In1 = (10752); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (5376); _SN_In2 = (5376); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-10752); _SN_In2 = (5376); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22272+5376*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+22272+5376*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+33024+(32*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+33120+(8*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+33144+(8*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+21504+384*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+33168))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21504+384*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (384); _SC_Out = (384); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S277_Conv2d_480x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44224 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 9]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		Tile0: [0, 4480, 56], Tile1: [56, 4480, 56], Tile2; [112, 4480, 56]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [8 x 4480, 2560]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x9, 7:10x10, 10x9], 1][D0, [8 x 4480, 2560]]
		Tile0: [0, 5600, 100], Tile1: [0, 5600, 100], Tile2; [0, 5600, 100]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [8 x 224, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 224, 128]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 56, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 56, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 4320 [D0, [8 x 504, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 504, 288]]
		Tile0: [0, 504, 504], Tile1: [504, 504, 504], Tile2; [1008, 504, 504]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		Tile0: [0, 4480, 56], Tile1: [56, 4480, 56], Tile2; [112, 4480, 56]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 1:[10x8], 1920][D0, [8 x 224, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 1920][D0, [8 x 224, 128]]
		Tile0: [0, 17920, 224], Tile1: [0, 17920, 224], Tile2; [0, 17920, 224]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+8960);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+13440);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+26288);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+26288);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15360);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15840);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44208);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 480, 56, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15360), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15840), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16320+0), 504, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=4480; _LC_Out=56;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44208), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (56); _LN_In = ((D0Ind_NextLast)?32:56); _SN_In = (80*_LN_In); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (504); _SN_Filter = ((D0Ind_NextLast)?288:504); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-4032); _SN_Filter = (504); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16320+504*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg1->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+16320+504*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+13440+((D0Ind)*224));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44208))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+17328+4480*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15360+((D0Ind)*56));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15840+((D0Ind)*56));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17328+4480*((D0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (56); _LC_Out = ((D0Ind_NextLast)?32:56); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S281_Conv2d_512x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41104 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 512, Tiled: 3]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		Tile0: [0, 3840, 192], Tile1: [192, 3840, 192], Tile2; [384, 2560, 128]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [2 x 3840, 2560]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x5, 1:5x6, 5x5], 1][D0, [2 x 3840, 2560]]
		Tile0: [0, 5760, 30], Tile1: [0, 5760, 30], Tile2; [0, 5760, 30]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2048 [D0, [2 x 768, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 768, 512]]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 128]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 128]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 4608 [D0, [2 x 1728, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 1728, 1152]]
		Tile0: [0, 1728, 1728], Tile1: [1728, 1728, 1728], Tile2; [3456, 1152, 1152]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		Tile0: [0, 3840, 192], Tile1: [192, 3840, 192], Tile2; [384, 2560, 128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 1:[5x4], 2048][D0, [2 x 768, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 2048][D0, [2 x 768, 512]]
		Tile0: [0, 15360, 768], Tile1: [0, 15360, 768], Tile2; [0, 15360, 768]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg0->W = (unsigned short int) (5);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->W = (unsigned short int) (5);
	KerArg1->UsedW = (unsigned short int) (5);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+25728);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+25728);
	KerArg2->W = (unsigned short int) (5);
	KerArg2->H = (unsigned short int) (4);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13568);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+14080);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+41088);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 3840, 512, 192, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11520), 2048, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13568), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14080), 512, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14592+0), 1728, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=3840; _LC_Out=192;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41088), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (192); _LN_In = ((D0Ind_NextLast)?128:192); _SN_In = (20*_LN_In); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (1728); _SN_Filter = ((D0Ind_NextLast)?1152:1728); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-3456); _SN_Filter = (1728); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total+1)%2)),
						1*(_SN_In), 512, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14592+1728*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg0->H = (unsigned short int) (6-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (6-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (6-1*(1)-1*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg1->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+14592+1728*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520+((D0Ind)*768));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+41088))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+18048+3840*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13568+((D0Ind)*192));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+14080+((D0Ind)*192));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18048+3840*((D0Ind_Total)%2)),
					_SC_Out, 512, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (192); _LC_Out = ((D0Ind_NextLast)?128:192); _SC_Out = (20*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S285_Conv2d_256x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 14608 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [D0, [0 x 1536, 1536]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 1][D0, [0 x 1536, 1536]]
		Tile0: [0, 3072, 12], Tile1: [0, 3072, 12], Tile2; [0, 3072, 12]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[3x2], 1024][D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 1024][D0, [0 x 1024, 1024]]
		Tile0: [0, 6144, 1024], Tile1: [0, 6144, 1024], Tile2; [0, 6144, 1024]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg0->Feat = (unsigned short int) (256);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg1->W = (unsigned short int) (3);
	KerArg1->UsedW = (unsigned short int) (3);
	KerArg1->H = (unsigned short int) (2);
	KerArg1->InFeatures = (unsigned short int) (256);
	KerArg1->OutFeatures = (unsigned short int) (256);
	KerArg1->TotalInFeatures = (unsigned short int) (256);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+4608);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+3072);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+8448);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+8448);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+6912);
	KerArg2->Feat = (unsigned short int) (256);
	KerArg2->W = (unsigned short int) (3);
	KerArg2->H = (unsigned short int) (2);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4096);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+14592);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3072), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4096), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51712+0), 2304, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51712+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4608), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14592), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (2);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+14592))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6912), 1536, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S291_Conv2d_128x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2832 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]][Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1][D0, [0 x 128, 128]]
		Tile0: [0, 384, 3], Tile1: [0, 384, 3], Tile2; [0, 384, 3]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x1], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 512][D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->W = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (1);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->UsedW = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->InFeatures = (unsigned short int) (128);
	KerArg1->OutFeatures = (unsigned short int) (128);
	KerArg1->TotalInFeatures = (unsigned short int) (128);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1024);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+256);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+2176);
	KerArg2->Feat = (unsigned short int) (128);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+896);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+2816);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+52096+0), 512, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+52096+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+256), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+896), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), 1152, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1024), 1152, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2816), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (1);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+2816))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2176), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S311_Conv2d_672x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 33136 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 84]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 84 logical tiles, 84 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 215040 [D0, [83 x 2560, 2560]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 82:20x18, 20x17], 1][D0, [83 x 2560, 2560]]
		Tile0: [0, 2880, 360], Tile1: [0, 2880, 360], Tile2; [0, 2880, 360]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [83 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 32, 32]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 8, 8]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 8, 8]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 6048 [D0, [83 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [83 x 72, 72]]
		Tile0: [0, 6048, 6048], Tile1: [0, 6048, 6048], Tile2; [0, 6048, 6048]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 84 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [83 x 8, 8]]
		Tile0: [0, 2560, 8], Tile1: [8, 2560, 8], Tile2; [16, 2560, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 84 logical tiles, 1 physical tiles
			Total Size: 860160 [Tile0, 1:[20x16], 2688][D0, [83 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 2688][D0, [83 x 32, 32]]
		Tile0: [0, 10240, 32], Tile1: [0, 10240, 32], Tile2; [0, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+5120);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (672);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11712);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+22880);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+22880);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (20);
	KerArg2->H = (unsigned short int) (16);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10368);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11040);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+33120);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+0), 2560, 672, 8, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+8), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560), 2560, 672, 8, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2560, 0, DmaR_Evt1);
	_NN_In=8; _SN_In=2560;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10368), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11040), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11712), 6048, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=2560; _LC_Out=8;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33120), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1, T0Ind_NextNextLast = 1;
		for (D0Ind=0; D0Ind<84; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==83), D0Ind_NextLast = ((D0Ind+1)==83), D0Ind_NextNextLast = ((D0Ind+2)==83);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(D0Ind_Last)) {
				if (!(D0Ind_NextLast)) {
					_NN_In = _NN_In + (8); _LNN_In = (8); _SNN_In = (320*_LNN_In); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total)%2)),
						1*(_SNN_In), 672, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+5120+2560*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+2560*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11712+((D0Ind)*72));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+33120))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10368+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11040+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total+-1)%2)),
						_SP_Out, 672, _LP_Out, 1, UchanHR2);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17760+2560*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (320*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+2560*((D0Ind_Total+-1)%2)), _SP_Out, 672, _LP_Out, 1, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S312_Conv2d_186x1x1x672(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 39344 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 20][Tile0 Dim: 24]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 215040 [Tile1, 20:[672x16, 18:672x16, 672x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[672x16, 18:672x16, 672x16], 1]
		Tile0: [0, 10752, 10752], Tile1: [10752, 10752, 10752], Tile2; [21504, 10752, 10752]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 124992 [Tile0, 24:[672x8, 22:672x8, 672x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 24:[672x8, 22:672x8, 672x2], 1]
		Tile0: [0, 5376, 5376], Tile1: [5376, 5376, 5376], Tile2; [10752, 5376, 5376]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 744 [Tile0, 24:[1x8, 22:1x8, 1x2], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 24:[1x8, 22:1x8, 1x2], 4]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 20 logical tiles, 20 physical tiles
			Total Size: 59520 [Tile1, 20:[186x16, 18:186x16, 186x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 20:[186x16, 18:186x16, 186x16], 1]
		Tile0: [0, 2976, 2976], Tile1: [2976, 2976, 2976], Tile2; [5952, 2976, 2976]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 186 [Tile0, 24:[1x8, 22:1x8, 1x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 24:[1x8, 22:1x8, 1x2], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 186 [Tile0, 24:[1x8, 22:1x8, 1x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 24:[1x8, 22:1x8, 1x2], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 24:[1x1, 22:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 24:[1x1, 22:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (672);
	KerArg0->H_In1 = (unsigned short int) (16);
	KerArg0->W_Out = (unsigned short int) (186);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+39328);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 10752, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+10752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752), 10752, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10752, 0, DmaR_Evt1);
	_NN_In1=10752; _SN_In1=10752;
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+21504+0), 5376, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+5376), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+21504+5376), 5376, 0, UchanHR2);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+21504+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27456+0), 5376, 0, DmaR_Evt2);
	_NN_In2=5376; _SN_In2=5376;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38208), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=2976;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38952), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39140), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+39328), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<20; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==19), T1Ind_NextLast = ((T1Ind+1)==19), T1Ind_NextNextLast = ((T1Ind+2)==19);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (10752); _SNN_In1 = (10752); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752*((T1Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+10752*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<24; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==23), T0Ind_NextLast = ((T0Ind+1)==23), T0Ind_NextNextLast = ((T0Ind+2)==23);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In2 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In2 = _NN_In2 + (5376); _SNN_In2 = ((T0Ind_NextNextLast)?1344:5376); 
				} else if (!(T1Ind_Last)) {
					_NN_In2 = _NN_In2 + (-123648); _SNN_In2 = (5376); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In2 = _NN_In2 + (5376); _SNN_In2 = (5376); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read In2 */
			if (_SNN_In2) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+21504+5376*((T0Ind_Total)%2)),
						1*(_SNN_In2), 0, UchanHR2);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+21504+5376*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27456+5376*((T0Ind_Total+1)%2)),
						1*(_SN_In2), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10752*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+27456+5376*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T0Ind_Last?2:8);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38208+(32*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38952+(8*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+39140+(8*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+21504+2976*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+39328))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In2 = _SNN_In2;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21504+2976*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (2976); _SC_Out = (2976); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S315_Conv2d_24x1x1x480(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35872 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile1, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 11520 [Tile0, 1:[480x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[480x24], 1]
		Tile0: [0, 11520, 11520], Tile1: [0, 11520, 11520], Tile2; [0, 11520, 11520]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 1920 [Tile1, 4:[24x24, 2:24x24, 24x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[24x24, 2:24x24, 24x8], 1]
		Tile0: [0, 576, 576], Tile1: [576, 576, 576], Tile2; [1152, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (480);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+24192);
	KerArg0->W_In2 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+35712);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35808);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35832);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+35856);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24192), 11520, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35712), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=576;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35808), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35832), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35856), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (11520); _SN_In1 = ((T1Ind_NextLast)?3840:11520); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:24);
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+23040+576*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+35856))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040+576*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (576); _SC_Out = ((T1Ind_NextLast)?192:576); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S318_Conv2d_24x1x1x512(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 23168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[512x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x20], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12288 [Tile1, 1:[512x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[512x24], 1]
		Tile0: [0, 12288, 12288], Tile1: [0, 12288, 12288], Tile2; [0, 12288, 12288]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 1:[20x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[20x24], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+12928);
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->H_In1 = (unsigned short int) (20);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+12288);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12864);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12888);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+12384);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12912);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12928), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 12288, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12288), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12864), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12888), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12912), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+12912))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12384), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S321_Conv2d_24x1x1x256(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 7984 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[256x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x6], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile1, 1:[256x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x24], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile1, 1:[6x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x24], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+6448);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (6);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+6144);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6384);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6408);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+6240);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6432);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6448), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51712+0), 6144, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51712+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6144, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6144), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6384), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6408), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6432), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+6432))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6240), 144, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S325_Conv2d_24x1x1x128(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 3384 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3072 [D0, [0 x 3072, 3072]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3072, 3072]]
		Tile0: [0, 3072, 3072], Tile1: [0, 3072, 3072], Tile2; [0, 3072, 3072]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+3200);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+3296);
	KerArg0->InDim = (unsigned short int) (128);
	KerArg0->TotalInDim = (unsigned short int) (128);
	KerArg0->OutDim = (unsigned short int) (24);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+3320);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+3344);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+3368);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), 3072, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 3072, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3200), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3320), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3344), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3368), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3296), 24, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S328_Conv2d_480x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44224 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 9]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		Tile0: [0, 4480, 56], Tile1: [56, 4480, 56], Tile2; [112, 4480, 56]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [8 x 4480, 2560]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x9, 7:10x10, 10x9], 1][D0, [8 x 4480, 2560]]
		Tile0: [0, 5600, 100], Tile1: [0, 5600, 100], Tile2; [0, 5600, 100]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [8 x 224, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 224, 128]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 56, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 56, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 4320 [D0, [8 x 504, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 504, 288]]
		Tile0: [0, 504, 504], Tile1: [504, 504, 504], Tile2; [1008, 504, 504]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [8 x 56, 32]]
		Tile0: [0, 4480, 56], Tile1: [56, 4480, 56], Tile2; [112, 4480, 56]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 1:[10x8], 1920][D0, [8 x 224, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 1920][D0, [8 x 224, 128]]
		Tile0: [0, 17920, 224], Tile1: [0, 17920, 224], Tile2; [0, 17920, 224]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+8960);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+8960);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+13440);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+26288);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+26288);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15360);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15840);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+44208);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4480, 480, 56, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15360), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15840), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16320+0), 504, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=4480; _LC_Out=56;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+44208), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (56); _LN_In = ((D0Ind_NextLast)?32:56); _SN_In = (80*_LN_In); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (504); _SN_Filter = ((D0Ind_NextLast)?288:504); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-4032); _SN_Filter = (504); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4480*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16320+504*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+4480*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg1->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+16320+504*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+13440+((D0Ind)*224));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+44208))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+17328+4480*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?32:56);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15360+((D0Ind)*56));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+15840+((D0Ind)*56));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17328+4480*((D0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (56); _LC_Out = ((D0Ind_NextLast)?32:56); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S330_Conv2d_512x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41104 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 512, Tiled: 3]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		Tile0: [0, 3840, 192], Tile1: [192, 3840, 192], Tile2; [384, 2560, 128]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [2 x 3840, 2560]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x5, 1:5x6, 5x5], 1][D0, [2 x 3840, 2560]]
		Tile0: [0, 5760, 30], Tile1: [0, 5760, 30], Tile2; [0, 5760, 30]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2048 [D0, [2 x 768, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 768, 512]]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 128]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 192, 128]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 4608 [D0, [2 x 1728, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 1728, 1152]]
		Tile0: [0, 1728, 1728], Tile1: [1728, 1728, 1728], Tile2; [3456, 1152, 1152]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [2 x 192, 128]]
		Tile0: [0, 3840, 192], Tile1: [192, 3840, 192], Tile2; [384, 2560, 128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 1:[5x4], 2048][D0, [2 x 768, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 2048][D0, [2 x 768, 512]]
		Tile0: [0, 15360, 768], Tile1: [0, 15360, 768], Tile2; [0, 15360, 768]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg0->W = (unsigned short int) (5);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+7680);
	KerArg1->W = (unsigned short int) (5);
	KerArg1->UsedW = (unsigned short int) (5);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+25728);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+25728);
	KerArg2->W = (unsigned short int) (5);
	KerArg2->H = (unsigned short int) (4);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13568);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+14080);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+41088);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 3840, 512, 192, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11520), 2048, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13568), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14080), 512, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14592+0), 1728, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=3840; _LC_Out=192;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41088), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (192); _LN_In = ((D0Ind_NextLast)?128:192); _SN_In = (20*_LN_In); 
			}
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (1728); _SN_Filter = ((D0Ind_NextLast)?1152:1728); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-3456); _SN_Filter = (1728); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total+1)%2)),
						1*(_SN_In), 512, _LN_In, 0, DmaR_Evt1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14592+1728*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+3840*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg0->H = (unsigned short int) (6-1*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (6-1*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (6-1*(1)-1*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg1->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+14592+1728*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+11520+((D0Ind)*768));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+41088))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+18048+3840*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?128:192);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13568+((D0Ind)*192));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+14080+((D0Ind)*192));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18048+3840*((D0Ind_Total)%2)),
					_SC_Out, 512, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (192); _LC_Out = ((D0Ind_NextLast)?128:192); _SC_Out = (20*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S332_Conv2d_256x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 7440 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1][D0, [0 x 512, 512]]
		Tile0: [0, 1536, 6], Tile1: [0, 1536, 6], Tile2; [0, 1536, 6]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile0, 1:[2x1], 1024][D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1024][D0, [0 x 1024, 1024]]
		Tile0: [0, 2048, 1024], Tile1: [0, 2048, 1024], Tile2; [0, 2048, 1024]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg0->Feat = (unsigned short int) (256);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg1->W = (unsigned short int) (2);
	KerArg1->UsedW = (unsigned short int) (2);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->InFeatures = (unsigned short int) (256);
	KerArg1->OutFeatures = (unsigned short int) (256);
	KerArg1->TotalInFeatures = (unsigned short int) (256);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1024);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+5376);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+5376);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+4864);
	KerArg2->Feat = (unsigned short int) (256);
	KerArg2->W = (unsigned short int) (2);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+53504+0), 1024, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+53504+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1024), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2304), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 2304, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2560), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7424), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (1);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+7424))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4864), 512, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S333_Conv2d_24x1x1x256(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 6864 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[256x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x2], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile1, 1:[256x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x24], 1]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile1, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+6352);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (2);
	KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W_In2 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+6144);
	KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6288);
	KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6312);
	KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+6240);
	KerArg0->W_Out = (unsigned short int) (24);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6336);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6352), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 6144, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6144, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6144), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6288), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6312), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6336), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+6336))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6240), 48, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S336_Op_expr_2(
		signed char * __restrict__ expr_2_in_0,
		signed char * __restrict__ expr_2_out_0)

{
	/* Shared L1: 20592 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	s336_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 10296, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_2_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10296 [D0, [0 x 10296, 10296]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10296, 10296]]
		Tile0: [0, 10296, 10296], Tile1: [0, 10296, 10296], Tile2; [0, 10296, 10296]
	Ker Arg: expr_2_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10296 [D0, [0 x 10296, 10296]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10296, 10296]]
		Tile0: [0, 10296, 10296], Tile1: [0, 10296, 10296], Tile2; [0, 10296, 10296]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (10296);
	KerArg0->expr_2_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10296);
	KerArg0->expr_2_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_2_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10296), 10296, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_2_in_0 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s336_kernel, (void *) KerArg0);
		__CALL(s336_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_2_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10296, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_2_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S337_Op__Split(
		signed char * __restrict__ In,
		signed char * __restrict__ Out1,
		signed char * __restrict__ Out2,
		signed char * __restrict__ Out3,
		signed char * __restrict__ Out4)

{
	/* Shared L1: 20600 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaW_Evt2, *DmaW_Evt2 = &_DmaW_Evt2;
	AT_L2_EVENT _DmaW_Evt3, *DmaW_Evt3 = &_DmaW_Evt3;
	AT_L2_EVENT _DmaW_Evt4, *DmaW_Evt4 = &_DmaW_Evt4;
	CNN_Split_Width_Arg_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10296 [Tile0, 1:[4x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x2574], 1]
		Tile0: [0, 10296, 10296], Tile1: [0, 10296, 10296], Tile2; [0, 10296, 10296]
	Ker Arg: Out1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: Out2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: Out3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: Out4, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out1 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+10296);
	KerArg0->Out2 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+12872);
	KerArg0->Out3 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+15448);
	KerArg0->Out4 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+18024);
	KerArg0->H = (unsigned short int) (2574);
	KerArg0->W1 = (unsigned short int) (1);
	KerArg0->W2 = (unsigned short int) (1);
	KerArg0->W3 = (unsigned short int) (1);
	KerArg0->W4 = (unsigned short int) (1);
	KerArg0->DataSize = (unsigned char) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10296, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Split_Width, (void *) KerArg0);
		__CALL(CNN_Split_Width, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10296), 2574, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12872), 2574, 1, DmaW_Evt2);
	AT_L2_WAIT(0, DmaW_Evt2); /* Wait DMA write Out2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out3+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15448), 2574, 1, DmaW_Evt3);
	AT_L2_WAIT(0, DmaW_Evt3); /* Wait DMA write Out3 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out4+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18024), 2574, 1, DmaW_Evt4);
	AT_L2_WAIT(0, DmaW_Evt4); /* Wait DMA write Out4 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S343_Conv2d_256x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 14608 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [D0, [0 x 1536, 1536]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 1][D0, [0 x 1536, 1536]]
		Tile0: [0, 3072, 12], Tile1: [0, 3072, 12], Tile2; [0, 3072, 12]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [Tile0, 1:[3x2], 1024][D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 1024][D0, [0 x 1024, 1024]]
		Tile0: [0, 6144, 1024], Tile1: [0, 6144, 1024], Tile2; [0, 6144, 1024]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg0->Feat = (unsigned short int) (256);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg1->W = (unsigned short int) (3);
	KerArg1->UsedW = (unsigned short int) (3);
	KerArg1->H = (unsigned short int) (2);
	KerArg1->InFeatures = (unsigned short int) (256);
	KerArg1->OutFeatures = (unsigned short int) (256);
	KerArg1->TotalInFeatures = (unsigned short int) (256);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+4608);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+3072);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+8448);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+8448);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+6912);
	KerArg2->Feat = (unsigned short int) (256);
	KerArg2->W = (unsigned short int) (3);
	KerArg2->H = (unsigned short int) (2);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4096);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+14592);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3072), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4096), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51712+0), 2304, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51712+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4608), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+14592), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (2);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+14592))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6912), 1536, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S345_Conv2d_256x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 7440 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1][D0, [0 x 512, 512]]
		Tile0: [0, 1536, 6], Tile1: [0, 1536, 6], Tile2; [0, 1536, 6]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile0, 1:[2x1], 1024][D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1024][D0, [0 x 1024, 1024]]
		Tile0: [0, 2048, 1024], Tile1: [0, 2048, 1024], Tile2; [0, 2048, 1024]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg0->Feat = (unsigned short int) (256);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg1->W = (unsigned short int) (2);
	KerArg1->UsedW = (unsigned short int) (2);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->InFeatures = (unsigned short int) (256);
	KerArg1->OutFeatures = (unsigned short int) (256);
	KerArg1->TotalInFeatures = (unsigned short int) (256);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1024);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+5376);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+5376);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+4864);
	KerArg2->Feat = (unsigned short int) (256);
	KerArg2->W = (unsigned short int) (2);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+53504+0), 1024, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+53504+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1024), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2304), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), 2304, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+51200+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2560), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7424), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (1);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+7424))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4864), 512, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S347_Conv2d_128x3x3x1_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2832 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]][Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1][D0, [0 x 128, 128]]
		Tile0: [0, 384, 3], Tile1: [0, 384, 3], Tile2; [0, 384, 3]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x1], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 512][D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->W = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (1);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->UsedW = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->InFeatures = (unsigned short int) (128);
	KerArg1->OutFeatures = (unsigned short int) (128);
	KerArg1->TotalInFeatures = (unsigned short int) (128);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+1024);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+256);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg1->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+2176);
	KerArg2->Feat = (unsigned short int) (128);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+896);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+2816);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+52096+0), 512, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+52096+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+256), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+896), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), 1152, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1024), 1152, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2816), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->UsedH = (unsigned short int) (1);
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+2816))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLUM_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLUM_SQ8, KerArg2);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2176), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S349_Conv2d_186x1x1x480(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42096 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 12][Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[480x24, 2:480x24, 480x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 89280 [Tile1, 12:[480x16, 10:480x16, 480x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[480x16, 10:480x16, 480x10], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 744 [Tile1, 12:[1x16, 10:1x16, 1x10], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x16, 10:1x16, 1x10], 4]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 14880 [Tile1, 12:[80x16, 10:80x16, 80x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[80x16, 10:80x16, 80x10], 1]
		Tile0: [0, 1280, 16], Tile1: [16, 1280, 16], Tile2; [32, 1280, 16]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 12:[1x16, 10:1x16, 1x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x16, 10:1x16, 1x10], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 12:[1x16, 10:1x16, 1x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x16, 10:1x16, 1x10], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 12:[1x1, 10:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 12:[1x1, 10:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (480);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+19040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19056+0), 11520, 0, DmaR_Evt1);
	_N_In1=0;
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 7680, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+7680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7680), 7680, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7680, 0, DmaR_Evt2);
	_NN_In2=7680; _SN_In2=7680;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15360), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1280; _LC_Out=16;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18664), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18852), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19040), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<12; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==11), T1Ind_NextLast = ((T1Ind+1)==11), T1Ind_NextNextLast = ((T1Ind+2)==11);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (7680); _SNN_In2 = ((T1Ind_NextNextLast)?4800:7680); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7680*((T1Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+7680*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7680*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (11520); _SN_In1 = ((T0Ind_NextLast)?3840:11520); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-34560); _SN_In1 = (11520); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19056+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In1), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+19056+11520*((T0Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T0Ind_Last?8:24);
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+7680*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?10:16);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+15360+(64*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+18664+(16*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+18852+(16*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+16104+1280*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?10:16);
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+19040))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16104+1280*((T1Ind_Total)%2)),
				_SC_Out, 186, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16); _LC_Out = ((T1Ind_NextLast)?10:16); _SC_Out = (80*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S352_Conv2d_186x1x1x512(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36912 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[512x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x20], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 95232 [Tile1, 8:[512x24, 6:512x24, 512x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[512x24, 6:512x24, 512x18], 1]
		Tile0: [0, 12288, 12288], Tile1: [12288, 12288, 12288], Tile2; [24576, 12288, 12288]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 744 [Tile1, 8:[1x24, 6:1x24, 1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x24, 6:1x24, 1x18], 4]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 3720 [Tile1, 8:[20x24, 6:20x24, 20x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[20x24, 6:20x24, 20x18], 1]
		Tile0: [0, 480, 24], Tile1: [24, 480, 24], Tile2; [48, 480, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 8:[1x24, 6:1x24, 1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x24, 6:1x24, 1x18], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 8:[1x24, 6:1x24, 1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x24, 6:1x24, 1x18], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 8:[1x1, 6:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x1, 6:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+26672);
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->H_In1 = (unsigned short int) (20);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+26656);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26672), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+0), 12288, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+12288), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+12288), 12288, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 12288, 0, DmaR_Evt2);
	_NN_In2=12288; _SN_In2=12288;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24576), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=480; _LC_Out=24;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26280), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26468), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+26656), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (12288); _SNN_In2 = ((T1Ind_NextNextLast)?9216:12288); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+12288*((T1Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+12288*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+12288*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+12288*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?18:24);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+24576+(96*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+26280+(24*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+26468+(24*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+25320+480*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?18:24);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+26656))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25320+480*((T1Ind_Total)%2)),
				_SC_Out, 186, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (24); _LC_Out = ((T1Ind_NextLast)?18:24); _SC_Out = (20*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S355_Conv2d_186x1x1x256(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44592 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[256x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x6], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 47616 [Tile1, 3:[256x80, 1:256x80, 256x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[256x80, 1:256x80, 256x26], 1]
		Tile0: [0, 20480, 20480], Tile1: [20480, 20480, 20480], Tile2; [40960, 6656, 6656]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 744 [Tile1, 3:[1x80, 1:1x80, 1x26], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x80, 1:1x80, 1x26], 4]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1116 [Tile1, 3:[6x80, 1:6x80, 6x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[6x80, 1:6x80, 6x26], 1]
		Tile0: [0, 480, 80], Tile1: [80, 480, 80], Tile2; [160, 156, 26]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+43056);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (6);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+43040);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43056), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+0), 20480, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+20480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+20480), 20480, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 0, DmaR_Evt2);
	_NN_In2=20480; _SN_In2=20480;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=480; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42664), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42852), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+43040), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2), T1Ind_NextNextLast = ((T1Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (20480); _SNN_In2 = ((1)?6656:20480); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+20480*((T1Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+20480*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+20480*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?26:80);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40960+(320*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+42664+(80*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+42852+(80*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+41704+480*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?26:80);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+43040))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41704+480*((T1Ind_Total)%2)),
				_SC_Out, 186, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (80); _LC_Out = ((T1Ind_NextLast)?26:80); _SC_Out = (6*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S358_Conv2d_186x1x1x256(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42928 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[256x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x2], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 47616 [Tile1, 3:[256x80, 1:256x80, 256x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[256x80, 1:256x80, 256x26], 1]
		Tile0: [0, 20480, 20480], Tile1: [20480, 20480, 20480], Tile2; [40960, 6656, 6656]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 744 [Tile1, 3:[1x80, 1:1x80, 1x26], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x80, 1:1x80, 1x26], 4]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 372 [Tile1, 3:[2x80, 1:2x80, 2x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[2x80, 1:2x80, 2x26], 1]
		Tile0: [0, 160, 80], Tile1: [80, 160, 80], Tile2; [160, 52, 26]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 186 [Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x80, 1:1x80, 1x26], 1]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+42416);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (2);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+42400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42416), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+0), 20480, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+20480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+20480), 20480, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 0, DmaR_Evt2);
	_NN_In2=20480; _SN_In2=20480;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=160; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42024), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42212), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+42400), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2), T1Ind_NextNextLast = ((T1Ind+2)==2);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (20480); _SNN_In2 = ((1)?6656:20480); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+20480*((T1Ind_Total)%2)),
					1*(_SNN_In2), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+166892+20480*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((T1Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0+20480*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) (T1Ind_Last?26:80);
			KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+40960+(320*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+42024+(80*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+42212+(80*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+41704+160*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?26:80);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+42400))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulTransposedB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulTransposedB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41704+160*((T1Ind_Total)%2)),
				_SC_Out, 186, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (80); _LC_Out = ((T1Ind_NextLast)?26:80); _SC_Out = (2*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S361_Conv2d_186x1x1x128(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25260 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 186, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 23808 [D0, [0 x 23808, 23808]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 23808, 23808]]
		Tile0: [0, 23808, 23808], Tile1: [0, 23808, 23808], Tile2; [0, 23808, 23808]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 744 [D0, [0 x 744, 744]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 744, 744]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D0, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D0, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D0, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg0->Bias = (void * __restrict__) (Mobv3SSDLite_L1_Memory+23936);
	KerArg0->Out = (void * __restrict__) (Mobv3SSDLite_L1_Memory+24680);
	KerArg0->InDim = (unsigned short int) (128);
	KerArg0->TotalInDim = (unsigned short int) (128);
	KerArg0->OutDim = (unsigned short int) (186);
	KerArg0->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+24868);
	KerArg0->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+25056);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25244);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), 23808, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+50944+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 23808, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23936), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24868), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25056), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25244), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24680), 186, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S364_SoftMax(
		signed char * __restrict__ In,
		short int * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 47632 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerSoftMax_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 11]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 79794 [Tile0, 11:[31x256, 9:31x256, 31x14], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[31x256, 9:31x256, 31x14], 1]
		Tile0: [0, 7936, 7936], Tile1: [7936, 7936, 7936], Tile2; [15872, 7936, 7936]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 159588 [Tile0, 11:[31x256, 9:31x256, 31x14], 2]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[31x256, 9:31x256, 31x14], 2]
		Tile0: [0, 15872, 15872], Tile1: [15872, 15872, 15872], Tile2; [31744, 15872, 15872]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 11:[13x1, 9:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[13x1, 9:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->N = (unsigned short int) (31);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+47616);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7936, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=15872;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+47616), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<11; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==10), T0Ind_NextLast = ((T0Ind+1)==10);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (7936); _SN_In = ((T0Ind_NextLast)?434:7936); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7936*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+7936*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?14:256);
		KerArg0->Norm = (unsigned short int) (((char *)(Mobv3SSDLite_L1_Memory+47616))[0]);
		KerArg0->Out = (short int *__restrict__) (Mobv3SSDLite_L1_Memory+15872+15872*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParSoftMax_SQ8, (void *) KerArg0);
		__CALL(KerParSoftMax_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15872+15872*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (15872); _SC_Out = ((T0Ind_NextLast)?868:15872); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S367_Op_expr_1(
		signed char * __restrict__ expr_1_in_0,
		signed char * __restrict__ expr_1_in_1,
		signed char * __restrict__ expr_1_in_2,
		signed char * __restrict__ expr_1_in_3,
		signed char * __restrict__ expr_1_in_4,
		signed char * __restrict__ expr_1_out_0,
		signed char * __restrict__ expr_1_out_1)

{
	/* Shared L1: 18032 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaW_Evt2, *DmaW_Evt2 = &_DmaW_Evt2;
	s367_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 2574, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_1_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_4, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_out_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (2574);
	KerArg0->expr_1_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->expr_1_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+2576);
	KerArg0->expr_1_in_2 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+5152);
	KerArg0->expr_1_in_3 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10304);
	KerArg0->expr_1_in_4 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+7728);
	KerArg0->expr_1_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+12880);
	KerArg0->expr_1_out_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+15456);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 2574, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_1_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2576), 2574, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_1_in_1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5152), 2574, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read expr_1_in_2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_4+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7728), 2574, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read expr_1_in_4 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_3+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10304), 2574, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read expr_1_in_3 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s367_kernel, (void *) KerArg0);
		__CALL(s367_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12880), 2574, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_1_out_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_out_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15456), 2574, 1, DmaW_Evt2);
	AT_L2_WAIT(0, DmaW_Evt2); /* Wait DMA write expr_1_out_1 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S373_Op_expr_0(
		signed char * __restrict__ expr_0_in_0,
		signed char * __restrict__ expr_0_in_1,
		signed char * __restrict__ expr_0_in_2,
		signed char * __restrict__ expr_0_in_3,
		signed char * __restrict__ expr_0_in_4,
		signed char * __restrict__ expr_0_out_0,
		signed char * __restrict__ expr_0_out_1)

{
	/* Shared L1: 18032 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaW_Evt2, *DmaW_Evt2 = &_DmaW_Evt2;
	s373_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 2574, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_0_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_4, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_out_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (2574);
	KerArg0->expr_0_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->expr_0_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+2576);
	KerArg0->expr_0_in_2 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+5152);
	KerArg0->expr_0_in_3 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10304);
	KerArg0->expr_0_in_4 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+7728);
	KerArg0->expr_0_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+12880);
	KerArg0->expr_0_out_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+15456);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 2574, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_0_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2576), 2574, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_0_in_1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5152), 2574, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read expr_0_in_2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_4+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7728), 2574, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read expr_0_in_4 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_3+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10304), 2574, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read expr_0_in_3 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s373_kernel, (void *) KerArg0);
		__CALL(s373_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12880), 2574, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_0_out_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_out_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15456), 2574, 1, DmaW_Evt2);
	AT_L2_WAIT(0, DmaW_Evt2); /* Wait DMA write expr_0_out_1 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int Mobv3SSDLiteCNN_Construct()

{
	// AT_DEFAULTFLASH_FS_CONF_T DefaultFlashConf;

	// int Error;
	// AT_DEFAULTFLASH_FS_CONF_INIT(&DefaultFlashConf, AT_MEM_L3_DEFAULTFLASH, 0);
	// AT_DEFAULTFLASH_FS_OPEN(&DefaultFlash, &DefaultFlashConf, "Mobv3SSDLite_L3_Flash_Const.dat", &Error);
	// if (Error) return 1;

	Mobv3SSDLite_L3_Memory = (AT_DEFAULTRAM_POINTER) AT_DEFAULTRAM_ALLOC(&DefaultRam, 2716928);
	if (Mobv3SSDLite_L3_Memory == 0) return 2;
	Mobv3SSDLite_L3_Memory_Dyn = (AT_DEFAULTRAM_POINTER) AT_DEFAULTRAM_ALLOC(&DefaultRam, 1638400);
	if (Mobv3SSDLite_L3_Memory_Dyn == 0) return 2;
	Mobv3SSDLite_L2_Memory = (AT_L2_POINTER) AT_L2_ALLOC(0, 22160);
	if (Mobv3SSDLite_L2_Memory == 0) return 3;
	Mobv3SSDLite_L2_Memory_Dyn = (AT_L2_POINTER) AT_L2_ALLOC(0, 245761);
	if (Mobv3SSDLite_L2_Memory_Dyn == 0) return 3;
	Mobv3SSDLite_L1_Memory = (AT_L1_POINTER) AT_L1_ALLOC(0, 47800);
	if (Mobv3SSDLite_L1_Memory == 0) return 4;
	AT_DEFAULTFLASH_FS_FC_EVENT _UchanHF1, *UchanHF1 = &_UchanHF1;
	AT_DEFAULTRAM_FC_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	/* Moving _backbone_features_0_features_0_0_features_0_0_0_conv_weights, size 432 from DefaultFlash at 2690296 to (size 432) DefaultRam at 2690296..2690727 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2690296 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2690296 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1387, size 64 from DefaultFlash at 2713928 to (size 64) DefaultRam at 2713448..2713511 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713448 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S3_Mul_shift, size 16 from DefaultFlash at 2715448 to (size 16) DefaultRam at 2714952..2714967 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S3_Infos, size 13 from DefaultFlash at 2715464 to (size 13) DefaultRam at 2714968..2714980 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1390, size 64 from DefaultFlash at 2713992 to (size 64) DefaultRam at 2713512..2713575 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S6_Mul_scale, size 16 from DefaultFlash at 2715480 to (size 16) DefaultRam at 2714984..2714999 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S6_Mul_shift, size 16 from DefaultFlash at 2715496 to (size 16) DefaultRam at 2715000..2715015 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715496 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S6_Infos, size 13 from DefaultFlash at 2715512 to (size 13) DefaultRam at 2715016..2715028 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715016 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_1_block_block_1_block_1_0_conv_weights, size 256 from DefaultFlash at 2694408 to (size 256) DefaultRam at 2694408..2694663 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2694408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1393, size 64 from DefaultFlash at 2714056 to (size 64) DefaultRam at 2713576..2713639 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S9_Mul_scale, size 16 from DefaultFlash at 2715528 to (size 16) DefaultRam at 2715032..2715047 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S9_Mul_shift, size 16 from DefaultFlash at 2715544 to (size 16) DefaultRam at 2715048..2715063 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715544 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715048 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S9_Infos, size 13 from DefaultFlash at 2715560 to (size 13) DefaultRam at 2715064..2715076 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715064 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S10_Infos, size 13 from DefaultFlash at 2715576 to (size 13) DefaultRam at 2715080..2715092 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_2_block_block_0_block_0_0_conv_weights, size 1024 from DefaultFlash at 2632864 to (size 1024) DefaultRam at 2632864..2633887 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2632864 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2632864 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1396, size 256 from DefaultFlash at 2694664 to (size 256) DefaultRam at 2694664..2694919 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2694664 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694664 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S13_Mul_scale, size 64 from DefaultFlash at 2714120 to (size 64) DefaultRam at 2713640..2713703 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S13_Mul_shift, size 64 from DefaultFlash at 2714184 to (size 64) DefaultRam at 2713704..2713767 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714184 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S13_Infos, size 13 from DefaultFlash at 2715592 to (size 13) DefaultRam at 2715096..2715108 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715592 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715096 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_2_block_block_1_block_1_0_conv_weights, size 576 from DefaultFlash at 2665752 to (size 576) DefaultRam at 2665752..2666327 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2665752 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2665752 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1399, size 256 from DefaultFlash at 2694920 to (size 256) DefaultRam at 2694920..2695175 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2694920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S16_Mul_scale, size 64 from DefaultFlash at 2714248 to (size 64) DefaultRam at 2713768..2713831 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713768 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S16_Mul_shift, size 64 from DefaultFlash at 2714312 to (size 64) DefaultRam at 2713832..2713895 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714312 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S16_Infos, size 13 from DefaultFlash at 2715608 to (size 13) DefaultRam at 2715112..2715124 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715112 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_2_block_block_2_block_2_0_conv_weights, size 1536 from DefaultFlash at 2626720 to (size 1536) DefaultRam at 2626720..2628255 */
	{
		int Size = 1536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2626720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2626720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S19_Mul_scale, size 24 from DefaultFlash at 2715000 to (size 24) DefaultRam at 2714520..2714543 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S19_Mul_shift, size 24 from DefaultFlash at 2715024 to (size 24) DefaultRam at 2714544..2714567 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714544 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S19_Infos, size 13 from DefaultFlash at 2715624 to (size 13) DefaultRam at 2715128..2715140 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715624 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715128 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_3_block_block_0_block_0_0_conv_weights, size 1728 from DefaultFlash at 2614768 to (size 1728) DefaultRam at 2614768..2616495 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2614768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2614768 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1405, size 288 from DefaultFlash at 2692968 to (size 288) DefaultRam at 2692968..2693255 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2692968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S22_Infos, size 13 from DefaultFlash at 2715640 to (size 13) DefaultRam at 2715144..2715156 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715640 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_3_block_block_1_block_1_0_conv_weights, size 648 from DefaultFlash at 2665104 to (size 648) DefaultRam at 2665104..2665751 */
	{
		int Size = 648, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2665104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2665104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1408, size 288 from DefaultFlash at 2693256 to (size 288) DefaultRam at 2693256..2693543 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2693256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2693256 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S25_Mul_scale, size 72 from DefaultFlash at 2713352 to (size 72) DefaultRam at 2712872..2712943 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712872 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S25_Mul_shift, size 72 from DefaultFlash at 2713424 to (size 72) DefaultRam at 2712944..2713015 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S25_Infos, size 13 from DefaultFlash at 2715656 to (size 13) DefaultRam at 2715160..2715172 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715656 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_3_block_block_2_block_2_0_conv_weights, size 1728 from DefaultFlash at 2616496 to (size 1728) DefaultRam at 2616496..2618223 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2616496 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2616496 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Mul_scale, size 24 from DefaultFlash at 2715048 to (size 24) DefaultRam at 2714568..2714591 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714568 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Mul_shift, size 24 from DefaultFlash at 2715072 to (size 24) DefaultRam at 2714592..2714615 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Infos, size 13 from DefaultFlash at 2715672 to (size 13) DefaultRam at 2715176..2715188 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715672 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715176 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S29_Infos, size 13 from DefaultFlash at 2715688 to (size 13) DefaultRam at 2715192..2715204 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_4_block_block_0_block_0_0_conv_weights, size 1728 from DefaultFlash at 2618224 to (size 1728) DefaultRam at 2618224..2619951 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2618224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2618224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1414, size 288 from DefaultFlash at 2693544 to (size 288) DefaultRam at 2693544..2693831 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2693544 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2693544 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S32_Mul_scale, size 72 from DefaultFlash at 2713496 to (size 72) DefaultRam at 2713016..2713087 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713496 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713016 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S32_Mul_shift, size 72 from DefaultFlash at 2713568 to (size 72) DefaultRam at 2713088..2713159 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S32_Infos, size 13 from DefaultFlash at 2715704 to (size 13) DefaultRam at 2715208..2715220 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715704 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715208 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_4_block_block_1_block_1_0_conv_weights, size 1800 from DefaultFlash at 2611168 to (size 1800) DefaultRam at 2611168..2612967 */
	{
		int Size = 1800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2611168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2611168 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1417, size 288 from DefaultFlash at 2693832 to (size 288) DefaultRam at 2693832..2694119 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2693832 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2693832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S35_Mul_scale, size 72 from DefaultFlash at 2713640 to (size 72) DefaultRam at 2713160..2713231 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713640 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S35_Mul_shift, size 72 from DefaultFlash at 2713712 to (size 72) DefaultRam at 2713232..2713303 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S35_Infos, size 13 from DefaultFlash at 2715720 to (size 13) DefaultRam at 2715224..2715236 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S37_Infos, size 13 from DefaultFlash at 2715736 to (size 13) DefaultRam at 2715240..2715252 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715736 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_4_block_block_2_fc1_conv_weights, size 1728 from DefaultFlash at 2619952 to (size 1728) DefaultRam at 2619952..2621679 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2619952 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2619952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_4_block_2_fc1_bias, size 96 from DefaultFlash at 2711416 to (size 96) DefaultRam at 2711080..2711175 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S41_Mul_scale, size 24 from DefaultFlash at 2715096 to (size 24) DefaultRam at 2714616..2714639 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715096 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714616 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S41_Mul_shift, size 24 from DefaultFlash at 2715120 to (size 24) DefaultRam at 2714640..2714663 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S41_Infos, size 13 from DefaultFlash at 2715752 to (size 13) DefaultRam at 2715256..2715268 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715752 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715256 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_4_block_block_2_fc2_conv_weights, size 1728 from DefaultFlash at 2621680 to (size 1728) DefaultRam at 2621680..2623407 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2621680 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2621680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_4_block_2_fc2_bias, size 288 from DefaultFlash at 2694120 to (size 288) DefaultRam at 2694120..2694407 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2694120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S44_Mul_scale, size 72 from DefaultFlash at 2713784 to (size 72) DefaultRam at 2713304..2713375 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713784 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713304 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S44_Mul_shift, size 72 from DefaultFlash at 2713856 to (size 72) DefaultRam at 2713376..2713447 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713856 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713376 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S44_Infos, size 13 from DefaultFlash at 2715768 to (size 13) DefaultRam at 2715272..2715284 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_4_block_block_3_block_3_0_conv_weights, size 2880 from DefaultFlash at 2528464 to (size 2880) DefaultRam at 2528464..2531343 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2528464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2528464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S48_Mul_scale, size 40 from DefaultFlash at 2714632 to (size 40) DefaultRam at 2714152..2714191 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714632 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S48_Mul_shift, size 40 from DefaultFlash at 2714672 to (size 40) DefaultRam at 2714192..2714231 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714672 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S48_Infos, size 13 from DefaultFlash at 2715784 to (size 13) DefaultRam at 2715288..2715300 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715784 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715288 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_5_block_block_0_block_0_0_conv_weights, size 4800 from DefaultFlash at 2462656 to (size 4800) DefaultRam at 2462656..2467455 */
	{
		int Size = 4800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2462656 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2462656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1423, size 480 from DefaultFlash at 2673560 to (size 480) DefaultRam at 2673560..2674039 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2673560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2673560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S51_Mul_scale, size 120 from DefaultFlash at 2708616 to (size 120) DefaultRam at 2708472..2708591 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708616 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S51_Mul_shift, size 120 from DefaultFlash at 2708736 to (size 120) DefaultRam at 2708592..2708711 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708736 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S51_Infos, size 13 from DefaultFlash at 2715800 to (size 13) DefaultRam at 2715304..2715316 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715304 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_5_block_block_1_block_1_0_conv_weights, size 3000 from DefaultFlash at 2522464 to (size 3000) DefaultRam at 2522464..2525463 */
	{
		int Size = 3000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2522464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2522464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1426, size 480 from DefaultFlash at 2674040 to (size 480) DefaultRam at 2674040..2674519 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2674040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2674040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S54_Mul_scale, size 120 from DefaultFlash at 2708856 to (size 120) DefaultRam at 2708712..2708831 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708856 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S54_Mul_shift, size 120 from DefaultFlash at 2708976 to (size 120) DefaultRam at 2708832..2708951 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708976 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S54_Infos, size 13 from DefaultFlash at 2715816 to (size 13) DefaultRam at 2715320..2715332 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715816 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Infos, size 13 from DefaultFlash at 2715832 to (size 13) DefaultRam at 2715336..2715348 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715832 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715336 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_5_block_block_2_fc1_conv_weights, size 3840 from DefaultFlash at 2504032 to (size 3840) DefaultRam at 2504032..2507871 */
	{
		int Size = 3840, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2504032 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2504032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_5_block_2_fc1_bias, size 128 from DefaultFlash at 2706568 to (size 128) DefaultRam at 2706424..2706551 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Mul_scale, size 32 from DefaultFlash at 2714872 to (size 32) DefaultRam at 2714392..2714423 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714872 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Mul_shift, size 32 from DefaultFlash at 2714904 to (size 32) DefaultRam at 2714424..2714455 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714904 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Infos, size 13 from DefaultFlash at 2715848 to (size 13) DefaultRam at 2715352..2715364 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_5_block_block_2_fc2_conv_weights, size 3840 from DefaultFlash at 2507872 to (size 3840) DefaultRam at 2507872..2511711 */
	{
		int Size = 3840, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2507872 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2507872 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_5_block_2_fc2_bias, size 480 from DefaultFlash at 2674520 to (size 480) DefaultRam at 2674520..2674999 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2674520 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2674520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Mul_scale, size 120 from DefaultFlash at 2709096 to (size 120) DefaultRam at 2708952..2709071 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709096 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Mul_shift, size 120 from DefaultFlash at 2709216 to (size 120) DefaultRam at 2709072..2709191 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Infos, size 13 from DefaultFlash at 2715864 to (size 13) DefaultRam at 2715368..2715380 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715864 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_5_block_block_3_block_3_0_conv_weights, size 4800 from DefaultFlash at 2467456 to (size 4800) DefaultRam at 2467456..2472255 */
	{
		int Size = 4800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2467456 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2467456 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1429, size 160 from DefaultFlash at 2706104 to (size 160) DefaultRam at 2706104..2706263 */
	{
		int Size = 160, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S67_Mul_scale, size 40 from DefaultFlash at 2714712 to (size 40) DefaultRam at 2714232..2714271 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S67_Mul_shift, size 40 from DefaultFlash at 2714752 to (size 40) DefaultRam at 2714272..2714311 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714752 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S67_Infos, size 13 from DefaultFlash at 2715880 to (size 13) DefaultRam at 2715384..2715396 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715880 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715384 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S68_Infos, size 13 from DefaultFlash at 2715896 to (size 13) DefaultRam at 2715400..2715412 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715896 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_6_block_block_0_block_0_0_conv_weights, size 4800 from DefaultFlash at 2472256 to (size 4800) DefaultRam at 2472256..2477055 */
	{
		int Size = 4800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2472256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2472256 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1432, size 480 from DefaultFlash at 2675000 to (size 480) DefaultRam at 2675000..2675479 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2675000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2675000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S71_Mul_scale, size 120 from DefaultFlash at 2709336 to (size 120) DefaultRam at 2709192..2709311 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709336 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S71_Mul_shift, size 120 from DefaultFlash at 2709456 to (size 120) DefaultRam at 2709312..2709431 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709456 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S71_Infos, size 13 from DefaultFlash at 2715912 to (size 13) DefaultRam at 2715416..2715428 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715416 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_6_block_block_1_block_1_0_conv_weights, size 3000 from DefaultFlash at 2525464 to (size 3000) DefaultRam at 2525464..2528463 */
	{
		int Size = 3000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2525464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2525464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1435, size 480 from DefaultFlash at 2675480 to (size 480) DefaultRam at 2675480..2675959 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2675480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2675480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Mul_scale, size 120 from DefaultFlash at 2709576 to (size 120) DefaultRam at 2709432..2709551 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Mul_shift, size 120 from DefaultFlash at 2709696 to (size 120) DefaultRam at 2709552..2709671 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Infos, size 13 from DefaultFlash at 2715928 to (size 13) DefaultRam at 2715432..2715444 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S76_Infos, size 13 from DefaultFlash at 2715944 to (size 13) DefaultRam at 2715448..2715460 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715448 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_6_block_block_2_fc1_conv_weights, size 3840 from DefaultFlash at 2511712 to (size 3840) DefaultRam at 2511712..2515551 */
	{
		int Size = 3840, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2511712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2511712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_6_block_2_fc1_bias, size 128 from DefaultFlash at 2706696 to (size 128) DefaultRam at 2706552..2706679 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Mul_scale, size 32 from DefaultFlash at 2714936 to (size 32) DefaultRam at 2714456..2714487 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714936 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714456 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Mul_shift, size 32 from DefaultFlash at 2714968 to (size 32) DefaultRam at 2714488..2714519 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Infos, size 13 from DefaultFlash at 2715960 to (size 13) DefaultRam at 2715464..2715476 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715960 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_6_block_block_2_fc2_conv_weights, size 3840 from DefaultFlash at 2515552 to (size 3840) DefaultRam at 2515552..2519391 */
	{
		int Size = 3840, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2515552 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2515552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_6_block_2_fc2_bias, size 480 from DefaultFlash at 2675960 to (size 480) DefaultRam at 2675960..2676439 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2675960 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2675960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Mul_scale, size 120 from DefaultFlash at 2709816 to (size 120) DefaultRam at 2709672..2709791 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709816 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709672 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Mul_shift, size 120 from DefaultFlash at 2709936 to (size 120) DefaultRam at 2709792..2709911 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709936 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Infos, size 13 from DefaultFlash at 2715976 to (size 13) DefaultRam at 2715480..2715492 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715976 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_6_block_block_3_block_3_0_conv_weights, size 4800 from DefaultFlash at 2477056 to (size 4800) DefaultRam at 2477056..2481855 */
	{
		int Size = 4800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2477056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2477056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1438, size 160 from DefaultFlash at 2706264 to (size 160) DefaultRam at 2706264..2706423 */
	{
		int Size = 160, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706264 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706264 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S87_Mul_scale, size 40 from DefaultFlash at 2714792 to (size 40) DefaultRam at 2714312..2714351 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714792 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S87_Mul_shift, size 40 from DefaultFlash at 2714832 to (size 40) DefaultRam at 2714352..2714391 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714832 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S87_Infos, size 13 from DefaultFlash at 2715992 to (size 13) DefaultRam at 2715496..2715508 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715496 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S88_Infos, size 13 from DefaultFlash at 2716008 to (size 13) DefaultRam at 2715512..2715524 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_7_block_block_0_block_0_0_conv_weights, size 9600 from DefaultFlash at 2414432 to (size 9600) DefaultRam at 2414432..2424031 */
	{
		int Size = 9600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2414432 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2414432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1441, size 960 from DefaultFlash at 2642080 to (size 960) DefaultRam at 2642080..2643039 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2642080 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2642080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S91_Mul_scale, size 240 from DefaultFlash at 2699784 to (size 240) DefaultRam at 2699784..2700023 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2699784 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699784 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S91_Mul_shift, size 240 from DefaultFlash at 2700024 to (size 240) DefaultRam at 2700024..2700263 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2700024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S91_Infos, size 13 from DefaultFlash at 2716024 to (size 13) DefaultRam at 2715528..2715540 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715528 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_7_block_block_1_block_1_0_conv_weights, size 2160 from DefaultFlash at 2579824 to (size 2160) DefaultRam at 2579824..2581983 */
	{
		int Size = 2160, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2579824 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2579824 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1444, size 960 from DefaultFlash at 2643040 to (size 960) DefaultRam at 2643040..2643999 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2643040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2643040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S94_Mul_scale, size 240 from DefaultFlash at 2700264 to (size 240) DefaultRam at 2700264..2700503 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2700264 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700264 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S94_Mul_shift, size 240 from DefaultFlash at 2700504 to (size 240) DefaultRam at 2700504..2700743 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2700504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S94_Infos, size 13 from DefaultFlash at 2716040 to (size 13) DefaultRam at 2715544..2715556 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715544 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1447, size 320 from DefaultFlash at 2690728 to (size 320) DefaultRam at 2690728..2691047 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2690728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2690728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S97_Mul_scale, size 80 from DefaultFlash at 2712088 to (size 80) DefaultRam at 2711752..2711831 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711752 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S97_Mul_shift, size 80 from DefaultFlash at 2712168 to (size 80) DefaultRam at 2711832..2711911 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S97_Infos, size 13 from DefaultFlash at 2716056 to (size 13) DefaultRam at 2715560..2715572 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S98_Infos, size 8 from DefaultFlash at 2717400 to (size 8) DefaultRam at 2716904..2716911 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717400 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_8_block_block_0_block_0_0_conv_weights, size 16000 from DefaultFlash at 2275744 to (size 16000) DefaultRam at 2275744..2291743 */
	{
		int Size = 16000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2275744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2275744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1450, size 800 from DefaultFlash at 2644000 to (size 800) DefaultRam at 2644000..2644799 */
	{
		int Size = 800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2644000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2644000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S101_Mul_scale, size 200 from DefaultFlash at 2700744 to (size 200) DefaultRam at 2700744..2700943 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2700744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S101_Mul_shift, size 200 from DefaultFlash at 2700944 to (size 200) DefaultRam at 2700944..2701143 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2700944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S101_Infos, size 13 from DefaultFlash at 2716072 to (size 13) DefaultRam at 2715576..2715588 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_8_block_block_1_block_1_0_conv_weights, size 1800 from DefaultFlash at 2612968 to (size 1800) DefaultRam at 2612968..2614767 */
	{
		int Size = 1800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2612968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2612968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1453, size 800 from DefaultFlash at 2644800 to (size 800) DefaultRam at 2644800..2645599 */
	{
		int Size = 800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2644800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2644800 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S104_Mul_scale, size 200 from DefaultFlash at 2701144 to (size 200) DefaultRam at 2701144..2701343 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S104_Mul_shift, size 200 from DefaultFlash at 2701344 to (size 200) DefaultRam at 2701344..2701543 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S104_Infos, size 13 from DefaultFlash at 2716088 to (size 13) DefaultRam at 2715592..2715604 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_8_block_block_2_block_2_0_conv_weights, size 16000 from DefaultFlash at 2291744 to (size 16000) DefaultRam at 2291744..2307743 */
	{
		int Size = 16000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2291744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2291744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1456, size 320 from DefaultFlash at 2691048 to (size 320) DefaultRam at 2691048..2691367 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2691048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2691048 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S107_Mul_scale, size 80 from DefaultFlash at 2712248 to (size 80) DefaultRam at 2711912..2711991 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S107_Mul_shift, size 80 from DefaultFlash at 2712328 to (size 80) DefaultRam at 2711992..2712071 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S107_Infos, size 13 from DefaultFlash at 2716104 to (size 13) DefaultRam at 2715608..2715620 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715608 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S108_Infos, size 13 from DefaultFlash at 2716120 to (size 13) DefaultRam at 2715624..2715636 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715624 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_9_block_block_0_block_0_0_conv_weights, size 14720 from DefaultFlash at 2307744 to (size 14720) DefaultRam at 2307744..2322463 */
	{
		int Size = 14720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2307744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2307744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1459, size 736 from DefaultFlash at 2650064 to (size 736) DefaultRam at 2650064..2650799 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2650064 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2650064 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S111_Mul_scale, size 184 from DefaultFlash at 2703800 to (size 184) DefaultRam at 2703800..2703983 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703800 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S111_Mul_shift, size 184 from DefaultFlash at 2703984 to (size 184) DefaultRam at 2703984..2704167 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703984 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S111_Infos, size 13 from DefaultFlash at 2716136 to (size 13) DefaultRam at 2715640..2715652 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716136 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_9_block_block_1_block_1_0_conv_weights, size 1656 from DefaultFlash at 2623408 to (size 1656) DefaultRam at 2623408..2625063 */
	{
		int Size = 1656, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2623408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2623408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1462, size 736 from DefaultFlash at 2650800 to (size 736) DefaultRam at 2650800..2651535 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2650800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2650800 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S114_Mul_scale, size 184 from DefaultFlash at 2704168 to (size 184) DefaultRam at 2704168..2704351 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704168 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S114_Mul_shift, size 184 from DefaultFlash at 2704352 to (size 184) DefaultRam at 2704352..2704535 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S114_Infos, size 13 from DefaultFlash at 2716152 to (size 13) DefaultRam at 2715656..2715668 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716152 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_9_block_block_2_block_2_0_conv_weights, size 14720 from DefaultFlash at 2322464 to (size 14720) DefaultRam at 2322464..2337183 */
	{
		int Size = 14720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2322464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2322464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1465, size 320 from DefaultFlash at 2691368 to (size 320) DefaultRam at 2691368..2691687 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2691368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2691368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S117_Mul_scale, size 80 from DefaultFlash at 2712408 to (size 80) DefaultRam at 2712072..2712151 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S117_Mul_shift, size 80 from DefaultFlash at 2712488 to (size 80) DefaultRam at 2712152..2712231 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S117_Infos, size 13 from DefaultFlash at 2716168 to (size 13) DefaultRam at 2715672..2715684 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715672 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S118_Infos, size 13 from DefaultFlash at 2716184 to (size 13) DefaultRam at 2715688..2715700 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716184 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715688 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_10_block_block_0_block_0_0_conv_weights, size 14720 from DefaultFlash at 2337184 to (size 14720) DefaultRam at 2337184..2351903 */
	{
		int Size = 14720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2337184 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2337184 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1468, size 736 from DefaultFlash at 2651536 to (size 736) DefaultRam at 2651536..2652271 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2651536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2651536 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S121_Mul_scale, size 184 from DefaultFlash at 2704536 to (size 184) DefaultRam at 2704536..2704719 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704536 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S121_Mul_shift, size 184 from DefaultFlash at 2704720 to (size 184) DefaultRam at 2704720..2704903 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S121_Infos, size 13 from DefaultFlash at 2716200 to (size 13) DefaultRam at 2715704..2715716 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716200 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_10_block_block_1_block_1_0_conv_weights, size 1656 from DefaultFlash at 2625064 to (size 1656) DefaultRam at 2625064..2626719 */
	{
		int Size = 1656, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2625064 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2625064 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1471, size 736 from DefaultFlash at 2652272 to (size 736) DefaultRam at 2652272..2653007 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2652272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2652272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S124_Mul_scale, size 184 from DefaultFlash at 2704904 to (size 184) DefaultRam at 2704904..2705087 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704904 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S124_Mul_shift, size 184 from DefaultFlash at 2705088 to (size 184) DefaultRam at 2705088..2705271 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S124_Infos, size 13 from DefaultFlash at 2716216 to (size 13) DefaultRam at 2715720..2715732 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_10_block_block_2_block_2_0_conv_weights, size 14720 from DefaultFlash at 2351904 to (size 14720) DefaultRam at 2351904..2366623 */
	{
		int Size = 14720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2351904 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2351904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1474, size 320 from DefaultFlash at 2691688 to (size 320) DefaultRam at 2691688..2692007 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2691688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2691688 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S127_Mul_scale, size 80 from DefaultFlash at 2712568 to (size 80) DefaultRam at 2712232..2712311 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S127_Mul_shift, size 80 from DefaultFlash at 2712648 to (size 80) DefaultRam at 2712312..2712391 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S127_Infos, size 13 from DefaultFlash at 2716232 to (size 13) DefaultRam at 2715736..2715748 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716232 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715736 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S128_Infos, size 13 from DefaultFlash at 2716248 to (size 13) DefaultRam at 2715752..2715764 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715752 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_0_block_0_0_conv_weights, size 38400 from DefaultFlash at 1854720 to (size 38400) DefaultRam at 1854720..1893119 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1854720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1854720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1477, size 1920 from DefaultFlash at 2588128 to (size 1920) DefaultRam at 2588128..2590047 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2588128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2588128 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Mul_scale, size 480 from DefaultFlash at 2676440 to (size 480) DefaultRam at 2676440..2676919 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2676440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2676440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Mul_shift, size 480 from DefaultFlash at 2676920 to (size 480) DefaultRam at 2676920..2677399 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2676920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2676920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Infos, size 13 from DefaultFlash at 2716264 to (size 13) DefaultRam at 2715768..2715780 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716264 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715768 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_1_block_1_0_conv_weights, size 4320 from DefaultFlash at 2491072 to (size 4320) DefaultRam at 2491072..2495391 */
	{
		int Size = 4320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2491072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2491072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1480, size 1920 from DefaultFlash at 2590048 to (size 1920) DefaultRam at 2590048..2591967 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2590048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2590048 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S134_Mul_scale, size 480 from DefaultFlash at 2677400 to (size 480) DefaultRam at 2677400..2677879 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2677400 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2677400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S134_Mul_shift, size 480 from DefaultFlash at 2677880 to (size 480) DefaultRam at 2677880..2678359 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2677880 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2677880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S134_Infos, size 13 from DefaultFlash at 2716280 to (size 13) DefaultRam at 2715784..2715796 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716280 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715784 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Infos, size 13 from DefaultFlash at 2716296 to (size 13) DefaultRam at 2715800..2715812 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716296 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715800 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_2_fc1_conv_weights, size 57600 from DefaultFlash at 1306368 to (size 57600) DefaultRam at 1306368..1363967 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1306368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1306368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_11_block_2_fc1_bias, size 480 from DefaultFlash at 2678360 to (size 480) DefaultRam at 2678360..2678839 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2678360 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2678360 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S140_Mul_scale, size 120 from DefaultFlash at 2710056 to (size 120) DefaultRam at 2709912..2710031 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S140_Mul_shift, size 120 from DefaultFlash at 2710176 to (size 120) DefaultRam at 2710032..2710151 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710176 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S140_Infos, size 13 from DefaultFlash at 2716312 to (size 13) DefaultRam at 2715816..2715828 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716312 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715816 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_2_fc2_conv_weights, size 57600 from DefaultFlash at 1363968 to (size 57600) DefaultRam at 1363968..1421567 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1363968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1363968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_11_block_2_fc2_bias, size 1920 from DefaultFlash at 2591968 to (size 1920) DefaultRam at 2591968..2593887 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2591968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2591968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S143_Mul_scale, size 480 from DefaultFlash at 2678840 to (size 480) DefaultRam at 2678840..2679319 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2678840 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2678840 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S143_Mul_shift, size 480 from DefaultFlash at 2679320 to (size 480) DefaultRam at 2679320..2679799 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2679320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2679320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S143_Infos, size 13 from DefaultFlash at 2716328 to (size 13) DefaultRam at 2715832..2715844 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_3_block_3_0_conv_weights, size 53760 from DefaultFlash at 1651968 to (size 53760) DefaultRam at 1651968..1705727 */
	{
		int Size = 53760, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1651968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1651968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1483, size 448 from DefaultFlash at 2689400 to (size 448) DefaultRam at 2689400..2689847 */
	{
		int Size = 448, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2689400 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2689400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S147_Mul_scale, size 112 from DefaultFlash at 2710776 to (size 112) DefaultRam at 2710632..2710743 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710776 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S147_Mul_shift, size 112 from DefaultFlash at 2710888 to (size 112) DefaultRam at 2710744..2710855 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S147_Infos, size 13 from DefaultFlash at 2716344 to (size 13) DefaultRam at 2715848..2715860 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715848 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S148_Infos, size 8 from DefaultFlash at 2717408 to (size 8) DefaultRam at 2716912..2716919 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_0_block_0_0_conv_weights, size 75264 from DefaultFlash at 1015040 to (size 75264) DefaultRam at 1015040..1090303 */
	{
		int Size = 75264, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1015040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1015040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1486, size 2688 from DefaultFlash at 2531344 to (size 2688) DefaultRam at 2531344..2534031 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2531344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2531344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Mul_scale, size 672 from DefaultFlash at 2653008 to (size 672) DefaultRam at 2653008..2653679 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2653008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2653008 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Mul_shift, size 672 from DefaultFlash at 2653680 to (size 672) DefaultRam at 2653680..2654351 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2653680 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2653680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Infos, size 13 from DefaultFlash at 2716360 to (size 13) DefaultRam at 2715864..2715876 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716360 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715864 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_1_block_1_0_conv_weights, size 6048 from DefaultFlash at 2444512 to (size 6048) DefaultRam at 2444512..2450559 */
	{
		int Size = 6048, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2444512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2444512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1489, size 2688 from DefaultFlash at 2534032 to (size 2688) DefaultRam at 2534032..2536719 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2534032 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2534032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S154_Mul_scale, size 672 from DefaultFlash at 2654352 to (size 672) DefaultRam at 2654352..2655023 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2654352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2654352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S154_Mul_shift, size 672 from DefaultFlash at 2655024 to (size 672) DefaultRam at 2655024..2655695 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2655024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2655024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S154_Infos, size 13 from DefaultFlash at 2716376 to (size 13) DefaultRam at 2715880..2715892 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716376 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S156_Infos, size 13 from DefaultFlash at 2716392 to (size 13) DefaultRam at 2715896..2715908 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715896 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_2_fc1_conv_weights, size 112896 from DefaultFlash at 563456 to (size 112896) DefaultRam at 563456..676351 */
	{
		int Size = 112896, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 563456 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 563456 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_12_block_2_fc1_bias, size 672 from DefaultFlash at 2655696 to (size 672) DefaultRam at 2655696..2656367 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2655696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2655696 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S160_Mul_scale, size 168 from DefaultFlash at 2705272 to (size 168) DefaultRam at 2705272..2705439 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S160_Mul_shift, size 168 from DefaultFlash at 2705440 to (size 168) DefaultRam at 2705440..2705607 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S160_Infos, size 13 from DefaultFlash at 2716408 to (size 13) DefaultRam at 2715912..2715924 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_2_fc2_conv_weights, size 112896 from DefaultFlash at 676352 to (size 112896) DefaultRam at 676352..789247 */
	{
		int Size = 112896, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 676352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 676352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_12_block_2_fc2_bias, size 2688 from DefaultFlash at 2536720 to (size 2688) DefaultRam at 2536720..2539407 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2536720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2536720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Mul_scale, size 672 from DefaultFlash at 2656368 to (size 672) DefaultRam at 2656368..2657039 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2656368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2656368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Mul_shift, size 672 from DefaultFlash at 2657040 to (size 672) DefaultRam at 2657040..2657711 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2657040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2657040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Infos, size 13 from DefaultFlash at 2716424 to (size 13) DefaultRam at 2715928..2715940 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715928 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_3_block_3_0_conv_weights, size 75264 from DefaultFlash at 1090304 to (size 75264) DefaultRam at 1090304..1165567 */
	{
		int Size = 75264, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1090304 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1090304 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1492, size 448 from DefaultFlash at 2689848 to (size 448) DefaultRam at 2689848..2690295 */
	{
		int Size = 448, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2689848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2689848 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S167_Mul_scale, size 112 from DefaultFlash at 2711000 to (size 112) DefaultRam at 2710856..2710967 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710856 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S167_Mul_shift, size 112 from DefaultFlash at 2711112 to (size 112) DefaultRam at 2710968..2711079 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711112 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S167_Infos, size 13 from DefaultFlash at 2716440 to (size 13) DefaultRam at 2715944..2715956 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S168_Infos, size 13 from DefaultFlash at 2716456 to (size 13) DefaultRam at 2715960..2715972 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716456 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_13_features_0_13_0_conv_weights, size 75264 from DefaultFlash at 1165568 to (size 75264) DefaultRam at 1165568..1240831 */
	{
		int Size = 75264, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1165568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1165568 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1495, size 2688 from DefaultFlash at 2539408 to (size 2688) DefaultRam at 2539408..2542095 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2539408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2539408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S171_Mul_scale, size 672 from DefaultFlash at 2657712 to (size 672) DefaultRam at 2657712..2658383 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2657712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2657712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S171_Mul_shift, size 672 from DefaultFlash at 2658384 to (size 672) DefaultRam at 2658384..2659055 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2658384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2658384 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S171_Infos, size 13 from DefaultFlash at 2716472 to (size 13) DefaultRam at 2715976..2715988 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716472 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715976 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_1_features_1_0_1_0_conv_weights, size 16800 from DefaultFlash at 2226432 to (size 16800) DefaultRam at 2226432..2243231 */
	{
		int Size = 16800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2226432 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2226432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1498, size 2688 from DefaultFlash at 2542096 to (size 2688) DefaultRam at 2542096..2544783 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2542096 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542096 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S174_Mul_scale, size 672 from DefaultFlash at 2659056 to (size 672) DefaultRam at 2659056..2659727 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2659056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2659056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S174_Mul_shift, size 672 from DefaultFlash at 2659728 to (size 672) DefaultRam at 2659728..2660399 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2659728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2659728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S174_Infos, size 13 from DefaultFlash at 2716488 to (size 13) DefaultRam at 2715992..2716004 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S176_Infos, size 13 from DefaultFlash at 2716504 to (size 13) DefaultRam at 2716008..2716020 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716008 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_2_fc1_conv_weights, size 112896 from DefaultFlash at 789248 to (size 112896) DefaultRam at 789248..902143 */
	{
		int Size = 112896, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 789248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 789248 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_0_2_fc1_bias, size 672 from DefaultFlash at 2660400 to (size 672) DefaultRam at 2660400..2661071 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2660400 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2660400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S180_Mul_scale, size 168 from DefaultFlash at 2705608 to (size 168) DefaultRam at 2705608..2705775 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705608 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S180_Mul_shift, size 168 from DefaultFlash at 2705776 to (size 168) DefaultRam at 2705776..2705943 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705776 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S180_Infos, size 13 from DefaultFlash at 2716520 to (size 13) DefaultRam at 2716024..2716036 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716520 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_2_fc2_conv_weights, size 112896 from DefaultFlash at 902144 to (size 112896) DefaultRam at 902144..1015039 */
	{
		int Size = 112896, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 902144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 902144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_0_2_fc2_bias, size 2688 from DefaultFlash at 2544784 to (size 2688) DefaultRam at 2544784..2547471 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2544784 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2544784 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S183_Mul_scale, size 672 from DefaultFlash at 2661072 to (size 672) DefaultRam at 2661072..2661743 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2661072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2661072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S183_Mul_shift, size 672 from DefaultFlash at 2661744 to (size 672) DefaultRam at 2661744..2662415 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2661744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2661744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S183_Infos, size 13 from DefaultFlash at 2716536 to (size 13) DefaultRam at 2716040..2716052 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_3_features_1_0_3_0_conv_weights, size 53760 from DefaultFlash at 1705728 to (size 53760) DefaultRam at 1705728..1759487 */
	{
		int Size = 53760, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1705728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1705728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1501, size 320 from DefaultFlash at 2692008 to (size 320) DefaultRam at 2692008..2692327 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2692008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692008 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S187_Mul_scale, size 80 from DefaultFlash at 2712728 to (size 80) DefaultRam at 2712392..2712471 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S187_Mul_shift, size 80 from DefaultFlash at 2712808 to (size 80) DefaultRam at 2712472..2712551 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S187_Infos, size 13 from DefaultFlash at 2716552 to (size 13) DefaultRam at 2716056..2716068 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716552 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S188_Infos, size 8 from DefaultFlash at 2717416 to (size 8) DefaultRam at 2716920..2716927 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_0_block_0_0_conv_weights, size 38400 from DefaultFlash at 1893120 to (size 38400) DefaultRam at 1893120..1931519 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1893120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1893120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1504, size 1920 from DefaultFlash at 2593888 to (size 1920) DefaultRam at 2593888..2595807 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2593888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2593888 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S191_Mul_scale, size 480 from DefaultFlash at 2679800 to (size 480) DefaultRam at 2679800..2680279 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2679800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2679800 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S191_Mul_shift, size 480 from DefaultFlash at 2680280 to (size 480) DefaultRam at 2680280..2680759 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2680280 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2680280 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S191_Infos, size 13 from DefaultFlash at 2716568 to (size 13) DefaultRam at 2716072..2716084 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_1_block_1_0_conv_weights, size 12000 from DefaultFlash at 2378912 to (size 12000) DefaultRam at 2378912..2390911 */
	{
		int Size = 12000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2378912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2378912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1507, size 1920 from DefaultFlash at 2595808 to (size 1920) DefaultRam at 2595808..2597727 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2595808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2595808 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Mul_scale, size 480 from DefaultFlash at 2680760 to (size 480) DefaultRam at 2680760..2681239 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2680760 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2680760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Mul_shift, size 480 from DefaultFlash at 2681240 to (size 480) DefaultRam at 2681240..2681719 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2681240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2681240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Infos, size 13 from DefaultFlash at 2716584 to (size 13) DefaultRam at 2716088..2716100 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716584 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S196_Infos, size 13 from DefaultFlash at 2716600 to (size 13) DefaultRam at 2716104..2716116 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_2_fc1_conv_weights, size 57600 from DefaultFlash at 1421568 to (size 57600) DefaultRam at 1421568..1479167 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1421568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1421568 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_1_block_2_fc1_bias, size 480 from DefaultFlash at 2681720 to (size 480) DefaultRam at 2681720..2682199 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2681720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2681720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Mul_scale, size 120 from DefaultFlash at 2710296 to (size 120) DefaultRam at 2710152..2710271 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710296 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Mul_shift, size 120 from DefaultFlash at 2710416 to (size 120) DefaultRam at 2710272..2710391 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Infos, size 13 from DefaultFlash at 2716616 to (size 13) DefaultRam at 2716120..2716132 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716616 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_2_fc2_conv_weights, size 57600 from DefaultFlash at 1479168 to (size 57600) DefaultRam at 1479168..1536767 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1479168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1479168 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_1_block_2_fc2_bias, size 1920 from DefaultFlash at 2597728 to (size 1920) DefaultRam at 2597728..2599647 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2597728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2597728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S203_Mul_scale, size 480 from DefaultFlash at 2682200 to (size 480) DefaultRam at 2682200..2682679 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2682200 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2682200 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S203_Mul_shift, size 480 from DefaultFlash at 2682680 to (size 480) DefaultRam at 2682680..2683159 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2682680 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2682680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S203_Infos, size 13 from DefaultFlash at 2716632 to (size 13) DefaultRam at 2716136..2716148 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716632 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716136 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_3_block_3_0_conv_weights, size 38400 from DefaultFlash at 1931520 to (size 38400) DefaultRam at 1931520..1969919 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1931520 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1931520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1510, size 320 from DefaultFlash at 2692328 to (size 320) DefaultRam at 2692328..2692647 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2692328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692328 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Mul_scale, size 80 from DefaultFlash at 2712888 to (size 80) DefaultRam at 2712552..2712631 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Mul_shift, size 80 from DefaultFlash at 2712968 to (size 80) DefaultRam at 2712632..2712711 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Infos, size 13 from DefaultFlash at 2716648 to (size 13) DefaultRam at 2716152..2716164 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S208_Infos, size 13 from DefaultFlash at 2716664 to (size 13) DefaultRam at 2716168..2716180 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716664 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716168 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_0_block_0_0_conv_weights, size 38400 from DefaultFlash at 1969920 to (size 38400) DefaultRam at 1969920..2008319 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1969920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1969920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1513, size 1920 from DefaultFlash at 2599648 to (size 1920) DefaultRam at 2599648..2601567 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2599648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2599648 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S211_Mul_scale, size 480 from DefaultFlash at 2683160 to (size 480) DefaultRam at 2683160..2683639 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2683160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2683160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S211_Mul_shift, size 480 from DefaultFlash at 2683640 to (size 480) DefaultRam at 2683640..2684119 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2683640 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2683640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S211_Infos, size 13 from DefaultFlash at 2716680 to (size 13) DefaultRam at 2716184..2716196 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716680 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716184 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_1_block_1_0_conv_weights, size 12000 from DefaultFlash at 2390912 to (size 12000) DefaultRam at 2390912..2402911 */
	{
		int Size = 12000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2390912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2390912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1516, size 1920 from DefaultFlash at 2601568 to (size 1920) DefaultRam at 2601568..2603487 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2601568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2601568 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S214_Mul_scale, size 480 from DefaultFlash at 2684120 to (size 480) DefaultRam at 2684120..2684599 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2684120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2684120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S214_Mul_shift, size 480 from DefaultFlash at 2684600 to (size 480) DefaultRam at 2684600..2685079 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2684600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2684600 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S214_Infos, size 13 from DefaultFlash at 2716696 to (size 13) DefaultRam at 2716200..2716212 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716200 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Infos, size 13 from DefaultFlash at 2716712 to (size 13) DefaultRam at 2716216..2716228 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716216 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_2_fc1_conv_weights, size 57600 from DefaultFlash at 1536768 to (size 57600) DefaultRam at 1536768..1594367 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1536768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1536768 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_2_block_2_fc1_bias, size 480 from DefaultFlash at 2685080 to (size 480) DefaultRam at 2685080..2685559 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2685080 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2685080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S220_Mul_scale, size 120 from DefaultFlash at 2710536 to (size 120) DefaultRam at 2710392..2710511 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S220_Mul_shift, size 120 from DefaultFlash at 2710656 to (size 120) DefaultRam at 2710512..2710631 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710656 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S220_Infos, size 13 from DefaultFlash at 2716728 to (size 13) DefaultRam at 2716232..2716244 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_2_fc2_conv_weights, size 57600 from DefaultFlash at 1594368 to (size 57600) DefaultRam at 1594368..1651967 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1594368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1594368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_2_block_2_fc2_bias, size 1920 from DefaultFlash at 2603488 to (size 1920) DefaultRam at 2603488..2605407 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2603488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2603488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S223_Mul_scale, size 480 from DefaultFlash at 2685560 to (size 480) DefaultRam at 2685560..2686039 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2685560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2685560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S223_Mul_shift, size 480 from DefaultFlash at 2686040 to (size 480) DefaultRam at 2686040..2686519 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2686040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2686040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S223_Infos, size 13 from DefaultFlash at 2716744 to (size 13) DefaultRam at 2716248..2716260 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716248 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_3_block_3_0_conv_weights, size 38400 from DefaultFlash at 2008320 to (size 38400) DefaultRam at 2008320..2046719 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2008320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2008320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1519, size 320 from DefaultFlash at 2692648 to (size 320) DefaultRam at 2692648..2692967 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2692648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692648 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Mul_scale, size 80 from DefaultFlash at 2713048 to (size 80) DefaultRam at 2712712..2712791 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Mul_shift, size 80 from DefaultFlash at 2713128 to (size 80) DefaultRam at 2712792..2712871 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Infos, size 13 from DefaultFlash at 2716760 to (size 13) DefaultRam at 2716264..2716276 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716760 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716264 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S228_Infos, size 13 from DefaultFlash at 2716776 to (size 13) DefaultRam at 2716280..2716292 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716776 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716280 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_3_features_1_3_0_conv_weights, size 38400 from DefaultFlash at 2046720 to (size 38400) DefaultRam at 2046720..2085119 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2046720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2046720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1522, size 1920 from DefaultFlash at 2605408 to (size 1920) DefaultRam at 2605408..2607327 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2605408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2605408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S231_Mul_scale, size 480 from DefaultFlash at 2686520 to (size 480) DefaultRam at 2686520..2686999 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2686520 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2686520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S231_Mul_shift, size 480 from DefaultFlash at 2687000 to (size 480) DefaultRam at 2687000..2687479 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2687000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2687000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S231_Infos, size 13 from DefaultFlash at 2716792 to (size 13) DefaultRam at 2716296..2716308 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716792 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716296 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_0_extra_0_0_extra_0_0_0_conv_weights, size 122880 from DefaultFlash at 440576 to (size 122880) DefaultRam at 440576..563455 */
	{
		int Size = 122880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 440576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 440576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1525, size 1024 from DefaultFlash at 2633888 to (size 1024) DefaultRam at 2633888..2634911 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2633888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2633888 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S234_Mul_scale, size 256 from DefaultFlash at 2695176 to (size 256) DefaultRam at 2695176..2695431 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2695176 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695176 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S234_Mul_shift, size 256 from DefaultFlash at 2695432 to (size 256) DefaultRam at 2695432..2695687 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2695432 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S234_Infos, size 13 from DefaultFlash at 2716808 to (size 13) DefaultRam at 2716312..2716324 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1528, size 1024 from DefaultFlash at 2634912 to (size 1024) DefaultRam at 2634912..2635935 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2634912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2634912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Mul_scale, size 256 from DefaultFlash at 2695688 to (size 256) DefaultRam at 2695688..2695943 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2695688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695688 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Mul_shift, size 256 from DefaultFlash at 2695944 to (size 256) DefaultRam at 2695944..2696199 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2695944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Infos, size 13 from DefaultFlash at 2716824 to (size 13) DefaultRam at 2716328..2716340 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716824 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716328 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_0_extra_0_2_extra_0_2_0_conv_weights, size 131072 from DefaultFlash at 309504 to (size 131072) DefaultRam at 309504..440575 */
	{
		int Size = 131072, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 309504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 309504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1531, size 2048 from DefaultFlash at 2581984 to (size 2048) DefaultRam at 2581984..2584031 */
	{
		int Size = 2048, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2581984 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2581984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Mul_scale, size 512 from DefaultFlash at 2666904 to (size 512) DefaultRam at 2666904..2667415 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2666904 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2666904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Mul_shift, size 512 from DefaultFlash at 2667416 to (size 512) DefaultRam at 2667416..2667927 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2667416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2667416 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Infos, size 13 from DefaultFlash at 2716840 to (size 13) DefaultRam at 2716344..2716356 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716840 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_1_extra_1_0_extra_1_0_0_conv_weights, size 65536 from DefaultFlash at 1240832 to (size 65536) DefaultRam at 1240832..1306367 */
	{
		int Size = 65536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1240832 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1240832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1534, size 512 from DefaultFlash at 2667928 to (size 512) DefaultRam at 2667928..2668439 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2667928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2667928 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S243_Mul_scale, size 128 from DefaultFlash at 2706824 to (size 128) DefaultRam at 2706680..2706807 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706824 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S243_Mul_shift, size 128 from DefaultFlash at 2706952 to (size 128) DefaultRam at 2706808..2706935 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706952 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706808 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S243_Infos, size 13 from DefaultFlash at 2716856 to (size 13) DefaultRam at 2716360..2716372 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716856 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716360 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_1_extra_1_1_extra_1_1_0_conv_weights, size 1152 from DefaultFlash at 2628256 to (size 1152) DefaultRam at 2628256..2629407 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2628256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2628256 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1537, size 512 from DefaultFlash at 2668440 to (size 512) DefaultRam at 2668440..2668951 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2668440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2668440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S246_Mul_scale, size 128 from DefaultFlash at 2707080 to (size 128) DefaultRam at 2706936..2707063 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707080 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706936 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S246_Mul_shift, size 128 from DefaultFlash at 2707208 to (size 128) DefaultRam at 2707064..2707191 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707064 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S246_Infos, size 13 from DefaultFlash at 2716872 to (size 13) DefaultRam at 2716376..2716388 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716872 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716376 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_1_extra_1_2_extra_1_2_0_conv_weights, size 32768 from DefaultFlash at 2085120 to (size 32768) DefaultRam at 2085120..2117887 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2085120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2085120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1540, size 1024 from DefaultFlash at 2635936 to (size 1024) DefaultRam at 2635936..2636959 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2635936 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2635936 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S249_Mul_scale, size 256 from DefaultFlash at 2696200 to (size 256) DefaultRam at 2696200..2696455 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2696200 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696200 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S249_Mul_shift, size 256 from DefaultFlash at 2696456 to (size 256) DefaultRam at 2696456..2696711 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2696456 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696456 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S249_Infos, size 13 from DefaultFlash at 2716888 to (size 13) DefaultRam at 2716392..2716404 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_2_extra_2_0_extra_2_0_0_conv_weights, size 32768 from DefaultFlash at 2117888 to (size 32768) DefaultRam at 2117888..2150655 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2117888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2117888 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1543, size 512 from DefaultFlash at 2668952 to (size 512) DefaultRam at 2668952..2669463 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2668952 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2668952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S252_Mul_scale, size 128 from DefaultFlash at 2707336 to (size 128) DefaultRam at 2707192..2707319 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707336 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S252_Mul_shift, size 128 from DefaultFlash at 2707464 to (size 128) DefaultRam at 2707320..2707447 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S252_Infos, size 13 from DefaultFlash at 2716904 to (size 13) DefaultRam at 2716408..2716420 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716904 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_2_extra_2_1_extra_2_1_0_conv_weights, size 1152 from DefaultFlash at 2629408 to (size 1152) DefaultRam at 2629408..2630559 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2629408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2629408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1546, size 512 from DefaultFlash at 2669464 to (size 512) DefaultRam at 2669464..2669975 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2669464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2669464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Mul_scale, size 128 from DefaultFlash at 2707592 to (size 128) DefaultRam at 2707448..2707575 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707592 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707448 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Mul_shift, size 128 from DefaultFlash at 2707720 to (size 128) DefaultRam at 2707576..2707703 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Infos, size 13 from DefaultFlash at 2716920 to (size 13) DefaultRam at 2716424..2716436 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_2_extra_2_2_extra_2_2_0_conv_weights, size 32768 from DefaultFlash at 2150656 to (size 32768) DefaultRam at 2150656..2183423 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2150656 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2150656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1549, size 1024 from DefaultFlash at 2636960 to (size 1024) DefaultRam at 2636960..2637983 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2636960 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2636960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Mul_scale, size 256 from DefaultFlash at 2696712 to (size 256) DefaultRam at 2696712..2696967 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2696712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Mul_shift, size 256 from DefaultFlash at 2696968 to (size 256) DefaultRam at 2696968..2697223 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2696968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Infos, size 13 from DefaultFlash at 2716936 to (size 13) DefaultRam at 2716440..2716452 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716936 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_3_extra_3_0_extra_3_0_0_conv_weights, size 16384 from DefaultFlash at 2243232 to (size 16384) DefaultRam at 2243232..2259615 */
	{
		int Size = 16384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2243232 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2243232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1552, size 256 from DefaultFlash at 2697224 to (size 256) DefaultRam at 2697224..2697479 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2697224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Mul_scale, size 64 from DefaultFlash at 2714376 to (size 64) DefaultRam at 2713896..2713959 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714376 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713896 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Mul_shift, size 64 from DefaultFlash at 2714440 to (size 64) DefaultRam at 2713960..2714023 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Infos, size 13 from DefaultFlash at 2716952 to (size 13) DefaultRam at 2716456..2716468 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716952 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716456 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_3_extra_3_1_extra_3_1_0_conv_weights, size 576 from DefaultFlash at 2666328 to (size 576) DefaultRam at 2666328..2666903 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2666328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2666328 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1555, size 256 from DefaultFlash at 2697480 to (size 256) DefaultRam at 2697480..2697735 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2697480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Mul_scale, size 64 from DefaultFlash at 2714504 to (size 64) DefaultRam at 2714024..2714087 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Mul_shift, size 64 from DefaultFlash at 2714568 to (size 64) DefaultRam at 2714088..2714151 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Infos, size 13 from DefaultFlash at 2716968 to (size 13) DefaultRam at 2716472..2716484 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_3_extra_3_2_extra_3_2_0_conv_weights, size 8192 from DefaultFlash at 2424032 to (size 8192) DefaultRam at 2424032..2432223 */
	{
		int Size = 8192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2424032 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2424032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1558, size 512 from DefaultFlash at 2669976 to (size 512) DefaultRam at 2669976..2670487 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2669976 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2669976 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Mul_scale, size 128 from DefaultFlash at 2707848 to (size 128) DefaultRam at 2707704..2707831 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Mul_shift, size 128 from DefaultFlash at 2707976 to (size 128) DefaultRam at 2707832..2707959 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707976 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Infos, size 13 from DefaultFlash at 2716984 to (size 13) DefaultRam at 2716488..2716500 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716984 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights, size 6048 from DefaultFlash at 2450560 to (size 6048) DefaultRam at 2450560..2456607 */
	{
		int Size = 6048, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2450560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2450560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1561, size 2688 from DefaultFlash at 2547472 to (size 2688) DefaultRam at 2547472..2550159 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2547472 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S270_Mul_scale, size 672 from DefaultFlash at 2662416 to (size 672) DefaultRam at 2662416..2663087 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2662416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2662416 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S270_Mul_shift, size 672 from DefaultFlash at 2663088 to (size 672) DefaultRam at 2663088..2663759 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2663088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2663088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S270_Infos, size 13 from DefaultFlash at 2717000 to (size 13) DefaultRam at 2716504..2716516 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_0_module_list_0_1_conv_weights, size 16128 from DefaultFlash at 2259616 to (size 16128) DefaultRam at 2259616..2275743 */
	{
		int Size = 16128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2259616 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2259616 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias, size 96 from DefaultFlash at 2711512 to (size 96) DefaultRam at 2711176..2711271 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711176 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S273_Mul_scale, size 24 from DefaultFlash at 2715144 to (size 24) DefaultRam at 2714664..2714687 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714664 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S273_Mul_shift, size 24 from DefaultFlash at 2715168 to (size 24) DefaultRam at 2714688..2714711 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714688 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S273_Infos, size 13 from DefaultFlash at 2717016 to (size 13) DefaultRam at 2716520..2716532 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717016 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights, size 4320 from DefaultFlash at 2495392 to (size 4320) DefaultRam at 2495392..2499711 */
	{
		int Size = 4320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2495392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2495392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1564, size 1920 from DefaultFlash at 2607328 to (size 1920) DefaultRam at 2607328..2609247 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2607328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2607328 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Mul_scale, size 480 from DefaultFlash at 2687480 to (size 480) DefaultRam at 2687480..2687959 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2687480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2687480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Mul_shift, size 480 from DefaultFlash at 2687960 to (size 480) DefaultRam at 2687960..2688439 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2687960 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2687960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Infos, size 13 from DefaultFlash at 2717032 to (size 13) DefaultRam at 2716536..2716548 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717032 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716536 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_1_module_list_1_1_conv_weights, size 11520 from DefaultFlash at 2402912 to (size 11520) DefaultRam at 2402912..2414431 */
	{
		int Size = 11520, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2402912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2402912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights, size 4608 from DefaultFlash at 2481856 to (size 4608) DefaultRam at 2481856..2486463 */
	{
		int Size = 4608, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2481856 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2481856 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1567, size 2048 from DefaultFlash at 2584032 to (size 2048) DefaultRam at 2584032..2586079 */
	{
		int Size = 2048, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2584032 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2584032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S281_Mul_scale, size 512 from DefaultFlash at 2670488 to (size 512) DefaultRam at 2670488..2670999 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2670488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2670488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S281_Mul_shift, size 512 from DefaultFlash at 2671000 to (size 512) DefaultRam at 2671000..2671511 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2671000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2671000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S281_Infos, size 13 from DefaultFlash at 2717048 to (size 13) DefaultRam at 2716552..2716564 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_2_module_list_2_1_conv_weights, size 12288 from DefaultFlash at 2366624 to (size 12288) DefaultRam at 2366624..2378911 */
	{
		int Size = 12288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2366624 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2366624 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_3_module_list_3_0_module_list_3_0_0_conv_weights, size 2304 from DefaultFlash at 2570608 to (size 2304) DefaultRam at 2570608..2572911 */
	{
		int Size = 2304, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2570608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570608 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570, size 1024 from DefaultFlash at 2637984 to (size 1024) DefaultRam at 2637984..2639007 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2637984 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2637984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S285_Mul_scale, size 256 from DefaultFlash at 2697736 to (size 256) DefaultRam at 2697736..2697991 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2697736 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697736 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S285_Mul_shift, size 256 from DefaultFlash at 2697992 to (size 256) DefaultRam at 2697992..2698247 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2697992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S285_Infos, size 13 from DefaultFlash at 2717064 to (size 13) DefaultRam at 2716568..2716580 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717064 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716568 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_3_module_list_3_1_conv_weights, size 6144 from DefaultFlash at 2432224 to (size 6144) DefaultRam at 2432224..2438367 */
	{
		int Size = 6144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2432224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2432224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_4_module_list_4_0_module_list_4_0_0_conv_weights, size 2304 from DefaultFlash at 2572912 to (size 2304) DefaultRam at 2572912..2575215 */
	{
		int Size = 2304, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2572912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2572912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_4_module_list_4_1_conv_weights, size 6144 from DefaultFlash at 2438368 to (size 6144) DefaultRam at 2438368..2444511 */
	{
		int Size = 6144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2438368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2438368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_5_module_list_5_0_module_list_5_0_0_conv_weights, size 1152 from DefaultFlash at 2630560 to (size 1152) DefaultRam at 2630560..2631711 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2630560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2630560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1576, size 512 from DefaultFlash at 2671512 to (size 512) DefaultRam at 2671512..2672023 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2671512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2671512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S291_Mul_scale, size 128 from DefaultFlash at 2708104 to (size 128) DefaultRam at 2707960..2708087 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S291_Mul_shift, size 128 from DefaultFlash at 2708232 to (size 128) DefaultRam at 2708088..2708215 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708232 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S291_Infos, size 13 from DefaultFlash at 2717080 to (size 13) DefaultRam at 2716584..2716596 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717080 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716584 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_5_module_list_5_1_conv_weights, size 3072 from DefaultFlash at 2519392 to (size 3072) DefaultRam at 2519392..2522463 */
	{
		int Size = 3072, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2519392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2519392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights, size 6048 from DefaultFlash at 2456608 to (size 6048) DefaultRam at 2456608..2462655 */
	{
		int Size = 6048, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2456608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2456608 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_0_module_list_0_1_conv_weights, size 124992 from DefaultFlash at 0 to (size 124992) DefaultRam at 0..124991 */
	{
		int Size = 124992, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 0 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 0 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias, size 744 from DefaultFlash at 2645600 to (size 744) DefaultRam at 2645600..2646343 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2645600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2645600 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights, size 4320 from DefaultFlash at 2499712 to (size 4320) DefaultRam at 2499712..2504031 */
	{
		int Size = 4320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2499712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2499712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_1_module_list_1_1_conv_weights, size 89280 from DefaultFlash at 124992 to (size 89280) DefaultRam at 124992..214271 */
	{
		int Size = 89280, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 124992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 124992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights, size 4608 from DefaultFlash at 2486464 to (size 4608) DefaultRam at 2486464..2491071 */
	{
		int Size = 4608, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2486464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2486464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_2_module_list_2_1_conv_weights, size 95232 from DefaultFlash at 214272 to (size 95232) DefaultRam at 214272..309503 */
	{
		int Size = 95232, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 214272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 214272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_3_module_list_3_0_module_list_3_0_0_conv_weights, size 2304 from DefaultFlash at 2575216 to (size 2304) DefaultRam at 2575216..2577519 */
	{
		int Size = 2304, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2575216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2575216 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_3_module_list_3_1_conv_weights, size 47616 from DefaultFlash at 1759488 to (size 47616) DefaultRam at 1759488..1807103 */
	{
		int Size = 47616, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1759488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1759488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_4_module_list_4_0_module_list_4_0_0_conv_weights, size 2304 from DefaultFlash at 2577520 to (size 2304) DefaultRam at 2577520..2579823 */
	{
		int Size = 2304, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2577520 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2577520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_4_module_list_4_1_conv_weights, size 47616 from DefaultFlash at 1807104 to (size 47616) DefaultRam at 1807104..1854719 */
	{
		int Size = 47616, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1807104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1807104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_5_module_list_5_0_module_list_5_0_0_conv_weights, size 1152 from DefaultFlash at 2631712 to (size 1152) DefaultRam at 2631712..2632863 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2631712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2631712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_5_module_list_5_1_conv_weights, size 23808 from DefaultFlash at 2183424 to (size 23808) DefaultRam at 2183424..2207231 */
	{
		int Size = 23808, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2183424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2183424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _sub, size 2574 from DefaultFlash at 2552848 to (size 2574) DefaultRam at 2552848..2555421 */
	{
		int Size = 2574, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2552848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552848 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _add, size 2574 from DefaultFlash at 2555424 to (size 2574) DefaultRam at 2555424..2557997 */
	{
		int Size = 2574, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2555424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _sub_1, size 2574 from DefaultFlash at 2558000 to (size 2574) DefaultRam at 2558000..2560573 */
	{
		int Size = 2574, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2558000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _add_1, size 2574 from DefaultFlash at 2560576 to (size 2574) DefaultRam at 2560576..2563149 */
	{
		int Size = 2574, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2560576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1561_1, size 2688 from DefaultFlash at 2550160 to (size 2688) DefaultRam at 2550160..2552847 */
	{
		int Size = 2688, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2550160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S311_Mul_scale, size 672 from DefaultFlash at 2663760 to (size 672) DefaultRam at 2663760..2664431 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2663760 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2663760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S311_Mul_shift, size 672 from DefaultFlash at 2664432 to (size 672) DefaultRam at 2664432..2665103 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2664432 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2664432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S311_Infos, size 13 from DefaultFlash at 2717096 to (size 13) DefaultRam at 2716600..2716612 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717096 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716600 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S312_Mul_scale, size 186 from DefaultFlash at 2701544 to (size 186) DefaultRam at 2701544..2701729 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701544 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701544 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S312_Mul_shift, size 186 from DefaultFlash at 2701732 to (size 186) DefaultRam at 2701732..2701917 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701732 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701732 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S312_Infos, size 13 from DefaultFlash at 2717112 to (size 13) DefaultRam at 2716616..2716628 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717112 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716616 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_1, size 96 from DefaultFlash at 2711608 to (size 96) DefaultRam at 2711272..2711367 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S315_Mul_scale, size 24 from DefaultFlash at 2715192 to (size 24) DefaultRam at 2714712..2714735 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S315_Mul_shift, size 24 from DefaultFlash at 2715216 to (size 24) DefaultRam at 2714736..2714759 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714736 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S315_Infos, size 13 from DefaultFlash at 2717128 to (size 13) DefaultRam at 2716632..2716644 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_2, size 96 from DefaultFlash at 2711704 to (size 96) DefaultRam at 2711368..2711463 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711704 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S318_Mul_scale, size 24 from DefaultFlash at 2715240 to (size 24) DefaultRam at 2714760..2714783 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S318_Mul_shift, size 24 from DefaultFlash at 2715264 to (size 24) DefaultRam at 2714784..2714807 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715264 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714784 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S318_Infos, size 13 from DefaultFlash at 2717144 to (size 13) DefaultRam at 2716648..2716660 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716648 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_3, size 96 from DefaultFlash at 2711800 to (size 96) DefaultRam at 2711464..2711559 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S321_Mul_scale, size 24 from DefaultFlash at 2715288 to (size 24) DefaultRam at 2714808..2714831 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714808 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S321_Mul_shift, size 24 from DefaultFlash at 2715312 to (size 24) DefaultRam at 2714832..2714855 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715312 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S321_Infos, size 13 from DefaultFlash at 2717160 to (size 13) DefaultRam at 2716664..2716676 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716664 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_4, size 96 from DefaultFlash at 2711896 to (size 96) DefaultRam at 2711560..2711655 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711896 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_5, size 96 from DefaultFlash at 2711992 to (size 96) DefaultRam at 2711656..2711751 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Mul_scale, size 24 from DefaultFlash at 2715336 to (size 24) DefaultRam at 2714856..2714879 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715336 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714856 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Mul_shift, size 24 from DefaultFlash at 2715360 to (size 24) DefaultRam at 2714880..2714903 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715360 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Infos, size 13 from DefaultFlash at 2717176 to (size 13) DefaultRam at 2716680..2716692 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717176 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1564_1, size 1920 from DefaultFlash at 2609248 to (size 1920) DefaultRam at 2609248..2611167 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2609248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2609248 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Mul_scale, size 480 from DefaultFlash at 2688440 to (size 480) DefaultRam at 2688440..2688919 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2688440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2688440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Mul_shift, size 480 from DefaultFlash at 2688920 to (size 480) DefaultRam at 2688920..2689399 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2688920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2688920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Infos, size 13 from DefaultFlash at 2717192 to (size 13) DefaultRam at 2716696..2716708 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716696 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1567_1, size 2048 from DefaultFlash at 2586080 to (size 2048) DefaultRam at 2586080..2588127 */
	{
		int Size = 2048, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2586080 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2586080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S330_Mul_scale, size 512 from DefaultFlash at 2672024 to (size 512) DefaultRam at 2672024..2672535 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2672024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2672024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S330_Mul_shift, size 512 from DefaultFlash at 2672536 to (size 512) DefaultRam at 2672536..2673047 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2672536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2672536 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S330_Infos, size 13 from DefaultFlash at 2717208 to (size 13) DefaultRam at 2716712..2716724 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570_1, size 1024 from DefaultFlash at 2639008 to (size 1024) DefaultRam at 2639008..2640031 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2639008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2639008 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S332_Mul_scale, size 256 from DefaultFlash at 2698248 to (size 256) DefaultRam at 2698248..2698503 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2698248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2698248 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S332_Mul_shift, size 256 from DefaultFlash at 2698504 to (size 256) DefaultRam at 2698504..2698759 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2698504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2698504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S332_Infos, size 13 from DefaultFlash at 2717224 to (size 13) DefaultRam at 2716728..2716740 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S333_Mul_scale, size 24 from DefaultFlash at 2715384 to (size 24) DefaultRam at 2714904..2714927 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S333_Mul_shift, size 24 from DefaultFlash at 2715408 to (size 24) DefaultRam at 2714928..2714951 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714928 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S333_Infos, size 13 from DefaultFlash at 2717240 to (size 13) DefaultRam at 2716744..2716756 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570_2, size 1024 from DefaultFlash at 2640032 to (size 1024) DefaultRam at 2640032..2641055 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2640032 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2640032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S343_Mul_scale, size 256 from DefaultFlash at 2698760 to (size 256) DefaultRam at 2698760..2699015 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2698760 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2698760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S343_Mul_shift, size 256 from DefaultFlash at 2699016 to (size 256) DefaultRam at 2699016..2699271 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2699016 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699016 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S343_Infos, size 13 from DefaultFlash at 2717256 to (size 13) DefaultRam at 2716760..2716772 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570_3, size 1024 from DefaultFlash at 2641056 to (size 1024) DefaultRam at 2641056..2642079 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2641056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2641056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Mul_scale, size 256 from DefaultFlash at 2699272 to (size 256) DefaultRam at 2699272..2699527 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2699272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Mul_shift, size 256 from DefaultFlash at 2699528 to (size 256) DefaultRam at 2699528..2699783 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2699528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699528 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Infos, size 13 from DefaultFlash at 2717272 to (size 13) DefaultRam at 2716776..2716788 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1576_1, size 512 from DefaultFlash at 2673048 to (size 512) DefaultRam at 2673048..2673559 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2673048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2673048 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S347_Mul_scale, size 128 from DefaultFlash at 2708360 to (size 128) DefaultRam at 2708216..2708343 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708360 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708216 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S347_Mul_shift, size 128 from DefaultFlash at 2708488 to (size 128) DefaultRam at 2708344..2708471 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S347_Infos, size 13 from DefaultFlash at 2717288 to (size 13) DefaultRam at 2716792..2716804 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_1, size 744 from DefaultFlash at 2646344 to (size 744) DefaultRam at 2646344..2647087 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2646344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2646344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S349_Mul_scale, size 186 from DefaultFlash at 2701920 to (size 186) DefaultRam at 2701920..2702105 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S349_Mul_shift, size 186 from DefaultFlash at 2702108 to (size 186) DefaultRam at 2702108..2702293 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702108 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702108 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S349_Infos, size 13 from DefaultFlash at 2717304 to (size 13) DefaultRam at 2716808..2716820 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717304 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716808 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_2, size 744 from DefaultFlash at 2647088 to (size 744) DefaultRam at 2647088..2647831 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2647088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2647088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Mul_scale, size 186 from DefaultFlash at 2702296 to (size 186) DefaultRam at 2702296..2702481 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702296 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702296 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Mul_shift, size 186 from DefaultFlash at 2702484 to (size 186) DefaultRam at 2702484..2702669 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702484 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702484 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Infos, size 13 from DefaultFlash at 2717320 to (size 13) DefaultRam at 2716824..2716836 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716824 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_3, size 744 from DefaultFlash at 2647832 to (size 744) DefaultRam at 2647832..2648575 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2647832 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2647832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Mul_scale, size 186 from DefaultFlash at 2702672 to (size 186) DefaultRam at 2702672..2702857 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702672 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702672 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Mul_shift, size 186 from DefaultFlash at 2702860 to (size 186) DefaultRam at 2702860..2703045 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702860 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702860 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Infos, size 13 from DefaultFlash at 2717336 to (size 13) DefaultRam at 2716840..2716852 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717336 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716840 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_4, size 744 from DefaultFlash at 2648576 to (size 744) DefaultRam at 2648576..2649319 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2648576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2648576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Mul_scale, size 186 from DefaultFlash at 2703048 to (size 186) DefaultRam at 2703048..2703233 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703048 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Mul_shift, size 186 from DefaultFlash at 2703236 to (size 186) DefaultRam at 2703236..2703421 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703236 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703236 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Infos, size 13 from DefaultFlash at 2717352 to (size 13) DefaultRam at 2716856..2716868 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716856 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_5, size 744 from DefaultFlash at 2649320 to (size 744) DefaultRam at 2649320..2650063 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2649320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2649320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Mul_scale, size 186 from DefaultFlash at 2703424 to (size 186) DefaultRam at 2703424..2703609 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Mul_shift, size 186 from DefaultFlash at 2703612 to (size 186) DefaultRam at 2703612..2703797 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703612 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703612 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Infos, size 13 from DefaultFlash at 2717368 to (size 13) DefaultRam at 2716872..2716884 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716872 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Infos, size 13 from DefaultFlash at 2717384 to (size 13) DefaultRam at 2716888..2716900 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716888 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _sub_1_1, size 2574 from DefaultFlash at 2563152 to (size 2574) DefaultRam at 2563152..2565725 */
	{
		int Size = 2574, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2563152 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _sub_1_2, size 2574 from DefaultFlash at 2565728 to (size 2574) DefaultRam at 2565728..2568301 */
	{
		int Size = 2574, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2565728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 0, UchanHF1);
			//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Static Moving S3_Mul_scale, size 16 from DefaultFlash at 2715432 to (size 16) L2 at 480..495 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715432), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 480), 16, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_1_block_block_0_block_0_0_conv_weights, size 144 from DefaultFlash at 2706424 to (size 144) L2 at 0..143 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706424), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 0), 144, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1402, size 96 from DefaultFlash at 2711224 to (size 96) L2 at 144..239 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711224), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 144), 96, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S22_Mul_scale, size 72 from DefaultFlash at 2713208 to (size 72) L2 at 336..407 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713208), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 336), 72, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S22_Mul_shift, size 72 from DefaultFlash at 2713280 to (size 72) L2 at 408..479 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713280), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 408), 72, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1411, size 96 from DefaultFlash at 2711320 to (size 96) L2 at 240..335 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711320), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 240), 96, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1420, size 160 from DefaultFlash at 2705944 to (size 160) L2 at 22000..22159 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705944), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 22000), 160, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_7_block_block_2_block_2_0_conv_weights, size 19200 from DefaultFlash at 2207232 to (size 19200) L2 at 496..19695 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2207232), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 496), 19200, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_extra_0_extra_0_1_extra_0_1_0_conv_weights, size 2304 from DefaultFlash at 2568304 to (size 2304) L2 at 19696..21999 */
	//AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2568304), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 19696), 2304, 0, UchanHF1);
	//AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	return 0;
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int Mobv3SSDLiteCNN_Destruct()

{
	AT_DEFAULTRAM_FREE(&DefaultRam, Mobv3SSDLite_L3_Memory, 2716928);
	AT_DEFAULTRAM_FREE(&DefaultRam, Mobv3SSDLite_L3_Memory_Dyn, 1638400);
	AT_L2_FREE(0, Mobv3SSDLite_L2_Memory, 22160);
	AT_L2_FREE(0, Mobv3SSDLite_L2_Memory_Dyn, 227840);
	AT_L1_FREE(0, Mobv3SSDLite_L1_Memory, 47800);
	AT_DEFAULTFLASH_FS_CLOSE(&DefaultFlash);
	return 0;
}
// #pragma GCC pop_options
// int Mobv3SSDLiteCNN_Memory(AT_MEM_TYPE Which)

// {
// 	switch (Which) {
// 		case AT_L1_MEM:     return 47800; /* L1 Memory */
// 		case AT_L2_MEM:     return 22160; /* L2 Memory, permanent */
// 		case AT_L2_DYN_MEM: return 227840; /* L2 Memory, dynamic */
// 		case AT_L3_MEM:     return 2716928; /* L3 Memory, permanent */
// 		case AT_L3_DYN_MEM: return 1638400; /* L3 Memory, dynamic */
// 		default:            return 0;
// 	}
// }
unsigned int AT_GraphPerf[141];
unsigned int AT_GraphPerf_CNN_Total = 0;
unsigned int AT_GraphOperInfosNames[141] = {
	9175040,
	2949120,
	5242880,
	327680,
	20971520,
	2949120,
	7864320,
	8847360,
	3317760,
	8847360,
	122880,
	8847360,
	2396160,
	92160,
	92160,
	1728,
	1800,
	645120,
	3686400,
	6144000,
	3993600,
	153600,
	153600,
	3840,
	3960,
	1075200,
	6144000,
	51200,
	6144000,
	3993600,
	153600,
	153600,
	3840,
	3960,
	1075200,
	6144000,
	51200,
	12288000,
	768000,
	6144000,
	25600,
	5120000,
	640000,
	5120000,
	25600,
	4710400,
	588800,
	4710400,
	25600,
	4710400,
	588800,
	4710400,
	25600,
	12288000,
	1536000,
	153600,
	153600,
	57600,
	58080,
	1075200,
	17203200,
	35840,
	24084480,
	2150400,
	215040,
	215040,
	112896,
	113568,
	1505280,
	24084480,
	35840,
	24084480,
	1397760,
	53760,
	53760,
	112896,
	113568,
	376320,
	4300800,
	6400,
	3072000,
	998400,
	38400,
	38400,
	57600,
	58080,
	268800,
	3072000,
	6400,
	3072000,
	998400,
	38400,
	38400,
	57600,
	58080,
	268800,
	3072000,
	6400,
	3072000,
	9830400,
	51200,
	2621440,
	1310720,
	7680,
	196608,
	196608,
	2560,
	65536,
	32768,
	640,
	8320,
	1280,
	3072,
	1280,
	23808,
	5120,
	12288,
	5120,
	95232,
	15360,
	36864,
	15360,
	285696,
	102400,
	245760,
	102400,
	1904640,
	384000,
	921600,
	384000,
	7142400,
	2150400,
	5160960,
	72072,
	10296,
	87516,
	87516,
	2150400,
	39997440,
	79794,
	0,
};
char *AT_GraphNodeNames[141] = {
	"S3_Conv2d_16x3x3x3_Custom",
	"S6_Conv2d_16x3x3x1_Relu",
	"S9_Conv2d_16x1x1x16",
	"S10_MatAdd_128x160x16",
	"S13_Conv2d_64x1x1x16_Relu",
	"S16_Conv2d_64x3x3x1_Relu",
	"S19_Conv2d_24x1x1x64",
	"S22_Conv2d_72x1x1x24_Relu",
	"S25_Conv2d_72x3x3x1_Relu",
	"S28_Conv2d_24x1x1x72",
	"S29_MatAdd_64x80x24",
	"S32_Conv2d_72x1x1x24_Relu",
	"S35_Conv2d_72x5x5x1_Relu",
	"S36_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool_trans",
	"S37_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool",
	"S41_Conv2d_24x1x1x72_Relu",
	"S44_Conv2d_72x1x1x24_Hsigmoid",
	"S45_Op_expr_16",
	"S48_Conv2d_40x1x1x72",
	"S51_Conv2d_120x1x1x40_Relu",
	"S54_Conv2d_120x5x5x1_Relu",
	"S55_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool_trans",
	"S56_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool",
	"S60_Conv2d_32x1x1x120_Relu",
	"S63_Conv2d_120x1x1x32_Hsigmoid",
	"S64_Op_expr_17",
	"S67_Conv2d_40x1x1x120",
	"S68_MatAdd_32x40x40",
	"S71_Conv2d_120x1x1x40_Relu",
	"S74_Conv2d_120x5x5x1_Relu",
	"S75_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool_trans",
	"S76_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool",
	"S80_Conv2d_32x1x1x120_Relu",
	"S83_Conv2d_120x1x1x32_Hsigmoid",
	"S84_Op_expr_18",
	"S87_Conv2d_40x1x1x120",
	"S88_MatAdd_32x40x40",
	"S91_Conv2d_240x1x1x40_Custom",
	"S94_Conv2d_240x3x3x1_Custom",
	"S97_Conv2d_80x1x1x240",
	"S98_Op__backbone_features_0_features_0_8_block_block_0_block_0_0_Conv_fusion_qin0",
	"S101_Conv2d_200x1x1x80_Custom",
	"S104_Conv2d_200x3x3x1_Custom",
	"S107_Conv2d_80x1x1x200",
	"S108_MatAdd_16x20x80",
	"S111_Conv2d_184x1x1x80_Custom",
	"S114_Conv2d_184x3x3x1_Custom",
	"S117_Conv2d_80x1x1x184",
	"S118_MatAdd_16x20x80",
	"S121_Conv2d_184x1x1x80_Custom",
	"S124_Conv2d_184x3x3x1_Custom",
	"S127_Conv2d_80x1x1x184",
	"S128_MatAdd_16x20x80",
	"S131_Conv2d_480x1x1x80_Custom",
	"S134_Conv2d_480x3x3x1_Custom",
	"S135_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool_trans",
	"S136_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool",
	"S140_Conv2d_120x1x1x480_Relu",
	"S143_Conv2d_480x1x1x120_Hsigmoid",
	"S144_Op_expr_11",
	"S147_Conv2d_112x1x1x480",
	"S148_Op__backbone_features_0_features_0_12_block_block_0_block_0_0_Conv_fusion_qin0",
	"S151_Conv2d_672x1x1x112_Custom",
	"S154_Conv2d_672x3x3x1_Custom",
	"S155_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool_trans",
	"S156_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool",
	"S160_Conv2d_168x1x1x672_Relu",
	"S163_Conv2d_672x1x1x168_Hsigmoid",
	"S164_Op_expr_14",
	"S167_Conv2d_112x1x1x672",
	"S168_MatAdd_16x20x112",
	"S171_Conv2d_672x1x1x112_Custom",
	"S174_Conv2d_672x5x5x1_Custom",
	"S175_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool_trans",
	"S176_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool",
	"S180_Conv2d_168x1x1x672_Relu",
	"S183_Conv2d_672x1x1x168_Hsigmoid",
	"S184_Op_expr_26",
	"S187_Conv2d_80x1x1x672",
	"S188_Op__backbone_features_1_features_1_1_block_block_0_block_0_0_Conv_fusion_qin0",
	"S191_Conv2d_480x1x1x80_Custom",
	"S194_Conv2d_480x5x5x1_Custom",
	"S195_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool_trans",
	"S196_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool",
	"S200_Conv2d_120x1x1x480_Relu",
	"S203_Conv2d_480x1x1x120_Hsigmoid",
	"S204_Op_expr_29",
	"S207_Conv2d_80x1x1x480",
	"S208_MatAdd_8x10x80",
	"S211_Conv2d_480x1x1x80_Custom",
	"S214_Conv2d_480x5x5x1_Custom",
	"S215_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool_trans",
	"S216_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool",
	"S220_Conv2d_120x1x1x480_Relu",
	"S223_Conv2d_480x1x1x120_Hsigmoid",
	"S224_Op_expr_32",
	"S227_Conv2d_80x1x1x480",
	"S228_MatAdd_8x10x80",
	"S231_Conv2d_480x1x1x80_Custom",
	"S234_Conv2d_256x1x1x480_Relu6",
	"S237_Conv2d_256x3x3x1_Relu6",
	"S240_Conv2d_512x1x1x256_Relu6",
	"S243_Conv2d_128x1x1x512_Relu6",
	"S246_Conv2d_128x3x3x1_Relu6",
	"S249_Conv2d_256x1x1x128_Relu6",
	"S252_Conv2d_128x1x1x256_Relu6",
	"S255_Conv2d_128x3x3x1_Relu6",
	"S258_Conv2d_256x1x1x128_Relu6",
	"S261_Conv2d_64x1x1x256_Relu6",
	"S264_Conv2d_64x3x3x1_Relu6",
	"S267_Conv2d_128x1x1x64_Relu6",
	"S291_Conv2d_128x3x3x1_Relu6",
	"S325_Conv2d_24x1x1x128",
	"S347_Conv2d_128x3x3x1_Relu6",
	"S361_Conv2d_186x1x1x128",
	"S332_Conv2d_256x3x3x1_Relu6",
	"S333_Conv2d_24x1x1x256",
	"S345_Conv2d_256x3x3x1_Relu6",
	"S358_Conv2d_186x1x1x256",
	"S285_Conv2d_256x3x3x1_Relu6",
	"S321_Conv2d_24x1x1x256",
	"S343_Conv2d_256x3x3x1_Relu6",
	"S355_Conv2d_186x1x1x256",
	"S281_Conv2d_512x3x3x1_Relu6",
	"S318_Conv2d_24x1x1x512",
	"S330_Conv2d_512x3x3x1_Relu6",
	"S352_Conv2d_186x1x1x512",
	"S277_Conv2d_480x3x3x1_Relu6",
	"S315_Conv2d_24x1x1x480",
	"S328_Conv2d_480x3x3x1_Relu6",
	"S349_Conv2d_186x1x1x480",
	"S270_Conv2d_672x3x3x1_Relu6",
	"S273_Conv2d_24x1x1x672",
	"S336_Op_expr_2",
	"S337_Op__Split",
	"S373_Op_expr_0",
	"S367_Op_expr_1",
	"S311_Conv2d_672x3x3x1_Relu6",
	"S312_Conv2d_186x1x1x672",
	"S364_SoftMax",
	"IO_Wait",
};
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int Mobv3SSDLiteCNN(
		signed char * __restrict__ Input_1,
		signed char * __restrict__ Output_1,
		signed char * __restrict__ Output_2,
		signed char * __restrict__ Output_3,
		signed char * __restrict__ Output_4,
		signed short * __restrict__ Output_5)

{
	unsigned int Start_IO;
	AT_GraphPerf_CNN_Total = gap_cl_readhwtimer() - AT_GraphPerf_CNN_Total;
	AT_DEFAULTRAM_CL_EVENT _UchanHR0, *UchanHR0 = &_UchanHR0;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR3, *UchanHR3 = &_UchanHR3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR4, *UchanHR4 = &_UchanHR4;
	AT_DEFAULTRAM_CL_EVENT _UchanHR5, *UchanHR5 = &_UchanHR5;
	AT_DEFAULTRAM_CL_EVENT _UchanHR6, *UchanHR6 = &_UchanHR6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR7, *UchanHR7 = &_UchanHR7;
	AT_DEFAULTRAM_CL_EVENT _UchanHR8, *UchanHR8 = &_UchanHR8;
	AT_DEFAULTRAM_CL_EVENT _UchanHR9, *UchanHR9 = &_UchanHR9;
	AT_DEFAULTRAM_CL_EVENT _UchanHR10, *UchanHR10 = &_UchanHR10;
	AT_DEFAULTRAM_CL_EVENT _UchanHR11, *UchanHR11 = &_UchanHR11;
	AT_DEFAULTRAM_CL_EVENT _UchanHR12, *UchanHR12 = &_UchanHR12;
	AT_DEFAULTRAM_CL_EVENT _UchanHR13, *UchanHR13 = &_UchanHR13;
	AT_DEFAULTRAM_CL_EVENT _UchanHR14, *UchanHR14 = &_UchanHR14;
	AT_DEFAULTRAM_CL_EVENT _UchanHR15, *UchanHR15 = &_UchanHR15;
	AT_DEFAULTRAM_CL_EVENT _UchanHR16, *UchanHR16 = &_UchanHR16;
	AT_DEFAULTRAM_CL_EVENT _UchanHR17, *UchanHR17 = &_UchanHR17;
	AT_DEFAULTRAM_CL_EVENT _UchanHR18, *UchanHR18 = &_UchanHR18;
	AT_DEFAULTRAM_CL_EVENT _UchanHR19, *UchanHR19 = &_UchanHR19;
	AT_DEFAULTRAM_CL_EVENT _UchanHR20, *UchanHR20 = &_UchanHR20;
	//printf("quindi \n");
	/* Moving _backbone_features_0_features_0_0_features_0_0_0_conv_weights (1/1), size 432 from DefaultRam at 2690296 to (size 432) L2 at 47760 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2690296), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25600), 432, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1387 (1/1), size 64 from DefaultRam at 2713448 to (size 64) L2 at 48192 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713448), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26032), 64, 0, UchanHR1);
	/* Moving S3_Mul_shift (1/1), size 16 from DefaultRam at 2714952 to (size 16) L2 at 48320 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26160), 16, 0, UchanHR2);
	/* Moving S3_Infos (1/1), size 13 from DefaultRam at 2714968 to (size 13) L2 at 48336 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26176), 13, 0, UchanHR3);
	/* Moving Constant_onnx__conv_1390 (1/1), size 64 from DefaultRam at 2713512 to (size 64) L2 at 48256 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26096), 64, 0, UchanHR4);
	/* Moving S6_Mul_scale (1/1), size 16 from DefaultRam at 2714984 to (size 16) L2 at 48352 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26192), 16, 0, UchanHR5);
	/* Moving S6_Mul_shift (1/1), size 16 from DefaultRam at 2715000 to (size 16) L2 at 48368 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26208), 16, 0, UchanHR6);
	/* Moving S6_Infos (1/1), size 13 from DefaultRam at 2715016 to (size 13) L2 at 48384 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715016), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26224), 13, 0, UchanHR7);
	/* Moving _backbone_features_0_features_0_1_block_block_1_block_1_0_conv_weights (1/1), size 256 from DefaultRam at 2694408 to (size 256) L2 at 68752 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46592), 256, 0, UchanHR8);
	/* Moving Constant_onnx__conv_1393 (1/1), size 64 from DefaultRam at 2713576 to (size 64) L2 at 69008 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46848), 64, 0, UchanHR9);
	/* Moving S9_Mul_scale (1/1), size 16 from DefaultRam at 2715032 to (size 16) L2 at 69072 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46912), 16, 0, UchanHR10);
	/* Moving S9_Mul_shift (1/1), size 16 from DefaultRam at 2715048 to (size 16) L2 at 69088 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715048), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46928), 16, 0, UchanHR11);
	/* Moving S9_Infos (1/1), size 13 from DefaultRam at 2715064 to (size 13) L2 at 69104 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715064), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46944), 13, 0, UchanHR12);
	/* Moving S10_Infos (1/1), size 13 from DefaultRam at 2715080 to (size 13) L2 at 71352 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49192), 13, 0, UchanHR13);
	/* Moving _backbone_features_0_features_0_2_block_block_0_block_0_0_conv_weights (1/1), size 1024 from DefaultRam at 2632864 to (size 1024) L2 at 69944 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2632864), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47784), 1024, 0, UchanHR14);
	/* Moving Constant_onnx__conv_1396 (1/1), size 256 from DefaultRam at 2694664 to (size 256) L2 at 70968 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694664), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 48808), 256, 0, UchanHR15);
	/* Moving S13_Mul_scale (1/1), size 64 from DefaultRam at 2713640 to (size 64) L2 at 71224 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713640), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49064), 64, 0, UchanHR16);
	/* Moving S13_Mul_shift (1/1), size 64 from DefaultRam at 2713704 to (size 64) L2 at 71288 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49128), 64, 0, UchanHR17);
	/* Moving S13_Infos (1/1), size 13 from DefaultRam at 2715096 to (size 13) L2 at 71368 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715096), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49208), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	//printf("la ram \n");
	/* Waiting completion of transfer of _backbone_features_0_features_0_0_features_0_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1387 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S3_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S3_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	//printf("ma qua ? \n");
	AT_GraphPerf[0] = gap_cl_readhwtimer();
	AT_GraphPerf[140] = 0;
	// S3_Conv2d_16x3x3x3_Custom(
	// 	((signed char * __restrict__) Input_1), /* In */
	// 	((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* Filter */
	// 	((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26032)), /* Bias */
	// 	((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+655360)), /* Out */
	// 	((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+480)), /* Scale */
	// 	((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26160)), /* ScaleN */
	// 	((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26176)) /* Infos */
	// );
	//printf("uno ? \n");
	AT_GraphPerf[0] = gap_cl_readhwtimer() - AT_GraphPerf[0];
	/* Moving _backbone_features_0_features_0_2_block_block_2_block_2_0_conv_weights (1/1), size 1536 from DefaultRam at 2626720 to (size 1536) L2 at 179024 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2626720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 156864), 1536, 0, UchanHR0);
	/* Moving S19_Mul_scale (1/1), size 24 from DefaultRam at 2714520 to (size 24) L2 at 176784 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 154624), 24, 0, UchanHR1);
	/* Moving S19_Mul_shift (1/1), size 24 from DefaultRam at 2714544 to (size 24) L2 at 176808 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714544), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 154648), 24, 0, UchanHR2);
	/* Moving S19_Infos (1/1), size 13 from DefaultRam at 2715128 to (size 13) L2 at 176832 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715128), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 154672), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1390 using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S6_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S6_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S6_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[1] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[1] - Start_IO;
	S6_Conv2d_16x3x3x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+655360)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+0)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26096)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26192)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26208)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26224)) /* Infos */
	);
	//printf("2 ? \n");
	AT_GraphPerf[1] = gap_cl_readhwtimer() - AT_GraphPerf[1];
	/* Moving _backbone_features_0_features_0_3_block_block_0_block_0_0_conv_weights (1/1), size 1728 from DefaultRam at 2614768 to (size 1728) L2 at 177296 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2614768), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 155136), 1728, 0, UchanHR4);
	/* Moving Constant_onnx__conv_1405 (1/1), size 288 from DefaultRam at 2692968 to (size 288) L2 at 180560 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 158400), 288, 0, UchanHR5);
	/* Moving S22_Infos (1/1), size 13 from DefaultRam at 2715144 to (size 13) L2 at 180848 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715144), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 158688), 13, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_1_block_block_1_block_1_0_conv_weights using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of Constant_onnx__conv_1393 using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S9_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S9_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S9_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[2] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[2] - Start_IO;
	S9_Conv2d_16x1x1x16(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46592)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46848)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+327680)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46912)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46928)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46944)) /* Infos */
	);
	//printf("3 ? \n");
	AT_GraphPerf[2] = gap_cl_readhwtimer() - AT_GraphPerf[2];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S10_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[3] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[3] - Start_IO;
	S10_MatAdd_128x160x16(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+655360)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+327680)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+1310720)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49192)) /* Infos */
	);
	//printf("4 ? \n");
	AT_GraphPerf[3] = gap_cl_readhwtimer() - AT_GraphPerf[3];
	/* Moving _backbone_features_0_features_0_2_block_block_1_block_1_0_conv_weights (1/1), size 576 from DefaultRam at 2665752 to (size 576) L2 at 66960 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2665752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 44800), 576, 0, UchanHR7);
	/* Moving Constant_onnx__conv_1399 (1/1), size 256 from DefaultRam at 2694920 to (size 256) L2 at 67536 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2694920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 45376), 256, 0, UchanHR8);
	/* Moving S16_Mul_scale (1/1), size 64 from DefaultRam at 2713768 to (size 64) L2 at 67792 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713768), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 45632), 64, 0, UchanHR9);
	/* Moving S16_Mul_shift (1/1), size 64 from DefaultRam at 2713832 to (size 64) L2 at 67856 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 45696), 64, 0, UchanHR10);
	/* Moving S16_Infos (1/1), size 13 from DefaultRam at 2715112 to (size 13) L2 at 67920 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715112), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 45760), 13, 0, UchanHR11);
	/* Moving _backbone_features_0_features_0_3_block_block_2_block_2_0_conv_weights (1/1), size 1728 from DefaultRam at 2616496 to (size 1728) L2 at 188048 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2616496), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 165888), 1728, 0, UchanHR12);
	/* Moving S28_Mul_scale (1/1), size 24 from DefaultRam at 2714568 to (size 24) L2 at 189776 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714568), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 167616), 24, 0, UchanHR13);
	/* Moving S28_Mul_shift (1/1), size 24 from DefaultRam at 2714592 to (size 24) L2 at 189800 using event 19 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 167640), 24, 0, UchanHR19);
	/* Moving S28_Infos (1/1), size 13 from DefaultRam at 2715176 to (size 13) L2 at 189824 using event 20 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715176), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 167664), 13, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_2_block_block_0_block_0_0_conv_weights using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of Constant_onnx__conv_1396 using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S13_Mul_scale using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S13_Mul_shift using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S13_Infos using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	AT_GraphPerf[4] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[4] - Start_IO;
	S13_Conv2d_64x1x1x16_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+1310720)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47784)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48808)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49064)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49128)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49208)) /* Infos */
	);
	//printf("5 ? \n");
	AT_GraphPerf[4] = gap_cl_readhwtimer() - AT_GraphPerf[4];
	/* Moving S29_Infos (1/1), size 13 from DefaultRam at 2715192 to (size 13) L2 at 189840 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 167680), 13, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_2_block_block_1_block_1_0_conv_weights using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of Constant_onnx__conv_1399 using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S16_Mul_scale using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S16_Mul_shift using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S16_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[5] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[5] - Start_IO;
	S16_Conv2d_64x3x3x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+45376)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+1310720)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+45632)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+45696)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+45760)) /* Infos */
	);
	//printf("6 ? \n");
	AT_GraphPerf[5] = gap_cl_readhwtimer() - AT_GraphPerf[5];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_2_block_block_2_block_2_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S19_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S19_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S19_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[6] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[6] - Start_IO;
	S19_Conv2d_24x1x1x64(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+1310720)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156864)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+144)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+154624)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+154648)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+154672)) /* Infos */
	);
	AT_GraphPerf[6] = gap_cl_readhwtimer() - AT_GraphPerf[6];
	/* Moving _backbone_features_0_features_0_3_block_block_1_block_1_0_conv_weights (1/1), size 648 from DefaultRam at 2665104 to (size 648) L2 at 179024 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2665104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 156864), 648, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1408 (1/1), size 288 from DefaultRam at 2693256 to (size 288) L2 at 179672 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2693256), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 157512), 288, 0, UchanHR1);
	/* Moving S25_Mul_scale (1/1), size 72 from DefaultRam at 2712872 to (size 72) L2 at 179960 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712872), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 157800), 72, 0, UchanHR2);
	/* Moving S25_Mul_shift (1/1), size 72 from DefaultRam at 2712944 to (size 72) L2 at 180032 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 157872), 72, 0, UchanHR3);
	/* Moving S25_Infos (1/1), size 13 from DefaultRam at 2715160 to (size 13) L2 at 180104 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 157944), 13, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_3_block_block_0_block_0_0_conv_weights using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of Constant_onnx__conv_1405 using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S22_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[7] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[7] - Start_IO;
	S22_Conv2d_72x1x1x24_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+155136)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+158400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+336)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+408)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+158688)) /* Infos */
	);
	AT_GraphPerf[7] = gap_cl_readhwtimer() - AT_GraphPerf[7];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_3_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1408 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S25_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S25_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S25_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[8] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[8] - Start_IO;
	S25_Conv2d_72x3x3x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156864)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+157512)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+368640)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+157800)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+157872)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+157944)) /* Infos */
	);
	AT_GraphPerf[8] = gap_cl_readhwtimer() - AT_GraphPerf[8];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_3_block_block_2_block_2_0_conv_weights using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S28_Mul_scale using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S28_Mul_shift using event 19 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR19);
	/* Waiting completion of transfer of S28_Infos using event 20 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR20);
	AT_GraphPerf[9] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[9] - Start_IO;
	S28_Conv2d_24x1x1x72(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+368640)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+165888)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+240)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+167616)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+167640)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+167664)) /* Infos */
	);
	AT_GraphPerf[9] = gap_cl_readhwtimer() - AT_GraphPerf[9];
	/* Moving _backbone_features_0_features_0_4_block_block_0_block_0_0_conv_weights (1/1), size 1728 from DefaultRam at 2618224 to (size 1728) L2 at 176896 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2618224), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 154736), 1728, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1414 (1/1), size 288 from DefaultRam at 2693544 to (size 288) L2 at 178624 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2693544), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 156464), 288, 0, UchanHR1);
	/* Moving S32_Mul_scale (1/1), size 72 from DefaultRam at 2713016 to (size 72) L2 at 178912 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713016), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 156752), 72, 0, UchanHR2);
	/* Moving S32_Mul_shift (1/1), size 72 from DefaultRam at 2713088 to (size 72) L2 at 178984 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 156824), 72, 0, UchanHR3);
	/* Moving S32_Infos (1/1), size 13 from DefaultRam at 2715208 to (size 13) L2 at 179056 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715208), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 156896), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S29_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[10] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[10] - Start_IO;
	S29_MatAdd_64x80x24(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+122880)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+167680)) /* Infos */
	);
	AT_GraphPerf[10] = gap_cl_readhwtimer() - AT_GraphPerf[10];
	/* Moving _backbone_features_0_features_0_4_block_block_1_block_1_0_conv_weights (1/1), size 1800 from DefaultRam at 2611168 to (size 1800) L2 at 136080 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2611168), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 113920), 1800, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1417 (1/1), size 288 from DefaultRam at 2693832 to (size 288) L2 at 137880 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2693832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 115720), 288, 0, UchanHR6);
	/* Moving S35_Mul_scale (1/1), size 72 from DefaultRam at 2713160 to (size 72) L2 at 138168 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116008), 72, 0, UchanHR7);
	/* Moving S35_Mul_shift (1/1), size 72 from DefaultRam at 2713232 to (size 72) L2 at 138240 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116080), 72, 0, UchanHR8);
	/* Moving S35_Infos (1/1), size 13 from DefaultRam at 2715224 to (size 13) L2 at 138312 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715224), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116152), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_4_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1414 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S32_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S32_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S32_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[11] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[11] - Start_IO;
	S32_Conv2d_72x1x1x24_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+154736)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156464)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156752)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156824)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156896)) /* Infos */
	);
	AT_GraphPerf[11] = gap_cl_readhwtimer() - AT_GraphPerf[11];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_4_block_block_1_block_1_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1417 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S35_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S35_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S35_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[12] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[12] - Start_IO;
	S35_Conv2d_72x5x5x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+113920)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+115720)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21760)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116008)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116080)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116152)) /* Infos */
	);
	
	AT_GraphPerf[12] = gap_cl_readhwtimer() - AT_GraphPerf[12];
	/* Moving S37_Infos (1/1), size 13 from DefaultRam at 2715240 to (size 13) L2 at 22160 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 13, 0, UchanHR0);
	/* Moving Constant_model_backbone_features_0_4_block_2_fc1_bias (1/1), size 96 from DefaultRam at 2711080 to (size 96) L2 at 23984 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1824), 96, 0, UchanHR1);
	/* Moving S41_Mul_scale (1/1), size 24 from DefaultRam at 2714616 to (size 24) L2 at 24080 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714616), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1920), 24, 0, UchanHR2);
	/* Moving S41_Mul_shift (1/1), size 24 from DefaultRam at 2714640 to (size 24) L2 at 24104 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714640), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1944), 24, 0, UchanHR3);
	/* Moving S41_Infos (1/1), size 13 from DefaultRam at 2715256 to (size 13) L2 at 24128 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715256), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1968), 13, 0, UchanHR4);
	/* Moving S44_Mul_scale (1/1), size 72 from DefaultRam at 2713304 to (size 72) L2 at 24200 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713304), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2040), 72, 0, UchanHR5);
	/* Moving S44_Mul_shift (1/1), size 72 from DefaultRam at 2713376 to (size 72) L2 at 24272 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713376), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2112), 72, 0, UchanHR6);
	/* Moving S44_Infos (1/1), size 13 from DefaultRam at 2715272 to (size 13) L2 at 24344 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2184), 13, 0, UchanHR7);
	AT_GraphPerf[13] = gap_cl_readhwtimer();
	S36_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21760)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)) /* Out */
	);
	AT_GraphPerf[13] = gap_cl_readhwtimer() - AT_GraphPerf[13];
	/* Moving _backbone_features_0_features_0_5_block_block_0_block_0_0_conv_weights (1/1), size 4800 from DefaultRam at 2462656 to (size 4800) L2 at 184720 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2462656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 162560), 4800, 0, UchanHR8);
	/* Moving Constant_onnx__conv_1423 (1/1), size 480 from DefaultRam at 2673560 to (size 480) L2 at 192520 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2673560), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 170360), 480, 0, UchanHR9);
	/* Moving S51_Mul_scale (1/1), size 120 from DefaultRam at 2708472 to (size 120) L2 at 193480 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171320), 120, 0, UchanHR10);
	/* Moving S51_Mul_shift (1/1), size 120 from DefaultRam at 2708592 to (size 120) L2 at 193600 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171440), 120, 0, UchanHR11);
	/* Moving S51_Infos (1/1), size 13 from DefaultRam at 2715304 to (size 13) L2 at 193960 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715304), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171800), 13, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S37_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[14] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[14] - Start_IO;
	S37_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+24)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Infos */
	);
	AT_GraphPerf[14] = gap_cl_readhwtimer() - AT_GraphPerf[14];
	/* Moving _backbone_features_0_features_0_4_block_block_3_block_3_0_conv_weights (1/1), size 2880 from DefaultRam at 2528464 to (size 2880) L2 at 136080 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2528464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 113920), 2880, 0, UchanHR0);
	/* Moving S48_Mul_scale (1/1), size 40 from DefaultRam at 2714152 to (size 40) L2 at 139120 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116960), 40, 0, UchanHR13);
	/* Moving S48_Mul_shift (1/1), size 40 from DefaultRam at 2714192 to (size 40) L2 at 139160 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117000), 40, 0, UchanHR14);
	/* Moving S48_Infos (1/1), size 13 from DefaultRam at 2715288 to (size 13) L2 at 139200 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715288), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117040), 13, 0, UchanHR15);
	/* Moving _backbone_features_0_features_0_5_block_block_1_block_1_0_conv_weights (1/1), size 3000 from DefaultRam at 2522464 to (size 3000) L2 at 189520 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2522464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 167360), 3000, 0, UchanHR16);
	/* Moving Constant_onnx__conv_1426 (1/1), size 480 from DefaultRam at 2674040 to (size 480) L2 at 193000 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2674040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 170840), 480, 0, UchanHR17);
	/* Moving S54_Mul_scale (1/1), size 120 from DefaultRam at 2708712 to (size 120) L2 at 193720 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171560), 120, 0, UchanHR18);
	/* Moving S54_Mul_shift (1/1), size 120 from DefaultRam at 2708832 to (size 120) L2 at 193840 using event 19 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171680), 120, 0, UchanHR19);
	/* Moving S54_Infos (1/1), size 13 from DefaultRam at 2715320 to (size 13) L2 at 193976 using event 20 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171816), 13, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_4_block_2_fc1_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S41_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S41_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S41_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[15] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[15] - Start_IO;
	S41_Conv2d_24x1x1x72_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+24)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2619952)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1824)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1920)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1944)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1968)) /* Infos */
	);
	AT_GraphPerf[15] = gap_cl_readhwtimer() - AT_GraphPerf[15];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S44_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S44_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S44_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[16] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[16] - Start_IO;
	S44_Conv2d_72x1x1x24_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2621680)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2694120)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2040)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2112)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2184)) /* Infos */
	);
	AT_GraphPerf[16] = gap_cl_readhwtimer() - AT_GraphPerf[16];
	/* Moving S56_Infos (1/1), size 13 from DefaultRam at 2715336 to (size 13) L2 at 199520 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715336), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 177360), 13, 0, UchanHR1);
	AT_GraphPerf[17] = gap_cl_readhwtimer();
	S45_Op_expr_16(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21760)), /* expr_16_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* expr_16_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)) /* expr_16_out_0 */
	);
	AT_GraphPerf[17] = gap_cl_readhwtimer() - AT_GraphPerf[17];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_4_block_block_3_block_3_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S48_Mul_scale using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S48_Mul_shift using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S48_Infos using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	AT_GraphPerf[18] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[18] - Start_IO;
	S48_Conv2d_40x1x1x72(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+113920)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+22000)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+92160)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116960)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117040)) /* Infos */
	);
	AT_GraphPerf[18] = gap_cl_readhwtimer() - AT_GraphPerf[18];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_5_block_block_0_block_0_0_conv_weights using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of Constant_onnx__conv_1423 using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S51_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S51_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S51_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[19] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[19] - Start_IO;
	S51_Conv2d_120x1x1x40_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+92160)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+162560)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+170360)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171320)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171440)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171800)) /* Infos */
	);
	AT_GraphPerf[19] = gap_cl_readhwtimer() - AT_GraphPerf[19];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_5_block_block_1_block_1_0_conv_weights using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of Constant_onnx__conv_1426 using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S54_Mul_scale using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	/* Waiting completion of transfer of S54_Mul_shift using event 19 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR19);
	/* Waiting completion of transfer of S54_Infos using event 20 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR20);
	AT_GraphPerf[20] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[20] - Start_IO;
	S54_Conv2d_120x5x5x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+167360)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+170840)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+143360)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171560)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171680)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171816)) /* Infos */
	);
	AT_GraphPerf[20] = gap_cl_readhwtimer() - AT_GraphPerf[20];
	/* Moving Constant_onnx__conv_1429 (1/1), size 160 from DefaultRam at 2706104 to (size 160) L2 at 201160 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 179000), 160, 0, UchanHR0);
	/* Moving S67_Mul_scale (1/1), size 40 from DefaultRam at 2714232 to (size 40) L2 at 201320 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 179160), 40, 0, UchanHR2);
	/* Moving S67_Mul_shift (1/1), size 40 from DefaultRam at 2714272 to (size 40) L2 at 201360 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 179200), 40, 0, UchanHR3);
	/* Moving S67_Infos (1/1), size 13 from DefaultRam at 2715384 to (size 13) L2 at 201400 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715384), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 179240), 13, 0, UchanHR4);
	AT_GraphPerf[21] = gap_cl_readhwtimer();
	S55_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+143360)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23760)) /* Out */
	);
	AT_GraphPerf[21] = gap_cl_readhwtimer() - AT_GraphPerf[21];
	/* Moving Constant_model_backbone_features_0_5_block_2_fc1_bias (1/1), size 128 from DefaultRam at 2706424 to (size 128) L2 at 26632 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4472), 128, 0, UchanHR5);
	/* Moving S60_Mul_scale (1/1), size 32 from DefaultRam at 2714392 to (size 32) L2 at 27000 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4840), 32, 0, UchanHR6);
	/* Moving S60_Mul_shift (1/1), size 32 from DefaultRam at 2714424 to (size 32) L2 at 27032 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4872), 32, 0, UchanHR7);
	/* Moving S60_Infos (1/1), size 13 from DefaultRam at 2715352 to (size 13) L2 at 27064 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715352), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4904), 13, 0, UchanHR8);
	/* Moving Constant_model_backbone_features_0_5_block_2_fc2_bias (1/1), size 480 from DefaultRam at 2674520 to (size 480) L2 at 26152 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2674520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3992), 480, 0, UchanHR9);
	/* Moving S63_Mul_scale (1/1), size 120 from DefaultRam at 2708952 to (size 120) L2 at 26760 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4600), 120, 0, UchanHR10);
	/* Moving S63_Mul_shift (1/1), size 120 from DefaultRam at 2709072 to (size 120) L2 at 26880 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4720), 120, 0, UchanHR11);
	/* Moving S63_Infos (1/1), size 13 from DefaultRam at 2715368 to (size 13) L2 at 27080 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4920), 13, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S56_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[22] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[22] - Start_IO;
	S56_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23760)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+32)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+177360)) /* Infos */
	);
	AT_GraphPerf[22] = gap_cl_readhwtimer() - AT_GraphPerf[22];
	/* Moving _backbone_features_0_features_0_5_block_block_3_block_3_0_conv_weights (1/1), size 4800 from DefaultRam at 2467456 to (size 4800) L2 at 196360 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2467456), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 174200), 4800, 0, UchanHR1);
	/* Moving _backbone_features_0_features_0_6_block_block_0_block_0_0_conv_weights (1/1), size 4800 from DefaultRam at 2472256 to (size 4800) L2 at 226960 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2472256), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 204800), 4800, 0, UchanHR13);
	/* Moving Constant_onnx__conv_1432 (1/1), size 480 from DefaultRam at 2675000 to (size 480) L2 at 231760 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2675000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 209600), 480, 0, UchanHR14);
	/* Moving S71_Mul_scale (1/1), size 120 from DefaultRam at 2709192 to (size 120) L2 at 232240 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 210080), 120, 0, UchanHR15);
	/* Moving S71_Mul_shift (1/1), size 120 from DefaultRam at 2709312 to (size 120) L2 at 232360 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 210200), 120, 0, UchanHR16);
	/* Moving S71_Infos (1/1), size 13 from DefaultRam at 2715416 to (size 13) L2 at 232480 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715416), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 210320), 13, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_5_block_2_fc1_bias using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S60_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S60_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S60_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[23] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[23] - Start_IO;
	S60_Conv2d_32x1x1x120_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+32)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2504032)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4472)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4840)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4872)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4904)) /* Infos */
	);
	AT_GraphPerf[23] = gap_cl_readhwtimer() - AT_GraphPerf[23];
	/* Moving _backbone_features_0_features_0_6_block_block_1_block_1_0_conv_weights (1/1), size 3000 from DefaultRam at 2525464 to (size 3000) L2 at 236560 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2525464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 214400), 3000, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1435 (1/1), size 480 from DefaultRam at 2675480 to (size 480) L2 at 239560 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2675480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 217400), 480, 0, UchanHR6);
	/* Moving S74_Mul_scale (1/1), size 120 from DefaultRam at 2709432 to (size 120) L2 at 240040 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 217880), 120, 0, UchanHR7);
	/* Moving S74_Mul_shift (1/1), size 120 from DefaultRam at 2709552 to (size 120) L2 at 240160 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 218000), 120, 0, UchanHR8);
	/* Moving S74_Infos (1/1), size 13 from DefaultRam at 2715432 to (size 13) L2 at 240280 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 218120), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_5_block_2_fc2_bias using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S63_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S63_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S63_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[24] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[24] - Start_IO;
	S63_Conv2d_120x1x1x32_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2507872)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3992)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+174080)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4600)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4720)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4920)) /* Infos */
	);
	AT_GraphPerf[24] = gap_cl_readhwtimer() - AT_GraphPerf[24];
	AT_GraphPerf[25] = gap_cl_readhwtimer();
	S64_Op_expr_17(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+143360)), /* expr_17_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+174080)), /* expr_17_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* expr_17_out_0 */
	);
	AT_GraphPerf[25] = gap_cl_readhwtimer() - AT_GraphPerf[25];
	/* Moving S68_Infos (1/1), size 13 from DefaultRam at 2715400 to (size 13) L2 at 184720 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 162560), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_5_block_block_3_block_3_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1429 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S67_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S67_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S67_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[26] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[26] - Start_IO;
	S67_Conv2d_40x1x1x120(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+174200)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+179000)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+179160)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+179200)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+179240)) /* Infos */
	);
	AT_GraphPerf[26] = gap_cl_readhwtimer() - AT_GraphPerf[26];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S68_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[27] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[27] - Start_IO;
	S68_MatAdd_32x40x40(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+92160)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+162560)) /* Infos */
	);
	AT_GraphPerf[27] = gap_cl_readhwtimer() - AT_GraphPerf[27];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_6_block_block_0_block_0_0_conv_weights using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of Constant_onnx__conv_1432 using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S71_Mul_scale using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S71_Mul_shift using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S71_Infos using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	AT_GraphPerf[28] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[28] - Start_IO;
	S71_Conv2d_120x1x1x40_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+209600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+210080)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+210200)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+210320)) /* Infos */
	);
	AT_GraphPerf[28] = gap_cl_readhwtimer() - AT_GraphPerf[28];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_6_block_block_1_block_1_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1435 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S74_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S74_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S74_Infos using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	AT_GraphPerf[29] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[29] - Start_IO;
	S74_Conv2d_120x5x5x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+214400)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+217400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+217880)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+218000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+218120)) /* Infos */
	);
	AT_GraphPerf[29] = gap_cl_readhwtimer() - AT_GraphPerf[29];
	/* Moving S76_Infos (1/1), size 13 from DefaultRam at 2715448 to (size 13) L2 at 120880 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715448), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 98720), 13, 0, UchanHR0);
	/* Moving _backbone_features_0_features_0_6_block_block_3_block_3_0_conv_weights (1/1), size 4800 from DefaultRam at 2477056 to (size 4800) L2 at 151440 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2477056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 129280), 4800, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1438 (1/1), size 160 from DefaultRam at 2706264 to (size 160) L2 at 156240 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706264), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134080), 160, 0, UchanHR2);
	/* Moving S87_Mul_scale (1/1), size 40 from DefaultRam at 2714312 to (size 40) L2 at 156400 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134240), 40, 0, UchanHR3);
	/* Moving S87_Mul_shift (1/1), size 40 from DefaultRam at 2714352 to (size 40) L2 at 156440 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714352), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134280), 40, 0, UchanHR4);
	/* Moving S87_Infos (1/1), size 13 from DefaultRam at 2715496 to (size 13) L2 at 156480 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715496), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134320), 13, 0, UchanHR5);
	AT_GraphPerf[30] = gap_cl_readhwtimer();
	S75_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+153600)) /* Out */
	);
	AT_GraphPerf[30] = gap_cl_readhwtimer() - AT_GraphPerf[30];
	/* Moving Constant_model_backbone_features_0_6_block_2_fc1_bias (1/1), size 128 from DefaultRam at 2706552 to (size 128) L2 at 114440 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92280), 128, 0, UchanHR6);
	/* Moving S80_Mul_scale (1/1), size 32 from DefaultRam at 2714456 to (size 32) L2 at 114568 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714456), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92408), 32, 0, UchanHR7);
	/* Moving S80_Mul_shift (1/1), size 32 from DefaultRam at 2714488 to (size 32) L2 at 114600 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92440), 32, 0, UchanHR8);
	/* Moving S80_Infos (1/1), size 13 from DefaultRam at 2715464 to (size 13) L2 at 114632 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92472), 13, 0, UchanHR9);
	/* Moving S88_Infos (1/1), size 13 from DefaultRam at 2715512 to (size 13) L2 at 186800 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 164640), 13, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S76_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[31] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[31] - Start_IO;
	S76_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+153600)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+98720)) /* Infos */
	);
	AT_GraphPerf[31] = gap_cl_readhwtimer() - AT_GraphPerf[31];
	/* Moving Constant_model_backbone_features_0_6_block_2_fc2_bias (1/1), size 480 from DefaultRam at 2675960 to (size 480) L2 at 77232 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2675960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55072), 480, 0, UchanHR0);
	/* Moving S83_Mul_scale (1/1), size 120 from DefaultRam at 2709672 to (size 120) L2 at 77712 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709672), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55552), 120, 0, UchanHR11);
	/* Moving S83_Mul_shift (1/1), size 120 from DefaultRam at 2709792 to (size 120) L2 at 77832 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55672), 120, 0, UchanHR12);
	/* Moving S83_Infos (1/1), size 13 from DefaultRam at 2715480 to (size 13) L2 at 77952 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55792), 13, 0, UchanHR13);
	/* Moving _backbone_features_0_features_0_7_block_block_0_block_0_0_conv_weights (1/1), size 9600 from DefaultRam at 2414432 to (size 9600) L2 at 175760 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2414432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 153600), 9600, 0, UchanHR14);
	/* Moving Constant_onnx__conv_1441 (1/1), size 960 from DefaultRam at 2642080 to (size 960) L2 at 185360 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2642080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 163200), 960, 0, UchanHR15);
	/* Moving S91_Mul_scale (1/1), size 240 from DefaultRam at 2699784 to (size 240) L2 at 186320 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699784), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 164160), 240, 0, UchanHR16);
	/* Moving S91_Mul_shift (1/1), size 240 from DefaultRam at 2700024 to (size 240) L2 at 186560 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 164400), 240, 0, UchanHR17);
	/* Moving S91_Infos (1/1), size 13 from DefaultRam at 2715528 to (size 13) L2 at 186816 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715528), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 164656), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_6_block_2_fc1_bias using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S80_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S80_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S80_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[32] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[32] - Start_IO;
	S80_Conv2d_32x1x1x120_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2511712)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92280)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92408)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92440)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92472)) /* Infos */
	);
	AT_GraphPerf[32] = gap_cl_readhwtimer() - AT_GraphPerf[32];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_6_block_2_fc2_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S83_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S83_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S83_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[33] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[33] - Start_IO;
	S83_Conv2d_120x1x1x32_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2515552)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55072)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55552)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55672)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55792)) /* Infos */
	);
	AT_GraphPerf[33] = gap_cl_readhwtimer() - AT_GraphPerf[33];
	AT_GraphPerf[34] = gap_cl_readhwtimer();
	S84_Op_expr_18(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* expr_18_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* expr_18_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+153600)) /* expr_18_out_0 */
	);
	AT_GraphPerf[34] = gap_cl_readhwtimer() - AT_GraphPerf[34];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_6_block_block_3_block_3_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1438 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S87_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S87_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S87_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[35] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[35] - Start_IO;
	S87_Conv2d_40x1x1x120(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+153600)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+129280)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134080)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134240)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134280)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134320)) /* Infos */
	);
	AT_GraphPerf[35] = gap_cl_readhwtimer() - AT_GraphPerf[35];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S88_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[36] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[36] - Start_IO;
	S88_MatAdd_32x40x40(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+102400)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+164640)) /* Infos */
	);
	AT_GraphPerf[36] = gap_cl_readhwtimer() - AT_GraphPerf[36];
	/* Moving _backbone_features_0_features_0_7_block_block_1_block_1_0_conv_weights (1/1), size 2160 from DefaultRam at 2579824 to (size 2160) L2 at 119440 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2579824), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 97280), 2160, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1444 (1/1), size 960 from DefaultRam at 2643040 to (size 960) L2 at 121600 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2643040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 99440), 960, 0, UchanHR1);
	/* Moving S94_Mul_scale (1/1), size 240 from DefaultRam at 2700264 to (size 240) L2 at 122560 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700264), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100400), 240, 0, UchanHR2);
	/* Moving S94_Mul_shift (1/1), size 240 from DefaultRam at 2700504 to (size 240) L2 at 122800 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100640), 240, 0, UchanHR3);
	/* Moving S94_Infos (1/1), size 13 from DefaultRam at 2715544 to (size 13) L2 at 123040 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715544), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100880), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_7_block_block_0_block_0_0_conv_weights using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of Constant_onnx__conv_1441 using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S91_Mul_scale using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S91_Mul_shift using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S91_Infos using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	AT_GraphPerf[37] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[37] - Start_IO;
	S91_Conv2d_240x1x1x40_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+102400)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+163200)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+164160)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+164400)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+164656)) /* Infos */
	);
	AT_GraphPerf[37] = gap_cl_readhwtimer() - AT_GraphPerf[37];
	/* Moving Constant_onnx__conv_1447 (1/1), size 320 from DefaultRam at 2690728 to (size 320) L2 at 164240 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2690728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 142080), 320, 0, UchanHR5);
	/* Moving S97_Mul_scale (1/1), size 80 from DefaultRam at 2711752 to (size 80) L2 at 164560 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 142400), 80, 0, UchanHR6);
	/* Moving S97_Mul_shift (1/1), size 80 from DefaultRam at 2711832 to (size 80) L2 at 164640 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 142480), 80, 0, UchanHR7);
	/* Moving S97_Infos (1/1), size 13 from DefaultRam at 2715560 to (size 13) L2 at 164720 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715560), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 142560), 13, 0, UchanHR8);
	/* Moving S98_Infos (1/1), size 8 from DefaultRam at 2716904 to (size 8) L2 at 164736 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 142576), 8, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_7_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1444 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S94_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S94_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S94_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[38] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[38] - Start_IO;
	S94_Conv2d_240x3x3x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+97280)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+99440)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100640)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100880)) /* Infos */
	);
	AT_GraphPerf[38] = gap_cl_readhwtimer() - AT_GraphPerf[38];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1447 using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S97_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S97_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S97_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[39] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[39] - Start_IO;
	S97_Conv2d_80x1x1x240(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+496)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+142080)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+97280)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+142400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+142480)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+142560)) /* Infos */
	);
	AT_GraphPerf[39] = gap_cl_readhwtimer() - AT_GraphPerf[39];
	/* Moving _backbone_features_0_features_0_8_block_block_0_block_0_0_conv_weights (1/1), size 16000 from DefaultRam at 2275744 to (size 16000) L2 at 47760 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2275744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25600), 16000, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1450 (1/1), size 800 from DefaultRam at 2644000 to (size 800) L2 at 63760 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2644000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 41600), 800, 0, UchanHR1);
	/* Moving S101_Mul_scale (1/1), size 200 from DefaultRam at 2700744 to (size 200) L2 at 64560 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 42400), 200, 0, UchanHR2);
	/* Moving S101_Mul_shift (1/1), size 200 from DefaultRam at 2700944 to (size 200) L2 at 64760 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2700944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 42600), 200, 0, UchanHR3);
	/* Moving S101_Infos (1/1), size 13 from DefaultRam at 2715576 to (size 13) L2 at 64960 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 42800), 13, 0, UchanHR4);
	/* Moving _backbone_features_0_features_0_8_block_block_1_block_1_0_conv_weights (1/1), size 1800 from DefaultRam at 2612968 to (size 1800) L2 at 86160 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2612968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 64000), 1800, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1453 (1/1), size 800 from DefaultRam at 2644800 to (size 800) L2 at 87960 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2644800), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 65800), 800, 0, UchanHR6);
	/* Moving S104_Mul_scale (1/1), size 200 from DefaultRam at 2701144 to (size 200) L2 at 88760 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701144), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 66600), 200, 0, UchanHR7);
	/* Moving S104_Mul_shift (1/1), size 200 from DefaultRam at 2701344 to (size 200) L2 at 88960 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 66800), 200, 0, UchanHR8);
	/* Moving S104_Infos (1/1), size 13 from DefaultRam at 2715592 to (size 13) L2 at 89160 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 67000), 13, 0, UchanHR10);
	/* Moving Constant_onnx__conv_1456 (1/1), size 320 from DefaultRam at 2691048 to (size 320) L2 at 111760 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2691048), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 89600), 320, 0, UchanHR11);
	/* Moving S107_Mul_scale (1/1), size 80 from DefaultRam at 2711912 to (size 80) L2 at 112080 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 89920), 80, 0, UchanHR12);
	/* Moving S107_Mul_shift (1/1), size 80 from DefaultRam at 2711992 to (size 80) L2 at 112160 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90000), 80, 0, UchanHR13);
	/* Moving S107_Infos (1/1), size 13 from DefaultRam at 2715608 to (size 13) L2 at 112240 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715608), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90080), 13, 0, UchanHR14);
	/* Moving S108_Infos (1/1), size 13 from DefaultRam at 2715624 to (size 13) L2 at 112864 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715624), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90704), 13, 0, UchanHR15);
	/* Moving S111_Mul_scale (1/1), size 184 from DefaultRam at 2703800 to (size 184) L2 at 112496 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703800), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90336), 184, 0, UchanHR16);
	/* Moving S111_Mul_shift (1/1), size 184 from DefaultRam at 2703984 to (size 184) L2 at 112680 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90520), 184, 0, UchanHR17);
	/* Moving S111_Infos (1/1), size 13 from DefaultRam at 2715640 to (size 13) L2 at 112880 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715640), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90720), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S98_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[40] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[40] - Start_IO;
	S98_Op__backbone_features_0_features_0_8_block_block_0_block_0_0_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+97280)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+142576)) /* Infos */
	);
	AT_GraphPerf[40] = gap_cl_readhwtimer() - AT_GraphPerf[40];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_8_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1450 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S101_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S101_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S101_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[41] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[41] - Start_IO;
	S101_Conv2d_200x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+41600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+42400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+42600)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+42800)) /* Infos */
	);
	AT_GraphPerf[41] = gap_cl_readhwtimer() - AT_GraphPerf[41];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_8_block_block_1_block_1_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1453 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S104_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S104_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S104_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[42] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[42] - Start_IO;
	S104_Conv2d_200x3x3x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+65800)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+66600)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+66800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+67000)) /* Infos */
	);
	AT_GraphPerf[42] = gap_cl_readhwtimer() - AT_GraphPerf[42];
	/* Moving _backbone_features_0_features_0_8_block_block_2_block_2_0_conv_weights (1/1), size 16000 from DefaultRam at 2291744 to (size 16000) L2 at 145040 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2291744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122880), 16000, 0, UchanHR0);
	/* Moving _backbone_features_0_features_0_9_block_block_1_block_1_0_conv_weights (1/1), size 1656 from DefaultRam at 2623408 to (size 1656) L2 at 180240 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2623408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 158080), 1656, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1462 (1/1), size 736 from DefaultRam at 2650800 to (size 736) L2 at 181896 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2650800), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 159736), 736, 0, UchanHR2);
	/* Moving S114_Mul_scale (1/1), size 184 from DefaultRam at 2704168 to (size 184) L2 at 182952 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704168), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160792), 184, 0, UchanHR3);
	/* Moving S114_Mul_shift (1/1), size 184 from DefaultRam at 2704352 to (size 184) L2 at 183136 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704352), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160976), 184, 0, UchanHR4);
	/* Moving S114_Infos (1/1), size 13 from DefaultRam at 2715656 to (size 13) L2 at 183480 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161320), 13, 0, UchanHR5);
	/* Moving _backbone_features_0_features_0_9_block_block_2_block_2_0_conv_weights (1/1), size 14720 from DefaultRam at 2322464 to (size 14720) L2 at 165520 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2322464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 143360), 14720, 0, UchanHR6);
	/* Moving Constant_onnx__conv_1465 (1/1), size 320 from DefaultRam at 2691368 to (size 320) L2 at 182632 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2691368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160472), 320, 0, UchanHR7);
	/* Moving S117_Mul_scale (1/1), size 80 from DefaultRam at 2712072 to (size 80) L2 at 183320 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161160), 80, 0, UchanHR8);
	/* Moving S117_Mul_shift (1/1), size 80 from DefaultRam at 2712152 to (size 80) L2 at 183400 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161240), 80, 0, UchanHR9);
	/* Moving S117_Infos (1/1), size 13 from DefaultRam at 2715672 to (size 13) L2 at 183496 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715672), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161336), 13, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_8_block_block_2_block_2_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1456 using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S107_Mul_scale using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S107_Mul_shift using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S107_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[43] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[43] - Start_IO;
	S107_Conv2d_80x1x1x200(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89920)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90080)) /* Infos */
	);
	AT_GraphPerf[43] = gap_cl_readhwtimer() - AT_GraphPerf[43];
	/* Moving _backbone_features_0_features_0_9_block_block_0_block_0_0_conv_weights (1/1), size 14720 from DefaultRam at 2307744 to (size 14720) L2 at 145040 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2307744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122880), 14720, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1459 (1/1), size 736 from DefaultRam at 2650064 to (size 736) L2 at 111760 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2650064), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 89600), 736, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S108_Infos using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	AT_GraphPerf[44] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[44] - Start_IO;
	S108_MatAdd_16x20x80(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+97280)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90704)) /* Infos */
	);
	AT_GraphPerf[44] = gap_cl_readhwtimer() - AT_GraphPerf[44];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_9_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1459 using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S111_Mul_scale using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S111_Mul_shift using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S111_Infos using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	AT_GraphPerf[45] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[45] - Start_IO;
	S111_Conv2d_184x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90336)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90520)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90720)) /* Infos */
	);
	AT_GraphPerf[45] = gap_cl_readhwtimer() - AT_GraphPerf[45];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_9_block_block_1_block_1_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1462 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S114_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S114_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S114_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[46] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[46] - Start_IO;
	S114_Conv2d_184x3x3x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+158080)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+159736)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+84480)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160792)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160976)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161320)) /* Infos */
	);
	AT_GraphPerf[46] = gap_cl_readhwtimer() - AT_GraphPerf[46];
	/* Moving S118_Infos (1/1), size 13 from DefaultRam at 2715688 to (size 13) L2 at 73360 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 51200), 13, 0, UchanHR0);
	/* Moving _backbone_features_0_features_0_10_block_block_0_block_0_0_conv_weights (1/1), size 14720 from DefaultRam at 2337184 to (size 14720) L2 at 81040 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2337184), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 14720, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1468 (1/1), size 736 from DefaultRam at 2651536 to (size 736) L2 at 95760 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2651536), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 73600), 736, 0, UchanHR2);
	/* Moving S121_Mul_scale (1/1), size 184 from DefaultRam at 2704536 to (size 184) L2 at 96496 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704536), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74336), 184, 0, UchanHR3);
	/* Moving S121_Mul_shift (1/1), size 184 from DefaultRam at 2704720 to (size 184) L2 at 96680 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74520), 184, 0, UchanHR4);
	/* Moving S121_Infos (1/1), size 13 from DefaultRam at 2715704 to (size 13) L2 at 96864 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74704), 13, 0, UchanHR5);
	/* Moving _backbone_features_0_features_0_10_block_block_1_block_1_0_conv_weights (1/1), size 1656 from DefaultRam at 2625064 to (size 1656) L2 at 180240 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2625064), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 158080), 1656, 0, UchanHR11);
	/* Moving Constant_onnx__conv_1471 (1/1), size 736 from DefaultRam at 2652272 to (size 736) L2 at 181896 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2652272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 159736), 736, 0, UchanHR12);
	/* Moving S124_Mul_scale (1/1), size 184 from DefaultRam at 2704904 to (size 184) L2 at 182952 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2704904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160792), 184, 0, UchanHR13);
	/* Moving S124_Mul_shift (1/1), size 184 from DefaultRam at 2705088 to (size 184) L2 at 183136 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160976), 184, 0, UchanHR14);
	/* Moving S124_Infos (1/1), size 13 from DefaultRam at 2715720 to (size 13) L2 at 183480 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161320), 13, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_9_block_block_2_block_2_0_conv_weights using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of Constant_onnx__conv_1465 using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S117_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S117_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S117_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[47] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[47] - Start_IO;
	S117_Conv2d_80x1x1x184(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+84480)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143360)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160472)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161160)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161240)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161336)) /* Infos */
	);
	AT_GraphPerf[47] = gap_cl_readhwtimer() - AT_GraphPerf[47];
	/* Moving _backbone_features_0_features_0_10_block_block_2_block_2_0_conv_weights (1/1), size 14720 from DefaultRam at 2351904 to (size 14720) L2 at 165520 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2351904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 143360), 14720, 0, UchanHR6);
	/* Moving Constant_onnx__conv_1474 (1/1), size 320 from DefaultRam at 2691688 to (size 320) L2 at 182632 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2691688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160472), 320, 0, UchanHR7);
	/* Moving S127_Mul_scale (1/1), size 80 from DefaultRam at 2712232 to (size 80) L2 at 183320 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161160), 80, 0, UchanHR8);
	/* Moving S127_Mul_shift (1/1), size 80 from DefaultRam at 2712312 to (size 80) L2 at 183400 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161240), 80, 0, UchanHR9);
	/* Moving S127_Infos (1/1), size 13 from DefaultRam at 2715736 to (size 13) L2 at 183496 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715736), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161336), 13, 0, UchanHR10);
	/* Moving _backbone_features_0_features_0_11_block_block_0_block_0_0_conv_weights (1/1), size 38400 from DefaultRam at 1854720 to (size 38400) L2 at 201360 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1854720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 179200), 38400, 0, UchanHR16);
	/* Moving Constant_onnx__conv_1477 (1/1), size 1920 from DefaultRam at 2588128 to (size 1920) L2 at 239760 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2588128), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 217600), 1920, 0, UchanHR17);
	/* Moving S131_Mul_scale (1/1), size 480 from DefaultRam at 2676440 to (size 480) L2 at 241680 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2676440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 219520), 480, 0, UchanHR18);
	/* Moving S131_Mul_shift (1/1), size 480 from DefaultRam at 2676920 to (size 480) L2 at 242160 using event 19 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2676920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 220000), 480, 0, UchanHR19);
	/* Moving S131_Infos (1/1), size 13 from DefaultRam at 2715768 to (size 13) L2 at 242640 using event 20 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715768), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 220480), 13, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S118_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[48] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[48] - Start_IO;
	S118_MatAdd_16x20x80(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)) /* Infos */
	);
	AT_GraphPerf[48] = gap_cl_readhwtimer() - AT_GraphPerf[48];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_10_block_block_0_block_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1468 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S121_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S121_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S121_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[49] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[49] - Start_IO;
	S121_Conv2d_184x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+73600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74336)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74520)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74704)) /* Infos */
	);
	AT_GraphPerf[49] = gap_cl_readhwtimer() - AT_GraphPerf[49];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_10_block_block_1_block_1_0_conv_weights using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of Constant_onnx__conv_1471 using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S124_Mul_scale using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S124_Mul_shift using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S124_Infos using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	AT_GraphPerf[50] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[50] - Start_IO;
	S124_Conv2d_184x3x3x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+158080)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+159736)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160792)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160976)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161320)) /* Infos */
	);
	AT_GraphPerf[50] = gap_cl_readhwtimer() - AT_GraphPerf[50];
	/* Moving S128_Infos (1/1), size 13 from DefaultRam at 2715752 to (size 13) L2 at 47760 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25600), 13, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_10_block_block_2_block_2_0_conv_weights using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of Constant_onnx__conv_1474 using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S127_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S127_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S127_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[51] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[51] - Start_IO;
	S127_Conv2d_80x1x1x184(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143360)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160472)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161160)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161240)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161336)) /* Infos */
	);
	AT_GraphPerf[51] = gap_cl_readhwtimer() - AT_GraphPerf[51];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S128_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[52] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[52] - Start_IO;
	S128_MatAdd_16x20x80(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)) /* Infos */
	);
	AT_GraphPerf[52] = gap_cl_readhwtimer() - AT_GraphPerf[52];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_11_block_block_0_block_0_0_conv_weights using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of Constant_onnx__conv_1477 using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S131_Mul_scale using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	/* Waiting completion of transfer of S131_Mul_shift using event 19 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR19);
	/* Waiting completion of transfer of S131_Infos using event 20 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR20);
	AT_GraphPerf[53] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[53] - Start_IO;
	S131_Conv2d_480x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+179200)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+217600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+219520)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+220000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+220480)) /* Infos */
	);
	AT_GraphPerf[53] = gap_cl_readhwtimer() - AT_GraphPerf[53];
	/* Moving _backbone_features_0_features_0_11_block_block_1_block_1_0_conv_weights (1/1), size 4320 from DefaultRam at 2491072 to (size 4320) L2 at 180880 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2491072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 158720), 4320, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1480 (1/1), size 1920 from DefaultRam at 2590048 to (size 1920) L2 at 185200 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2590048), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 163040), 1920, 0, UchanHR1);
	/* Moving S134_Mul_scale (1/1), size 480 from DefaultRam at 2677400 to (size 480) L2 at 187120 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2677400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 164960), 480, 0, UchanHR2);
	/* Moving S134_Mul_shift (1/1), size 480 from DefaultRam at 2677880 to (size 480) L2 at 187600 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2677880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 165440), 480, 0, UchanHR3);
	/* Moving S134_Infos (1/1), size 13 from DefaultRam at 2715784 to (size 13) L2 at 188080 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715784), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 165920), 13, 0, UchanHR4);
	/* Moving S136_Infos (1/1), size 13 from DefaultRam at 2715800 to (size 13) L2 at 199520 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715800), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 177360), 13, 0, UchanHR5);
	/* Moving Constant_model_backbone_features_0_11_block_2_fc1_bias (1/1), size 480 from DefaultRam at 2678360 to (size 480) L2 at 198800 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2678360), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 176640), 480, 0, UchanHR6);
	/* Moving S140_Mul_scale (1/1), size 120 from DefaultRam at 2709912 to (size 120) L2 at 199280 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2709912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 177120), 120, 0, UchanHR7);
	/* Moving S140_Mul_shift (1/1), size 120 from DefaultRam at 2710032 to (size 120) L2 at 199400 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 177240), 120, 0, UchanHR8);
	/* Moving S140_Infos (1/1), size 13 from DefaultRam at 2715816 to (size 13) L2 at 199536 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715816), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 177376), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_11_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1480 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S134_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S134_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S134_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[54] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[54] - Start_IO;
	S134_Conv2d_480x3x3x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+158720)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+163040)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+164960)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+165440)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+165920)) /* Infos */
	);
	AT_GraphPerf[54] = gap_cl_readhwtimer() - AT_GraphPerf[54];
	AT_GraphPerf[55] = gap_cl_readhwtimer();
	S135_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23040)) /* Out */
	);
	AT_GraphPerf[55] = gap_cl_readhwtimer() - AT_GraphPerf[55];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S136_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[56] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[56] - Start_IO;
	S136_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23040)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+120)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+177360)) /* Infos */
	);
	AT_GraphPerf[56] = gap_cl_readhwtimer() - AT_GraphPerf[56];
	/* Moving Constant_model_backbone_features_0_11_block_2_fc2_bias (1/1), size 1920 from DefaultRam at 2591968 to (size 1920) L2 at 68840 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2591968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46680), 1920, 0, UchanHR0);
	/* Moving S143_Mul_scale (1/1), size 480 from DefaultRam at 2678840 to (size 480) L2 at 70760 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2678840), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 48600), 480, 0, UchanHR1);
	/* Moving S143_Mul_shift (1/1), size 480 from DefaultRam at 2679320 to (size 480) L2 at 71240 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2679320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49080), 480, 0, UchanHR2);
	/* Moving S143_Infos (1/1), size 13 from DefaultRam at 2715832 to (size 13) L2 at 71720 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49560), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_11_block_2_fc1_bias using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S140_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S140_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S140_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[57] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[57] - Start_IO;
	S140_Conv2d_120x1x1x480_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+120)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1306368)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+176640)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+177120)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+177240)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+177376)) /* Infos */
	);
	AT_GraphPerf[57] = gap_cl_readhwtimer() - AT_GraphPerf[57];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_11_block_2_fc2_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S143_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S143_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S143_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[58] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[58] - Start_IO;
	S143_Conv2d_480x1x1x120_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1363968)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46680)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+174080)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48600)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49080)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49560)) /* Infos */
	);
	AT_GraphPerf[58] = gap_cl_readhwtimer() - AT_GraphPerf[58];
	AT_GraphPerf[59] = gap_cl_readhwtimer();
	S144_Op_expr_11(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+174080)), /* expr_11_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* expr_11_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)) /* expr_11_out_0 */
	);
	AT_GraphPerf[59] = gap_cl_readhwtimer() - AT_GraphPerf[59];
	/* Moving _backbone_features_0_features_0_11_block_block_3_block_3_0_conv_weights (1/1), size 53760 from DefaultRam at 1651968 to (size 53760) L2 at 196240 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1651968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 174080), 53760, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1483 (1/1), size 448 from DefaultRam at 2689400 to (size 448) L2 at 27536 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2689400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5376), 448, 0, UchanHR1);
	/* Moving S147_Mul_scale (1/1), size 112 from DefaultRam at 2710632 to (size 112) L2 at 27984 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5824), 112, 0, UchanHR2);
	/* Moving S147_Mul_shift (1/1), size 112 from DefaultRam at 2710744 to (size 112) L2 at 28096 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5936), 112, 0, UchanHR3);
	/* Moving S147_Infos (1/1), size 13 from DefaultRam at 2715848 to (size 13) L2 at 28208 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715848), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6048), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_11_block_block_3_block_3_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1483 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S147_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S147_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S147_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[60] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[60] - Start_IO;
	S147_Conv2d_112x1x1x480(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+174080)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5376)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5824)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5936)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6048)) /* Infos */
	);
	AT_GraphPerf[60] = gap_cl_readhwtimer() - AT_GraphPerf[60];
	/* Moving S148_Infos (1/1), size 8 from DefaultRam at 2716912 to (size 8) L2 at 157152 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134992), 8, 0, UchanHR0);
	/* Moving _backbone_features_0_features_0_12_block_block_0_block_0_0_conv_weights (1/1), size 75264 from DefaultRam at 1015040 to (size 75264) L2 at 81888 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1015040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59728), 75264, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1486 (1/1), size 2688 from DefaultRam at 2531344 to (size 2688) L2 at 163200 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2531344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 141040), 2688, 0, UchanHR2);
	/* Moving S151_Mul_scale (1/1), size 672 from DefaultRam at 2653008 to (size 672) L2 at 168576 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2653008), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 146416), 672, 0, UchanHR3);
	/* Moving S151_Mul_shift (1/1), size 672 from DefaultRam at 2653680 to (size 672) L2 at 169248 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2653680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 147088), 672, 0, UchanHR4);
	/* Moving S151_Infos (1/1), size 13 from DefaultRam at 2715864 to (size 13) L2 at 170592 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715864), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 148432), 13, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1489 (1/1), size 2688 from DefaultRam at 2534032 to (size 2688) L2 at 165888 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2534032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 143728), 2688, 0, UchanHR6);
	/* Moving S154_Mul_shift (1/1), size 672 from DefaultRam at 2655024 to (size 672) L2 at 169920 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2655024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 147760), 672, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S148_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[61] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[61] - Start_IO;
	S148_Op__backbone_features_0_features_0_12_block_block_0_block_0_0_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23888)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134992)) /* Infos */
	);
	AT_GraphPerf[61] = gap_cl_readhwtimer() - AT_GraphPerf[61];
	/* Moving _backbone_features_0_features_0_12_block_block_1_block_1_0_conv_weights (1/1), size 6048 from DefaultRam at 2444512 to (size 6048) L2 at 157152 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2444512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134992), 6048, 0, UchanHR0);
	/* Moving S154_Mul_scale (1/1), size 672 from DefaultRam at 2654352 to (size 672) L2 at 45200 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2654352), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23040), 672, 0, UchanHR8);
	/* Moving S154_Infos (1/1), size 13 from DefaultRam at 2715880 to (size 13) L2 at 45872 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23712), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_12_block_block_0_block_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1486 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S151_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S151_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S151_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[62] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[62] - Start_IO;
	S151_Conv2d_672x1x1x112_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23888)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59728)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+141040)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+35840)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+146416)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+147088)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+148432)) /* Infos */
	);
	AT_GraphPerf[62] = gap_cl_readhwtimer() - AT_GraphPerf[62];
	/* Moving S156_Infos (1/1), size 13 from DefaultRam at 2715896 to (size 13) L2 at 69920 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715896), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47760), 13, 0, UchanHR1);
	/* Moving Constant_model_backbone_features_0_12_block_2_fc1_bias (1/1), size 672 from DefaultRam at 2655696 to (size 672) L2 at 68912 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2655696), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46752), 672, 0, UchanHR2);
	/* Moving S160_Mul_scale (1/1), size 168 from DefaultRam at 2705272 to (size 168) L2 at 69584 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47424), 168, 0, UchanHR3);
	/* Moving S160_Mul_shift (1/1), size 168 from DefaultRam at 2705440 to (size 168) L2 at 69752 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47592), 168, 0, UchanHR4);
	/* Moving S160_Infos (1/1), size 13 from DefaultRam at 2715912 to (size 13) L2 at 69936 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47776), 13, 0, UchanHR5);
	/* Moving Constant_model_backbone_features_0_12_block_2_fc2_bias (1/1), size 2688 from DefaultRam at 2536720 to (size 2688) L2 at 109488 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2536720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 87328), 2688, 0, UchanHR10);
	/* Moving S163_Mul_scale (1/1), size 672 from DefaultRam at 2656368 to (size 672) L2 at 112176 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2656368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90016), 672, 0, UchanHR11);
	/* Moving S163_Mul_shift (1/1), size 672 from DefaultRam at 2657040 to (size 672) L2 at 112848 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2657040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90688), 672, 0, UchanHR12);
	/* Moving S163_Infos (1/1), size 13 from DefaultRam at 2715928 to (size 13) L2 at 113520 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715928), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 91360), 13, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_12_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1489 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S154_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S154_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S154_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[63] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[63] - Start_IO;
	S154_Conv2d_672x3x3x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+35840)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134992)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143728)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+250880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23040)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+147760)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23712)) /* Infos */
	);
	AT_GraphPerf[63] = gap_cl_readhwtimer() - AT_GraphPerf[63];
	AT_GraphPerf[64] = gap_cl_readhwtimer();
	S155_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+250880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+35840)) /* Out */
	);
	AT_GraphPerf[64] = gap_cl_readhwtimer() - AT_GraphPerf[64];
	/* Moving S168_Infos (1/1), size 13 from DefaultRam at 2715960 to (size 13) L2 at 187720 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 165560), 13, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S156_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[65] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[65] - Start_IO;
	S156_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+35840)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46080)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47760)) /* Infos */
	);
	AT_GraphPerf[65] = gap_cl_readhwtimer() - AT_GraphPerf[65];
	/* Moving Constant_onnx__conv_1495 (1/1), size 2688 from DefaultRam at 2539408 to (size 2688) L2 at 185032 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2539408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 162872), 2688, 0, UchanHR1);
	/* Moving S171_Mul_scale (1/1), size 672 from DefaultRam at 2657712 to (size 672) L2 at 190408 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2657712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 168248), 672, 0, UchanHR6);
	/* Moving S171_Mul_shift (1/1), size 672 from DefaultRam at 2658384 to (size 672) L2 at 191080 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2658384), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 168920), 672, 0, UchanHR7);
	/* Moving S171_Infos (1/1), size 13 from DefaultRam at 2715976 to (size 13) L2 at 191752 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715976), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169592), 13, 0, UchanHR8);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_12_block_2_fc1_bias using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S160_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S160_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S160_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[66] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[66] - Start_IO;
	S160_Conv2d_168x1x1x672_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46080)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+563456)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46752)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47424)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47592)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47776)) /* Infos */
	);
	AT_GraphPerf[66] = gap_cl_readhwtimer() - AT_GraphPerf[66];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_12_block_2_fc2_bias using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S163_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S163_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S163_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[67] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[67] - Start_IO;
	S163_Conv2d_672x1x1x168_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+676352)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+87328)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+40960)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90016)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90688)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+91360)) /* Infos */
	);
	AT_GraphPerf[67] = gap_cl_readhwtimer() - AT_GraphPerf[67];
	/* Moving _backbone_features_0_features_0_12_block_block_3_block_3_0_conv_weights (1/1), size 75264 from DefaultRam at 1090304 to (size 75264) L2 at 109768 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1090304), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 87608), 75264, 0, UchanHR2);
	/* Moving Constant_onnx__conv_1492 (1/1), size 448 from DefaultRam at 2689848 to (size 448) L2 at 63792 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2689848), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 41632), 448, 0, UchanHR3);
	/* Moving S167_Mul_scale (1/1), size 112 from DefaultRam at 2710856 to (size 112) L2 at 64240 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710856), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 42080), 112, 0, UchanHR4);
	/* Moving S167_Mul_shift (1/1), size 112 from DefaultRam at 2710968 to (size 112) L2 at 64352 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 42192), 112, 0, UchanHR5);
	/* Moving S167_Infos (1/1), size 13 from DefaultRam at 2715944 to (size 13) L2 at 64464 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 42304), 13, 0, UchanHR9);
	AT_GraphPerf[68] = gap_cl_readhwtimer();
	S164_Op_expr_14(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+40960)), /* expr_14_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+250880)), /* expr_14_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+35840)) /* expr_14_out_0 */
	);
	AT_GraphPerf[68] = gap_cl_readhwtimer() - AT_GraphPerf[68];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_12_block_block_3_block_3_0_conv_weights using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of Constant_onnx__conv_1492 using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S167_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S167_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S167_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[69] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[69] - Start_IO;
	S167_Conv2d_112x1x1x672(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+35840)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+87608)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+41632)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51768)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+42080)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+42192)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+42304)) /* Infos */
	);
	AT_GraphPerf[69] = gap_cl_readhwtimer() - AT_GraphPerf[69];
	/* Moving _backbone_features_0_features_0_13_features_0_13_0_conv_weights (1/1), size 75264 from DefaultRam at 1165568 to (size 75264) L2 at 109768 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1165568), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 87608), 75264, 0, UchanHR2);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S168_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[70] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[70] - Start_IO;
	S168_MatAdd_16x20x112(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51768)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+165560)) /* Infos */
	);
	AT_GraphPerf[70] = gap_cl_readhwtimer() - AT_GraphPerf[70];
	/* Moving _backbone_features_1_features_1_0_features_1_0_1_features_1_0_1_0_conv_weights (1/1), size 16800 from DefaultRam at 2226432 to (size 16800) L2 at 91280 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2226432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 69120), 16800, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1498 (1/1), size 2688 from DefaultRam at 2542096 to (size 2688) L2 at 187720 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542096), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 165560), 2688, 0, UchanHR3);
	/* Moving S174_Mul_scale (1/1), size 672 from DefaultRam at 2659056 to (size 672) L2 at 108080 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2659056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85920), 672, 0, UchanHR4);
	/* Moving S174_Mul_shift (1/1), size 672 from DefaultRam at 2659728 to (size 672) L2 at 108752 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2659728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 86592), 672, 0, UchanHR5);
	/* Moving S174_Infos (1/1), size 13 from DefaultRam at 2715992 to (size 13) L2 at 109424 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2715992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 87264), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_13_features_0_13_0_conv_weights using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of Constant_onnx__conv_1495 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S171_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S171_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S171_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[71] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[71] - Start_IO;
	S171_Conv2d_672x1x1x112_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+87608)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+162872)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168248)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168920)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169592)) /* Infos */
	);
	AT_GraphPerf[71] = gap_cl_readhwtimer() - AT_GraphPerf[71];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_0_features_1_0_1_features_1_0_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1498 using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S174_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S174_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S174_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[72] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[72] - Start_IO;
	S174_Conv2d_672x5x5x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+69120)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+165560)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15360)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85920)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+86592)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+87264)) /* Infos */
	);
	AT_GraphPerf[72] = gap_cl_readhwtimer() - AT_GraphPerf[72];
	/* Moving S176_Infos (1/1), size 13 from DefaultRam at 2716008 to (size 13) L2 at 22160 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716008), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 13, 0, UchanHR0);
	/* Moving Constant_model_backbone_features_1_0_2_fc1_bias (1/1), size 672 from DefaultRam at 2660400 to (size 672) L2 at 25688 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2660400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3528), 672, 0, UchanHR1);
	/* Moving S180_Mul_scale (1/1), size 168 from DefaultRam at 2705608 to (size 168) L2 at 27704 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705608), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5544), 168, 0, UchanHR2);
	/* Moving S180_Mul_shift (1/1), size 168 from DefaultRam at 2705776 to (size 168) L2 at 27872 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2705776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5712), 168, 0, UchanHR3);
	/* Moving S180_Infos (1/1), size 13 from DefaultRam at 2716024 to (size 13) L2 at 28040 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5880), 13, 0, UchanHR4);
	/* Moving Constant_model_backbone_features_1_0_2_fc2_bias (1/1), size 2688 from DefaultRam at 2544784 to (size 2688) L2 at 23000 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2544784), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 840), 2688, 0, UchanHR5);
	/* Moving S183_Mul_scale (1/1), size 672 from DefaultRam at 2661072 to (size 672) L2 at 26360 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2661072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4200), 672, 0, UchanHR6);
	/* Moving S183_Mul_shift (1/1), size 672 from DefaultRam at 2661744 to (size 672) L2 at 27032 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2661744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4872), 672, 0, UchanHR7);
	/* Moving S183_Infos (1/1), size 13 from DefaultRam at 2716040 to (size 13) L2 at 28056 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5896), 13, 0, UchanHR8);
	/* Moving _backbone_features_1_features_1_0_features_1_0_3_features_1_0_3_0_conv_weights (1/1), size 53760 from DefaultRam at 1705728 to (size 53760) L2 at 145040 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1705728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122880), 53760, 0, UchanHR9);
	/* Moving Constant_onnx__conv_1501 (1/1), size 320 from DefaultRam at 2692008 to (size 320) L2 at 28560 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692008), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6400), 320, 0, UchanHR10);
	/* Moving S187_Mul_scale (1/1), size 80 from DefaultRam at 2712392 to (size 80) L2 at 28880 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6720), 80, 0, UchanHR11);
	/* Moving S187_Mul_shift (1/1), size 80 from DefaultRam at 2712472 to (size 80) L2 at 28960 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6800), 80, 0, UchanHR12);
	/* Moving S187_Infos (1/1), size 13 from DefaultRam at 2716056 to (size 13) L2 at 29040 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6880), 13, 0, UchanHR13);
	AT_GraphPerf[73] = gap_cl_readhwtimer();
	S175_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15360)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+69120)) /* Out */
	);
	AT_GraphPerf[73] = gap_cl_readhwtimer() - AT_GraphPerf[73];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S176_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[74] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[74] - Start_IO;
	S176_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+69120)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Infos */
	);
	AT_GraphPerf[74] = gap_cl_readhwtimer() - AT_GraphPerf[74];
	/* Moving Constant_onnx__conv_1504 (1/1), size 1920 from DefaultRam at 2593888 to (size 1920) L2 at 34960 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2593888), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12800), 1920, 0, UchanHR0);
	/* Moving S191_Mul_scale (1/1), size 480 from DefaultRam at 2679800 to (size 480) L2 at 36880 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2679800), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14720), 480, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_0_2_fc1_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S180_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S180_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S180_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[75] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[75] - Start_IO;
	S180_Conv2d_168x1x1x672_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+789248)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3528)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5544)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5712)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5880)) /* Infos */
	);
	AT_GraphPerf[75] = gap_cl_readhwtimer() - AT_GraphPerf[75];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_0_2_fc2_bias using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S183_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S183_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S183_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[76] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[76] - Start_IO;
	S183_Conv2d_672x1x1x168_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+902144)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+840)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4200)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4872)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5896)) /* Infos */
	);
	AT_GraphPerf[76] = gap_cl_readhwtimer() - AT_GraphPerf[76];
	AT_GraphPerf[77] = gap_cl_readhwtimer();
	S184_Op_expr_26(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168)), /* expr_26_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15360)), /* expr_26_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+69120)) /* expr_26_out_0 */
	);
	AT_GraphPerf[77] = gap_cl_readhwtimer() - AT_GraphPerf[77];
	/* Moving S188_Infos (1/1), size 8 from DefaultRam at 2716920 to (size 8) L2 at 37856 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15696), 8, 0, UchanHR1);
	/* Moving S191_Mul_shift (1/1), size 480 from DefaultRam at 2680280 to (size 480) L2 at 37360 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2680280), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15200), 480, 0, UchanHR2);
	/* Moving S191_Infos (1/1), size 13 from DefaultRam at 2716072 to (size 13) L2 at 37840 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15680), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_0_features_1_0_3_features_1_0_3_0_conv_weights using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of Constant_onnx__conv_1501 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S187_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S187_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S187_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[78] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[78] - Start_IO;
	S187_Conv2d_80x1x1x672(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+69120)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6720)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)) /* Infos */
	);
	AT_GraphPerf[78] = gap_cl_readhwtimer() - AT_GraphPerf[78];
	/* Moving _backbone_features_1_features_1_1_block_block_0_block_0_0_conv_weights (1/1), size 38400 from DefaultRam at 1893120 to (size 38400) L2 at 105360 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1893120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83200), 38400, 0, UchanHR4);
	/* Moving _backbone_features_1_features_1_1_block_block_1_block_1_0_conv_weights (1/1), size 12000 from DefaultRam at 2378912 to (size 12000) L2 at 143760 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2378912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 121600), 12000, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1507 (1/1), size 1920 from DefaultRam at 2595808 to (size 1920) L2 at 155760 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2595808), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 133600), 1920, 0, UchanHR6);
	/* Moving S194_Mul_scale (1/1), size 480 from DefaultRam at 2680760 to (size 480) L2 at 157680 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2680760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 135520), 480, 0, UchanHR7);
	/* Moving S194_Mul_shift (1/1), size 480 from DefaultRam at 2681240 to (size 480) L2 at 158160 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2681240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136000), 480, 0, UchanHR8);
	/* Moving S194_Infos (1/1), size 13 from DefaultRam at 2716088 to (size 13) L2 at 158640 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136480), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S188_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[79] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[79] - Start_IO;
	S188_Op__backbone_features_1_features_1_1_block_block_0_block_0_0_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15696)) /* Infos */
	);
	AT_GraphPerf[79] = gap_cl_readhwtimer() - AT_GraphPerf[79];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_1_block_block_0_block_0_0_conv_weights using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of Constant_onnx__conv_1504 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S191_Mul_scale using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S191_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S191_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[80] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[80] - Start_IO;
	S191_Conv2d_480x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14720)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15200)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15680)) /* Infos */
	);
	AT_GraphPerf[80] = gap_cl_readhwtimer() - AT_GraphPerf[80];
	/* Moving S196_Infos (1/1), size 13 from DefaultRam at 2716104 to (size 13) L2 at 105840 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83680), 13, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_1_block_block_1_block_1_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1507 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S194_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S194_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S194_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[81] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[81] - Start_IO;
	S194_Conv2d_480x5x5x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+121600)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+133600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+135520)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136480)) /* Infos */
	);
	AT_GraphPerf[81] = gap_cl_readhwtimer() - AT_GraphPerf[81];
	/* Moving Constant_model_backbone_features_1_1_block_2_fc1_bias (1/1), size 480 from DefaultRam at 2681720 to (size 480) L2 at 151920 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2681720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 129760), 480, 0, UchanHR1);
	/* Moving S200_Mul_scale (1/1), size 120 from DefaultRam at 2710152 to (size 120) L2 at 152400 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 130240), 120, 0, UchanHR2);
	/* Moving S200_Mul_shift (1/1), size 120 from DefaultRam at 2710272 to (size 120) L2 at 152520 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 130360), 120, 0, UchanHR3);
	/* Moving S200_Infos (1/1), size 13 from DefaultRam at 2716120 to (size 13) L2 at 152640 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 130480), 13, 0, UchanHR4);
	AT_GraphPerf[82] = gap_cl_readhwtimer();
	S195_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)) /* Out */
	);
	AT_GraphPerf[82] = gap_cl_readhwtimer() - AT_GraphPerf[82];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S196_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[83] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[83] - Start_IO;
	S196_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83680)) /* Infos */
	);
	AT_GraphPerf[83] = gap_cl_readhwtimer() - AT_GraphPerf[83];
	/* Moving Constant_model_backbone_features_1_1_block_2_fc2_bias (1/1), size 1920 from DefaultRam at 2597728 to (size 1920) L2 at 67080 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2597728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 44920), 1920, 0, UchanHR0);
	/* Moving S203_Mul_scale (1/1), size 480 from DefaultRam at 2682200 to (size 480) L2 at 69000 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2682200), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 46840), 480, 0, UchanHR5);
	/* Moving S203_Mul_shift (1/1), size 480 from DefaultRam at 2682680 to (size 480) L2 at 69480 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2682680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47320), 480, 0, UchanHR6);
	/* Moving S203_Infos (1/1), size 13 from DefaultRam at 2716136 to (size 13) L2 at 69960 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716136), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 47800), 13, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_1_block_2_fc1_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S200_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S200_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S200_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[84] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[84] - Start_IO;
	S200_Conv2d_120x1x1x480_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1421568)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+129760)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+130240)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+130360)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+130480)) /* Infos */
	);
	AT_GraphPerf[84] = gap_cl_readhwtimer() - AT_GraphPerf[84];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_1_block_2_fc2_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S203_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S203_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S203_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[85] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[85] - Start_IO;
	S203_Conv2d_480x1x1x120_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1479168)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44920)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+46840)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47320)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+47800)) /* Infos */
	);
	AT_GraphPerf[85] = gap_cl_readhwtimer() - AT_GraphPerf[85];
	/* Moving _backbone_features_1_features_1_1_block_block_3_block_3_0_conv_weights (1/1), size 38400 from DefaultRam at 1931520 to (size 38400) L2 at 105840 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1931520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83680), 38400, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1510 (1/1), size 320 from DefaultRam at 2692328 to (size 320) L2 at 144240 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692328), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122080), 320, 0, UchanHR1);
	/* Moving S207_Mul_scale (1/1), size 80 from DefaultRam at 2712552 to (size 80) L2 at 144560 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122400), 80, 0, UchanHR2);
	/* Moving S207_Mul_shift (1/1), size 80 from DefaultRam at 2712632 to (size 80) L2 at 144640 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122480), 80, 0, UchanHR3);
	/* Moving S207_Infos (1/1), size 13 from DefaultRam at 2716152 to (size 13) L2 at 144720 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 122560), 13, 0, UchanHR4);
	AT_GraphPerf[86] = gap_cl_readhwtimer();
	S204_Op_expr_29(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* expr_29_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* expr_29_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)) /* expr_29_out_0 */
	);
	AT_GraphPerf[86] = gap_cl_readhwtimer() - AT_GraphPerf[86];
	/* Moving S208_Infos (1/1), size 13 from DefaultRam at 2716168 to (size 13) L2 at 34960 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716168), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12800), 13, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_1_block_block_3_block_3_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1510 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S207_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S207_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S207_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[87] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[87] - Start_IO;
	S207_Conv2d_80x1x1x480(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83680)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122080)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122480)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122560)) /* Infos */
	);
	AT_GraphPerf[87] = gap_cl_readhwtimer() - AT_GraphPerf[87];
	/* Moving _backbone_features_1_features_1_2_block_block_0_block_0_0_conv_weights (1/1), size 38400 from DefaultRam at 1969920 to (size 38400) L2 at 66960 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1969920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 44800), 38400, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1513 (1/1), size 1920 from DefaultRam at 2599648 to (size 1920) L2 at 117360 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2599648), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 95200), 1920, 0, UchanHR1);
	/* Moving S211_Mul_scale (1/1), size 480 from DefaultRam at 2683160 to (size 480) L2 at 121200 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2683160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 99040), 480, 0, UchanHR2);
	/* Moving S211_Mul_shift (1/1), size 480 from DefaultRam at 2683640 to (size 480) L2 at 121680 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2683640), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 99520), 480, 0, UchanHR3);
	/* Moving S211_Infos (1/1), size 13 from DefaultRam at 2716184 to (size 13) L2 at 123120 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716184), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100960), 13, 0, UchanHR4);
	/* Moving _backbone_features_1_features_1_2_block_block_1_block_1_0_conv_weights (1/1), size 12000 from DefaultRam at 2390912 to (size 12000) L2 at 105360 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2390912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83200), 12000, 0, UchanHR6);
	/* Moving Constant_onnx__conv_1516 (1/1), size 1920 from DefaultRam at 2601568 to (size 1920) L2 at 119280 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2601568), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 97120), 1920, 0, UchanHR7);
	/* Moving S214_Mul_scale (1/1), size 480 from DefaultRam at 2684120 to (size 480) L2 at 122160 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2684120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100000), 480, 0, UchanHR8);
	/* Moving S214_Mul_shift (1/1), size 480 from DefaultRam at 2684600 to (size 480) L2 at 122640 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2684600), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100480), 480, 0, UchanHR9);
	/* Moving S214_Infos (1/1), size 13 from DefaultRam at 2716200 to (size 13) L2 at 123136 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716200), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 100976), 13, 0, UchanHR10);
	/* Moving Constant_model_backbone_features_1_2_block_2_fc1_bias (1/1), size 480 from DefaultRam at 2685080 to (size 480) L2 at 151920 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2685080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 129760), 480, 0, UchanHR11);
	/* Moving S220_Mul_scale (1/1), size 120 from DefaultRam at 2710392 to (size 120) L2 at 152400 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 130240), 120, 0, UchanHR12);
	/* Moving S220_Mul_shift (1/1), size 120 from DefaultRam at 2710512 to (size 120) L2 at 152520 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2710512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 130360), 120, 0, UchanHR13);
	/* Moving S220_Infos (1/1), size 13 from DefaultRam at 2716232 to (size 13) L2 at 152640 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 130480), 13, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S208_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[88] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[88] - Start_IO;
	S208_MatAdd_8x10x80(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)) /* Infos */
	);
	AT_GraphPerf[88] = gap_cl_readhwtimer() - AT_GraphPerf[88];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_2_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1513 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S211_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S211_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S211_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[89] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[89] - Start_IO;
	S211_Conv2d_480x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+95200)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+99040)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+99520)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100960)) /* Infos */
	);
	AT_GraphPerf[89] = gap_cl_readhwtimer() - AT_GraphPerf[89];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_2_block_block_1_block_1_0_conv_weights using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of Constant_onnx__conv_1516 using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S214_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S214_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S214_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[90] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[90] - Start_IO;
	S214_Conv2d_480x5x5x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+97120)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100000)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100480)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+100976)) /* Infos */
	);
	AT_GraphPerf[90] = gap_cl_readhwtimer() - AT_GraphPerf[90];
	/* Moving S216_Infos (1/1), size 13 from DefaultRam at 2716216 to (size 13) L2 at 105840 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716216), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83680), 13, 0, UchanHR0);
	AT_GraphPerf[91] = gap_cl_readhwtimer();
	S215_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Out */
	);
	AT_GraphPerf[91] = gap_cl_readhwtimer() - AT_GraphPerf[91];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S216_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[92] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[92] - Start_IO;
	S216_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83680)) /* Infos */
	);
	AT_GraphPerf[92] = gap_cl_readhwtimer() - AT_GraphPerf[92];
	/* Moving Constant_model_backbone_features_1_2_block_2_fc2_bias (1/1), size 1920 from DefaultRam at 2603488 to (size 1920) L2 at 22760 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2603488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 600), 1920, 0, UchanHR0);
	/* Moving S223_Mul_scale (1/1), size 480 from DefaultRam at 2685560 to (size 480) L2 at 24680 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2685560), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2520), 480, 0, UchanHR1);
	/* Moving S223_Mul_shift (1/1), size 480 from DefaultRam at 2686040 to (size 480) L2 at 25160 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2686040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3000), 480, 0, UchanHR2);
	/* Moving S223_Infos (1/1), size 13 from DefaultRam at 2716248 to (size 13) L2 at 25640 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716248), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3480), 13, 0, UchanHR3);
	/* Moving Constant_onnx__conv_1519 (1/1), size 320 from DefaultRam at 2692648 to (size 320) L2 at 28560 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2692648), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6400), 320, 0, UchanHR4);
	/* Moving S227_Mul_scale (1/1), size 80 from DefaultRam at 2712712 to (size 80) L2 at 28880 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6720), 80, 0, UchanHR5);
	/* Moving S227_Mul_shift (1/1), size 80 from DefaultRam at 2712792 to (size 80) L2 at 28960 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2712792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6800), 80, 0, UchanHR6);
	/* Moving S227_Infos (1/1), size 13 from DefaultRam at 2716264 to (size 13) L2 at 29040 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716264), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6880), 13, 0, UchanHR7);
	/* Moving S228_Infos (1/1), size 13 from DefaultRam at 2716280 to (size 13) L2 at 29056 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716280), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6896), 13, 0, UchanHR8);
	/* Moving _backbone_features_1_features_1_3_features_1_3_0_conv_weights (1/1), size 38400 from DefaultRam at 2046720 to (size 38400) L2 at 203920 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2046720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 181760), 38400, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_2_block_2_fc1_bias using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S220_Mul_scale using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S220_Mul_shift using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S220_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[93] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[93] - Start_IO;
	S220_Conv2d_120x1x1x480_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1536768)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+129760)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+130240)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+130360)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+130480)) /* Infos */
	);
	AT_GraphPerf[93] = gap_cl_readhwtimer() - AT_GraphPerf[93];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_2_block_2_fc2_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S223_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S223_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S223_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[94] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[94] - Start_IO;
	S223_Conv2d_480x1x1x120_Hsigmoid(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1594368)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+600)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+120)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2520)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3480)) /* Infos */
	);
	AT_GraphPerf[94] = gap_cl_readhwtimer() - AT_GraphPerf[94];
	/* Moving _backbone_features_1_features_1_2_block_block_3_block_3_0_conv_weights (1/1), size 38400 from DefaultRam at 2008320 to (size 38400) L2 at 143760 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2008320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 121600), 38400, 0, UchanHR0);
	AT_GraphPerf[95] = gap_cl_readhwtimer();
	S224_Op_expr_32(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+120)), /* expr_32_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* expr_32_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)) /* expr_32_out_0 */
	);
	AT_GraphPerf[95] = gap_cl_readhwtimer() - AT_GraphPerf[95];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_2_block_block_3_block_3_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1519 using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S227_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S227_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S227_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[96] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[96] - Start_IO;
	S227_Conv2d_80x1x1x480(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83200)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+121600)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6720)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)) /* Infos */
	);
	AT_GraphPerf[96] = gap_cl_readhwtimer() - AT_GraphPerf[96];
	/* Moving _backbone_extra_0_extra_0_0_extra_0_0_0_conv_weights (1/1), size 122880 from DefaultRam at 440576 to (size 122880) L2 at 81040 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 440576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 122880, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S228_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[97] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[97] - Start_IO;
	S228_MatAdd_8x10x80(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6896)) /* Infos */
	);
	AT_GraphPerf[97] = gap_cl_readhwtimer() - AT_GraphPerf[97];
	/* Moving Constant_onnx__conv_1522 (1/1), size 1920 from DefaultRam at 2605408 to (size 1920) L2 at 60560 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2605408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 38400), 1920, 0, UchanHR1);
	/* Moving S231_Mul_scale (1/1), size 480 from DefaultRam at 2686520 to (size 480) L2 at 62480 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2686520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 40320), 480, 0, UchanHR2);
	/* Moving S231_Mul_shift (1/1), size 480 from DefaultRam at 2687000 to (size 480) L2 at 62960 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2687000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 40800), 480, 0, UchanHR3);
	/* Moving S231_Infos (1/1), size 13 from DefaultRam at 2716296 to (size 13) L2 at 63440 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716296), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 41280), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_3_features_1_3_0_conv_weights using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of Constant_onnx__conv_1522 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S231_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S231_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S231_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[98] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[98] - Start_IO;
	S231_Conv2d_480x1x1x80_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+44800)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+181760)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+40320)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+40800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+41280)) /* Infos */
	);
	AT_GraphPerf[98] = gap_cl_readhwtimer() - AT_GraphPerf[98];
	/* Moving Constant_onnx__conv_1525 (1/1), size 1024 from DefaultRam at 2633888 to (size 1024) L2 at 203920 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2633888), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 181760), 1024, 0, UchanHR1);
	/* Moving S234_Mul_scale (1/1), size 256 from DefaultRam at 2695176 to (size 256) L2 at 204944 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695176), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 182784), 256, 0, UchanHR2);
	/* Moving S234_Mul_shift (1/1), size 256 from DefaultRam at 2695432 to (size 256) L2 at 205200 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 183040), 256, 0, UchanHR3);
	/* Moving S234_Infos (1/1), size 13 from DefaultRam at 2716312 to (size 13) L2 at 205456 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 183296), 13, 0, UchanHR4);
	/* Moving Constant_onnx__conv_1528 (1/1), size 1024 from DefaultRam at 2634912 to (size 1024) L2 at 221584 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2634912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 199424), 1024, 0, UchanHR5);
	/* Moving S237_Mul_scale (1/1), size 256 from DefaultRam at 2695688 to (size 256) L2 at 223632 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 201472), 256, 0, UchanHR6);
	/* Moving S237_Mul_shift (1/1), size 256 from DefaultRam at 2695944 to (size 256) L2 at 223888 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2695944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 201728), 256, 0, UchanHR7);
	/* Moving S237_Infos (1/1), size 13 from DefaultRam at 2716328 to (size 13) L2 at 224144 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716328), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 201984), 13, 0, UchanHR8);
	/* Moving Constant_onnx__conv_1531 (1/1), size 2048 from DefaultRam at 2581984 to (size 2048) L2 at 219536 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2581984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 197376), 2048, 0, UchanHR9);
	/* Moving S240_Mul_scale (1/1), size 512 from DefaultRam at 2666904 to (size 512) L2 at 222608 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2666904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 200448), 512, 0, UchanHR10);
	/* Moving S240_Mul_shift (1/1), size 512 from DefaultRam at 2667416 to (size 512) L2 at 223120 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2667416), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 200960), 512, 0, UchanHR11);
	/* Moving Constant_onnx__conv_1534 (1/1), size 512 from DefaultRam at 2667928 to (size 512) L2 at 217232 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2667928), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 195072), 512, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_extra_0_extra_0_0_extra_0_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1525 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S234_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S234_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S234_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[99] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[99] - Start_IO;
	S234_Conv2d_256x1x1x480_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+181760)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+182784)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+183040)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+183296)) /* Infos */
	);
	AT_GraphPerf[99] = gap_cl_readhwtimer() - AT_GraphPerf[99];
	/* Moving _backbone_extra_0_extra_0_2_extra_0_2_0_conv_weights (1/1), size 131072 from DefaultRam at 309504 to (size 131072) L2 at 86160 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 309504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 64000), 131072, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1528 using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S237_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S237_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S237_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[100] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[100] - Start_IO;
	S237_Conv2d_256x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+19696)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+199424)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+201472)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+201728)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+201984)) /* Infos */
	);
	AT_GraphPerf[100] = gap_cl_readhwtimer() - AT_GraphPerf[100];
	/* Moving S240_Infos (1/1), size 13 from DefaultRam at 2716344 to (size 13) L2 at 70800 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 48640), 13, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_extra_0_extra_0_2_extra_0_2_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1531 using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S240_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S240_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S240_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[101] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[101] - Start_IO;
	S240_Conv2d_512x1x1x256_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+197376)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+200448)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+200960)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)) /* Infos */
	);
	AT_GraphPerf[101] = gap_cl_readhwtimer() - AT_GraphPerf[101];
	/* Moving _backbone_extra_1_extra_1_0_extra_1_0_0_conv_weights (1/1), size 65536 from DefaultRam at 1240832 to (size 65536) L2 at 73360 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1240832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 51200), 65536, 0, UchanHR0);
	/* Moving S243_Mul_scale (1/1), size 128 from DefaultRam at 2706680 to (size 128) L2 at 139408 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117248), 128, 0, UchanHR1);
	/* Moving S243_Mul_shift (1/1), size 128 from DefaultRam at 2706808 to (size 128) L2 at 139536 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706808), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117376), 128, 0, UchanHR2);
	/* Moving S243_Infos (1/1), size 13 from DefaultRam at 2716360 to (size 13) L2 at 139920 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716360), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117760), 13, 0, UchanHR3);
	/* Moving Constant_onnx__conv_1537 (1/1), size 512 from DefaultRam at 2668440 to (size 512) L2 at 138896 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2668440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116736), 512, 0, UchanHR4);
	/* Moving S246_Mul_scale (1/1), size 128 from DefaultRam at 2706936 to (size 128) L2 at 139664 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2706936), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117504), 128, 0, UchanHR5);
	/* Moving S246_Mul_shift (1/1), size 128 from DefaultRam at 2707064 to (size 128) L2 at 139792 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707064), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117632), 128, 0, UchanHR6);
	/* Moving S246_Infos (1/1), size 13 from DefaultRam at 2716376 to (size 13) L2 at 139936 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716376), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117776), 13, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_extra_1_extra_1_0_extra_1_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1534 using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S243_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S243_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S243_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[102] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[102] - Start_IO;
	S243_Conv2d_128x1x1x512_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+195072)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117248)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117376)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)) /* Infos */
	);
	AT_GraphPerf[102] = gap_cl_readhwtimer() - AT_GraphPerf[102];
	/* Moving Constant_onnx__conv_1540 (1/1), size 1024 from DefaultRam at 2635936 to (size 1024) L2 at 106896 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2635936), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 84736), 1024, 0, UchanHR0);
	/* Moving S249_Mul_scale (1/1), size 256 from DefaultRam at 2696200 to (size 256) L2 at 108432 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696200), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 86272), 256, 0, UchanHR1);
	/* Moving S249_Mul_shift (1/1), size 256 from DefaultRam at 2696456 to (size 256) L2 at 108688 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696456), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 86528), 256, 0, UchanHR2);
	/* Moving S249_Infos (1/1), size 13 from DefaultRam at 2716392 to (size 13) L2 at 109200 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 87040), 13, 0, UchanHR3);
	/* Moving Constant_onnx__conv_1543 (1/1), size 512 from DefaultRam at 2668952 to (size 512) L2 at 107920 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2668952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85760), 512, 0, UchanHR8);
	/* Moving S252_Mul_scale (1/1), size 128 from DefaultRam at 2707192 to (size 128) L2 at 108944 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 86784), 128, 0, UchanHR9);
	/* Moving S252_Mul_shift (1/1), size 128 from DefaultRam at 2707320 to (size 128) L2 at 109072 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 86912), 128, 0, UchanHR10);
	/* Moving S252_Infos (1/1), size 13 from DefaultRam at 2716408 to (size 13) L2 at 109216 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 87056), 13, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1537 using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S246_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S246_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S246_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[103] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[103] - Start_IO;
	S246_Conv2d_128x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2628256)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116736)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117504)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117632)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117776)) /* Infos */
	);
	AT_GraphPerf[103] = gap_cl_readhwtimer() - AT_GraphPerf[103];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1540 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S249_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S249_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S249_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[104] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[104] - Start_IO;
	S249_Conv2d_256x1x1x128_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2085120)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+84736)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+86272)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+86528)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+87040)) /* Infos */
	);
	AT_GraphPerf[104] = gap_cl_readhwtimer() - AT_GraphPerf[104];
	/* Moving S255_Mul_scale (1/1), size 128 from DefaultRam at 2707448 to (size 128) L2 at 105872 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707448), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83712), 128, 0, UchanHR0);
	/* Moving S255_Mul_shift (1/1), size 128 from DefaultRam at 2707576 to (size 128) L2 at 106000 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83840), 128, 0, UchanHR1);
	/* Moving S255_Infos (1/1), size 13 from DefaultRam at 2716424 to (size 13) L2 at 107664 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85504), 13, 0, UchanHR2);
	/* Moving Constant_onnx__conv_1549 (1/1), size 1024 from DefaultRam at 2636960 to (size 1024) L2 at 106128 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2636960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 83968), 1024, 0, UchanHR3);
	/* Moving S258_Mul_scale (1/1), size 256 from DefaultRam at 2696712 to (size 256) L2 at 107152 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 84992), 256, 0, UchanHR4);
	/* Moving S258_Mul_shift (1/1), size 256 from DefaultRam at 2696968 to (size 256) L2 at 107408 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2696968), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85248), 256, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1543 using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S252_Mul_scale using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S252_Mul_shift using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S252_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[105] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[105] - Start_IO;
	S252_Conv2d_128x1x1x256_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2117888)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85760)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+86784)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+86912)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+87056)) /* Infos */
	);
	AT_GraphPerf[105] = gap_cl_readhwtimer() - AT_GraphPerf[105];
	/* Moving S258_Infos (1/1), size 13 from DefaultRam at 2716440 to (size 13) L2 at 108048 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85888), 13, 0, UchanHR6);
	/* Moving S261_Mul_scale (1/1), size 64 from DefaultRam at 2713896 to (size 64) L2 at 107920 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713896), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85760), 64, 0, UchanHR7);
	/* Moving S261_Mul_shift (1/1), size 64 from DefaultRam at 2713960 to (size 64) L2 at 107984 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2713960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85824), 64, 0, UchanHR8);
	/* Moving S261_Infos (1/1), size 13 from DefaultRam at 2716456 to (size 13) L2 at 108064 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716456), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85904), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S255_Mul_scale using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S255_Mul_shift using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S255_Infos using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	AT_GraphPerf[106] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[106] - Start_IO;
	S255_Conv2d_128x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2629408)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2669464)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50944)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83712)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83840)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85504)) /* Infos */
	);
	AT_GraphPerf[106] = gap_cl_readhwtimer() - AT_GraphPerf[106];
	/* Moving Constant_onnx__conv_1552 (1/1), size 256 from DefaultRam at 2697224 to (size 256) L2 at 107664 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697224), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 85504), 256, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1549 using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S258_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S258_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S258_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[107] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[107] - Start_IO;
	S258_Conv2d_256x1x1x128_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50944)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2150656)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+83968)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+84992)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85248)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85888)) /* Infos */
	);
	AT_GraphPerf[107] = gap_cl_readhwtimer() - AT_GraphPerf[107];
	/* Moving S264_Mul_scale (1/1), size 64 from DefaultRam at 2714024 to (size 64) L2 at 89360 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 67200), 64, 0, UchanHR1);
	/* Moving S264_Mul_shift (1/1), size 64 from DefaultRam at 2714088 to (size 64) L2 at 89424 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 67264), 64, 0, UchanHR2);
	/* Moving S264_Infos (1/1), size 13 from DefaultRam at 2716472 to (size 13) L2 at 89488 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 67328), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1552 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S261_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S261_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S261_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[108] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[108] - Start_IO;
	S261_Conv2d_64x1x1x256_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2243232)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85504)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85760)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85824)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+85904)) /* Infos */
	);
	AT_GraphPerf[108] = gap_cl_readhwtimer() - AT_GraphPerf[108];
	/* Moving Constant_onnx__conv_1558 (1/1), size 512 from DefaultRam at 2669976 to (size 512) L2 at 81232 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2669976), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59072), 512, 0, UchanHR0);
	/* Moving S267_Mul_scale (1/1), size 128 from DefaultRam at 2707704 to (size 128) L2 at 81744 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59584), 128, 0, UchanHR4);
	/* Moving S267_Mul_shift (1/1), size 128 from DefaultRam at 2707832 to (size 128) L2 at 81872 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59712), 128, 0, UchanHR5);
	/* Moving S267_Infos (1/1), size 13 from DefaultRam at 2716488 to (size 13) L2 at 82256 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 60096), 13, 0, UchanHR6);
	/* Moving S291_Mul_scale (1/1), size 128 from DefaultRam at 2707960 to (size 128) L2 at 82000 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2707960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59840), 128, 0, UchanHR7);
	/* Moving S291_Mul_shift (1/1), size 128 from DefaultRam at 2708088 to (size 128) L2 at 82128 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59968), 128, 0, UchanHR8);
	/* Moving S291_Infos (1/1), size 13 from DefaultRam at 2716584 to (size 13) L2 at 82272 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716584), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 60112), 13, 0, UchanHR9);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_5 (1/1), size 744 from DefaultRam at 2649320 to (size 744) L2 at 96912 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2649320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74752), 744, 0, UchanHR10);
	/* Moving S361_Mul_scale (1/1), size 186 from DefaultRam at 2703424 to (size 186) L2 at 98168 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 76008), 186, 0, UchanHR11);
	/* Moving S361_Mul_shift (1/1), size 186 from DefaultRam at 2703612 to (size 186) L2 at 98356 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703612), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 76196), 186, 0, UchanHR12);
	/* Moving S361_Infos (1/1), size 13 from DefaultRam at 2716872 to (size 13) L2 at 98560 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716872), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 76400), 13, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S264_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S264_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S264_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[109] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[109] - Start_IO;
	S264_Conv2d_64x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2666328)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2697480)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50816)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+67200)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+67264)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+67328)) /* Infos */
	);
	AT_GraphPerf[109] = gap_cl_readhwtimer() - AT_GraphPerf[109];
	/* Moving S332_Mul_scale (1/1), size 256 from DefaultRam at 2698248 to (size 256) L2 at 97656 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2698248), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 75496), 256, 0, UchanHR1);
	/* Moving S332_Mul_shift (1/1), size 256 from DefaultRam at 2698504 to (size 256) L2 at 97912 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2698504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 75752), 256, 0, UchanHR2);
	/* Moving S332_Infos (1/1), size 13 from DefaultRam at 2716728 to (size 13) L2 at 98544 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 76384), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1558 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S267_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S267_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S267_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[110] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[110] - Start_IO;
	S267_Conv2d_128x1x1x64_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50816)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2424032)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59072)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59584)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59712)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+60096)) /* Infos */
	);
	AT_GraphPerf[110] = gap_cl_readhwtimer() - AT_GraphPerf[110];
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_5 (1/1), size 96 from DefaultRam at 2711656 to (size 96) L2 at 76432 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54272), 96, 0, UchanHR0);
	/* Moving S325_Mul_scale (1/1), size 24 from DefaultRam at 2714856 to (size 24) L2 at 76528 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714856), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54368), 24, 0, UchanHR4);
	/* Moving S325_Mul_shift (1/1), size 24 from DefaultRam at 2714880 to (size 24) L2 at 76552 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54392), 24, 0, UchanHR5);
	/* Moving S325_Infos (1/1), size 13 from DefaultRam at 2716680 to (size 13) L2 at 76576 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54416), 13, 0, UchanHR6);
	/* Moving S347_Mul_scale (1/1), size 128 from DefaultRam at 2708216 to (size 128) L2 at 76176 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708216), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54016), 128, 0, UchanHR14);
	/* Moving S347_Mul_shift (1/1), size 128 from DefaultRam at 2708344 to (size 128) L2 at 76304 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2708344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54144), 128, 0, UchanHR15);
	/* Moving S347_Infos (1/1), size 13 from DefaultRam at 2716792 to (size 13) L2 at 76592 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54432), 13, 0, UchanHR16);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S291_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S291_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S291_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[111] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[111] - Start_IO;
	S291_Conv2d_128x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2630560)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2671512)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50816)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59840)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59968)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+60112)) /* Infos */
	);
	AT_GraphPerf[111] = gap_cl_readhwtimer() - AT_GraphPerf[111];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_5 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S325_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S325_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S325_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[112] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[112] - Start_IO;
	S325_Conv2d_24x1x1x128(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50816)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2519392)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54272)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+156596) + 10272)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54368)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54392)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54416)) /* Infos */
	);
	AT_GraphPerf[112] = gap_cl_readhwtimer() - AT_GraphPerf[112];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S347_Mul_scale using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S347_Mul_shift using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S347_Infos using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	AT_GraphPerf[113] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[113] - Start_IO;
	S347_Conv2d_128x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2631712)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2673048)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50816)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54016)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54144)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54432)) /* Infos */
	);
	AT_GraphPerf[113] = gap_cl_readhwtimer() - AT_GraphPerf[113];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_5 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S361_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S361_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S361_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[114] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[114] - Start_IO;
	S361_Conv2d_186x1x1x128(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50816)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2183424)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74752)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+76800) + 79608)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76008)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76196)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76400)) /* Infos */
	);
	AT_GraphPerf[114] = gap_cl_readhwtimer() - AT_GraphPerf[114];
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_3 (1/1), size 96 from DefaultRam at 2711464 to (size 96) L2 at 81552 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59392), 96, 0, UchanHR0);
	/* Moving S321_Mul_scale (1/1), size 24 from DefaultRam at 2714808 to (size 24) L2 at 81648 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714808), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59488), 24, 0, UchanHR4);
	/* Moving S321_Mul_shift (1/1), size 24 from DefaultRam at 2714832 to (size 24) L2 at 81672 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59512), 24, 0, UchanHR5);
	/* Moving S321_Infos (1/1), size 13 from DefaultRam at 2716664 to (size 13) L2 at 81696 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716664), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59536), 13, 0, UchanHR6);
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_4 (1/1), size 96 from DefaultRam at 2711560 to (size 96) L2 at 80016 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711560), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 57856), 96, 0, UchanHR7);
	/* Moving S333_Mul_scale (1/1), size 24 from DefaultRam at 2714904 to (size 24) L2 at 80112 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 57952), 24, 0, UchanHR8);
	/* Moving S333_Mul_shift (1/1), size 24 from DefaultRam at 2714928 to (size 24) L2 at 80136 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714928), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 57976), 24, 0, UchanHR9);
	/* Moving S333_Infos (1/1), size 13 from DefaultRam at 2716744 to (size 13) L2 at 80160 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58000), 13, 0, UchanHR10);
	/* Moving S345_Mul_scale (1/1), size 256 from DefaultRam at 2699272 to (size 256) L2 at 79504 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 57344), 256, 0, UchanHR11);
	/* Moving S345_Mul_shift (1/1), size 256 from DefaultRam at 2699528 to (size 256) L2 at 79760 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699528), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 57600), 256, 0, UchanHR12);
	/* Moving S345_Infos (1/1), size 13 from DefaultRam at 2716776 to (size 13) L2 at 80176 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58016), 13, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S332_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S332_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S332_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[115] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[115] - Start_IO;
	S332_Conv2d_256x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2572912)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2639008)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+75496)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+75752)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76384)) /* Infos */
	);
	AT_GraphPerf[115] = gap_cl_readhwtimer() - AT_GraphPerf[115];
	/* Moving S343_Mul_scale (1/1), size 256 from DefaultRam at 2698760 to (size 256) L2 at 81040 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2698760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 256, 0, UchanHR1);
	/* Moving S343_Mul_shift (1/1), size 256 from DefaultRam at 2699016 to (size 256) L2 at 81296 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2699016), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59136), 256, 0, UchanHR2);
	/* Moving S343_Infos (1/1), size 13 from DefaultRam at 2716760 to (size 13) L2 at 81712 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59552), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_4 using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S333_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S333_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S333_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[116] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[116] - Start_IO;
	S333_Conv2d_24x1x1x256(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2438368)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+57856)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+156596) + 10224)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+57952)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+57976)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58000)) /* Infos */
	);
	AT_GraphPerf[116] = gap_cl_readhwtimer() - AT_GraphPerf[116];
	/* Moving S285_Mul_scale (1/1), size 256 from DefaultRam at 2697736 to (size 256) L2 at 77200 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697736), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55040), 256, 0, UchanHR7);
	/* Moving S285_Mul_shift (1/1), size 256 from DefaultRam at 2697992 to (size 256) L2 at 77456 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2697992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55296), 256, 0, UchanHR8);
	/* Moving S285_Infos (1/1), size 13 from DefaultRam at 2716568 to (size 13) L2 at 77712 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716568), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 55552), 13, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S345_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S345_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S345_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[117] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[117] - Start_IO;
	S345_Conv2d_256x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2577520)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2641056)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+57344)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+57600)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58016)) /* Infos */
	);
	AT_GraphPerf[117] = gap_cl_readhwtimer() - AT_GraphPerf[117];
	/* Moving _head_regression_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights (1/1), size 4608 from DefaultRam at 2481856 to (size 4608) L2 at 93328 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2481856), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 71168), 4608, 0, UchanHR10);
	/* Moving S281_Mul_scale (1/1), size 512 from DefaultRam at 2670488 to (size 512) L2 at 97936 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2670488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 75776), 512, 0, UchanHR11);
	/* Moving S281_Mul_shift (1/1), size 512 from DefaultRam at 2671000 to (size 512) L2 at 98448 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2671000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 76288), 512, 0, UchanHR12);
	/* Moving Constant_onnx__conv_1570 (1/1), size 1024 from DefaultRam at 2637984 to (size 1024) L2 at 76176 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2637984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 54016), 1024, 0, UchanHR13);
	/* Moving Constant_onnx__conv_1570_2 (1/1), size 1024 from DefaultRam at 2640032 to (size 1024) L2 at 80016 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2640032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 57856), 1024, 0, UchanHR14);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_4 (1/1), size 744 from DefaultRam at 2648576 to (size 744) L2 at 73360 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2648576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 51200), 744, 0, UchanHR15);
	/* Moving S358_Mul_scale (1/1), size 186 from DefaultRam at 2703048 to (size 186) L2 at 72336 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703048), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 50176), 186, 0, UchanHR16);
	/* Moving S358_Mul_shift (1/1), size 186 from DefaultRam at 2703236 to (size 186) L2 at 72524 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2703236), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 50364), 186, 0, UchanHR17);
	/* Moving S358_Infos (1/1), size 13 from DefaultRam at 2716856 to (size 13) L2 at 72712 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716856), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 50552), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_4 using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S358_Mul_scale using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S358_Mul_shift using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S358_Infos using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	AT_GraphPerf[118] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[118] - Start_IO;
	S358_Conv2d_186x1x1x256(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50688)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1807104)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+76800) + 79236)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50364)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50552)) /* Infos */
	);
	AT_GraphPerf[118] = gap_cl_readhwtimer() - AT_GraphPerf[118];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1570 using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S285_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S285_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S285_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[119] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[119] - Start_IO;
	S285_Conv2d_256x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2570608)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+54016)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55040)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55296)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+55552)) /* Infos */
	);
	AT_GraphPerf[119] = gap_cl_readhwtimer() - AT_GraphPerf[119];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_3 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S321_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S321_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S321_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[120] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[120] - Start_IO;
	S321_Conv2d_24x1x1x256(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2432224)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59392)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+156596) + 10080)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59488)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59512)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59536)) /* Infos */
	);
	AT_GraphPerf[120] = gap_cl_readhwtimer() - AT_GraphPerf[120];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1570_2 using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S343_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S343_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S343_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[121] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[121] - Start_IO;
	S343_Conv2d_256x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+2575216)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+57856)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59136)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59552)) /* Infos */
	);
	AT_GraphPerf[121] = gap_cl_readhwtimer() - AT_GraphPerf[121];
	/* Moving _head_regression_head_module_list_2_module_list_2_1_conv_weights (1/1), size 12288 from DefaultRam at 2366624 to (size 12288) L2 at 81040 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2366624), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 12288, 0, UchanHR0);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_3 (1/1), size 744 from DefaultRam at 2647832 to (size 744) L2 at 70800 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2647832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 48640), 744, 0, UchanHR1);
	/* Moving S355_Mul_scale (1/1), size 186 from DefaultRam at 2702672 to (size 186) L2 at 71544 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702672), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49384), 186, 0, UchanHR2);
	/* Moving S355_Mul_shift (1/1), size 186 from DefaultRam at 2702860 to (size 186) L2 at 71732 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702860), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49572), 186, 0, UchanHR3);
	/* Moving S355_Infos (1/1), size 13 from DefaultRam at 2716840 to (size 13) L2 at 71920 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716840), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 49760), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_3 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S355_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S355_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S355_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[122] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[122] - Start_IO;
	S355_Conv2d_186x1x1x256(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+50176)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+1759488)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+76800) + 78120)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49384)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49572)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+49760)) /* Infos */
	);
	AT_GraphPerf[122] = gap_cl_readhwtimer() - AT_GraphPerf[122];
	/* Moving _head_regression_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights (1/1), size 4320 from DefaultRam at 2495392 to (size 4320) L2 at 213628 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2495392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 191468), 4320, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1564 (1/1), size 1920 from DefaultRam at 2607328 to (size 1920) L2 at 217948 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2607328), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 195788), 1920, 0, UchanHR2);
	/* Moving S277_Mul_scale (1/1), size 480 from DefaultRam at 2687480 to (size 480) L2 at 219868 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2687480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 197708), 480, 0, UchanHR3);
	/* Moving S277_Mul_shift (1/1), size 480 from DefaultRam at 2687960 to (size 480) L2 at 220348 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2687960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 198188), 480, 0, UchanHR4);
	/* Moving Constant_onnx__conv_1567 (1/1), size 2048 from DefaultRam at 2584032 to (size 2048) L2 at 189052 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2584032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 166892), 2048, 0, UchanHR5);
	/* Moving S281_Infos (1/1), size 13 from DefaultRam at 2716552 to (size 13) L2 at 191244 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169084), 13, 0, UchanHR6);
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_2 (1/1), size 96 from DefaultRam at 2711368 to (size 96) L2 at 191100 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 168940), 96, 0, UchanHR7);
	/* Moving S318_Mul_scale (1/1), size 24 from DefaultRam at 2714760 to (size 24) L2 at 191196 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169036), 24, 0, UchanHR8);
	/* Moving S318_Mul_shift (1/1), size 24 from DefaultRam at 2714784 to (size 24) L2 at 191220 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714784), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169060), 24, 0, UchanHR9);
	/* Moving S318_Infos (1/1), size 13 from DefaultRam at 2716648 to (size 13) L2 at 191260 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716648), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169100), 13, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of Constant_onnx__conv_1567 using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S281_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S281_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S281_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[123] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[123] - Start_IO;
	S281_Conv2d_512x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+71168)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+166892)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+75776)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76288)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169084)) /* Infos */
	);
	AT_GraphPerf[123] = gap_cl_readhwtimer() - AT_GraphPerf[123];
	/* Moving _head_classification_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights (1/1), size 4608 from DefaultRam at 2486464 to (size 4608) L2 at 93328 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2486464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 71168), 4608, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1567_1 (1/1), size 2048 from DefaultRam at 2586080 to (size 2048) L2 at 189052 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2586080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 166892), 2048, 0, UchanHR6);
	/* Moving S330_Mul_scale (1/1), size 512 from DefaultRam at 2672024 to (size 512) L2 at 97936 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2672024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 75776), 512, 0, UchanHR10);
	/* Moving S330_Mul_shift (1/1), size 512 from DefaultRam at 2672536 to (size 512) L2 at 98448 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2672536), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 76288), 512, 0, UchanHR11);
	/* Moving S330_Infos (1/1), size 13 from DefaultRam at 2716712 to (size 13) L2 at 191244 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169084), 13, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_2_module_list_2_1_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_2 using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S318_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S318_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S318_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[124] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[124] - Start_IO;
	S318_Conv2d_24x1x1x512(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+168940)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+156596) + 9600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169036)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169060)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169100)) /* Infos */
	);
	AT_GraphPerf[124] = gap_cl_readhwtimer() - AT_GraphPerf[124];
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_2 (1/1), size 744 from DefaultRam at 2647088 to (size 744) L2 at 81040 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2647088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 744, 0, UchanHR0);
	/* Moving S352_Mul_scale (1/1), size 186 from DefaultRam at 2702296 to (size 186) L2 at 81784 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702296), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59624), 186, 0, UchanHR7);
	/* Moving S352_Mul_shift (1/1), size 186 from DefaultRam at 2702484 to (size 186) L2 at 81972 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702484), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59812), 186, 0, UchanHR8);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_classification_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1567_1 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S330_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S330_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S330_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[125] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[125] - Start_IO;
	S330_Conv2d_512x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+71168)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+166892)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+75776)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76288)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169084)) /* Infos */
	);
	AT_GraphPerf[125] = gap_cl_readhwtimer() - AT_GraphPerf[125];
	/* Moving S352_Infos (1/1), size 13 from DefaultRam at 2716824 to (size 13) L2 at 60560 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716824), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 38400), 13, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_2 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S352_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S352_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S352_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[126] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[126] - Start_IO;
	S352_Conv2d_186x1x1x512(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+48640)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+214272)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+76800) + 74400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59624)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59812)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)) /* Infos */
	);
	AT_GraphPerf[126] = gap_cl_readhwtimer() - AT_GraphPerf[126];
	/* Moving S277_Infos (1/1), size 13 from DefaultRam at 2716536 to (size 13) L2 at 200572 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716536), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 178412), 13, 0, UchanHR0);
	/* Moving _head_regression_head_module_list_1_module_list_1_1_conv_weights (1/1), size 11520 from DefaultRam at 2402912 to (size 11520) L2 at 189052 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2402912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 166892), 11520, 0, UchanHR5);
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_1 (1/1), size 96 from DefaultRam at 2711272 to (size 96) L2 at 207772 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 185612), 96, 0, UchanHR6);
	/* Moving S315_Mul_scale (1/1), size 24 from DefaultRam at 2714712 to (size 24) L2 at 207868 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 185708), 24, 0, UchanHR7);
	/* Moving S315_Mul_shift (1/1), size 24 from DefaultRam at 2714736 to (size 24) L2 at 207892 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714736), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 185732), 24, 0, UchanHR8);
	/* Moving S315_Infos (1/1), size 13 from DefaultRam at 2716632 to (size 13) L2 at 207916 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 185756), 13, 0, UchanHR9);
	/* Moving Constant_onnx__conv_1564_1 (1/1), size 1920 from DefaultRam at 2609248 to (size 1920) L2 at 204892 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2609248), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 182732), 1920, 0, UchanHR10);
	/* Moving S328_Mul_scale (1/1), size 480 from DefaultRam at 2688440 to (size 480) L2 at 206812 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2688440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 184652), 480, 0, UchanHR11);
	/* Moving S328_Mul_shift (1/1), size 480 from DefaultRam at 2688920 to (size 480) L2 at 207292 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2688920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 185132), 480, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1564 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S277_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S277_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S277_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[127] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[127] - Start_IO;
	S277_Conv2d_480x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+191468)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+195788)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+197708)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+198188)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+178412)) /* Infos */
	);
	AT_GraphPerf[127] = gap_cl_readhwtimer() - AT_GraphPerf[127];
	/* Moving _head_classification_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights (1/1), size 4320 from DefaultRam at 2499712 to (size 4320) L2 at 200572 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2499712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 178412), 4320, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_1_module_list_1_1_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_1 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S315_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S315_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S315_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[128] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[128] - Start_IO;
	S315_Conv2d_24x1x1x480(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+166892)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+185612)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+156596) + 7680)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+185708)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+185732)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+185756)) /* Infos */
	);
	AT_GraphPerf[128] = gap_cl_readhwtimer() - AT_GraphPerf[128];
	/* Moving S270_Mul_shift (1/1), size 672 from DefaultRam at 2663088 to (size 672) L2 at 192484 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2663088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 170324), 672, 0, UchanHR1);
	/* Moving S328_Infos (1/1), size 13 from DefaultRam at 2716696 to (size 13) L2 at 189052 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716696), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 166892), 13, 0, UchanHR2);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_1 (1/1), size 744 from DefaultRam at 2646344 to (size 744) L2 at 191740 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2646344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 169580), 744, 0, UchanHR3);
	/* Moving S349_Mul_scale (1/1), size 186 from DefaultRam at 2701920 to (size 186) L2 at 193156 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 170996), 186, 0, UchanHR4);
	/* Moving S349_Mul_shift (1/1), size 186 from DefaultRam at 2702108 to (size 186) L2 at 193344 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2702108), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 171184), 186, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_classification_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1564_1 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S328_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S328_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S328_Infos using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	AT_GraphPerf[129] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[129] - Start_IO;
	S328_Conv2d_480x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+178412)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+182732)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184652)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+185132)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+166892)) /* Infos */
	);
	AT_GraphPerf[129] = gap_cl_readhwtimer() - AT_GraphPerf[129];
	/* Moving _head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights (1/1), size 6048 from DefaultRam at 2450560 to (size 6048) L2 at 37520 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2450560), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15360), 6048, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1561 (1/1), size 2688 from DefaultRam at 2547472 to (size 2688) L2 at 189052 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 166892), 2688, 0, UchanHR2);
	/* Moving S270_Mul_scale (1/1), size 672 from DefaultRam at 2662416 to (size 672) L2 at 59792 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2662416), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 37632), 672, 0, UchanHR6);
	/* Moving S270_Infos (1/1), size 13 from DefaultRam at 2716504 to (size 13) L2 at 43568 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21408), 13, 0, UchanHR7);
	/* Moving _head_regression_head_module_list_0_module_list_0_1_conv_weights (1/1), size 16128 from DefaultRam at 2259616 to (size 16128) L2 at 43664 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2259616), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21504), 16128, 0, UchanHR8);
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias (1/1), size 96 from DefaultRam at 2711176 to (size 96) L2 at 60464 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2711176), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 38304), 96, 0, UchanHR9);
	/* Moving S349_Infos (1/1), size 13 from DefaultRam at 2716808 to (size 13) L2 at 43584 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716808), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21424), 13, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_1 using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S349_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S349_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S349_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[130] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[130] - Start_IO;
	S349_Conv2d_186x1x1x480(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+124992)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+169580)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+76800) + 59520)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+170996)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+171184)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21424)) /* Infos */
	);
	AT_GraphPerf[130] = gap_cl_readhwtimer() - AT_GraphPerf[130];
	/* Moving S273_Mul_scale (1/1), size 24 from DefaultRam at 2714664 to (size 24) L2 at 60560 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714664), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 38400), 24, 0, UchanHR3);
	/* Moving S273_Mul_shift (1/1), size 24 from DefaultRam at 2714688 to (size 24) L2 at 60584 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2714688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 38424), 24, 0, UchanHR4);
	/* Moving S273_Infos (1/1), size 13 from DefaultRam at 2716520 to (size 13) L2 at 60608 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 38448), 13, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1561 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S270_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S270_Mul_shift using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S270_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[131] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[131] - Start_IO;
	S270_Conv2d_672x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15360)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+166892)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+215040)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+37632)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+170324)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21408)) /* Infos */
	);
	AT_GraphPerf[131] = gap_cl_readhwtimer() - AT_GraphPerf[131];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_0_module_list_0_1_conv_weights using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S273_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S273_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S273_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[132] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[132] - Start_IO;
	S273_Conv2d_24x1x1x672(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+215040)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21504)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38304)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156596)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38424)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+38448)) /* Infos */
	);
	AT_GraphPerf[132] = gap_cl_readhwtimer() - AT_GraphPerf[132];
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias (1/1), size 744 from DefaultRam at 2645600 to (size 744) L2 at 54416 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2645600), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 32256), 744, 0, UchanHR0);
	/* Moving _sub (1/1), size 2574 from DefaultRam at 2552848 to (size 2574) L2 at 42760 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552848), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 20600), 2574, 0, UchanHR1);
	/* Moving _add (1/1), size 2574 from DefaultRam at 2555424 to (size 2574) L2 at 45336 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23176), 2574, 0, UchanHR2);
	/* Moving S312_Mul_scale (1/1), size 186 from DefaultRam at 2701544 to (size 186) L2 at 55160 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701544), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 33000), 186, 0, UchanHR3);
	/* Moving S312_Mul_shift (1/1), size 186 from DefaultRam at 2701732 to (size 186) L2 at 55348 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2701732), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 33188), 186, 0, UchanHR4);
	/* Moving S312_Infos (1/1), size 13 from DefaultRam at 2716616 to (size 13) L2 at 55536 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716616), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 33376), 13, 0, UchanHR5);
	/* Moving _sub_1_2 (1/1), size 2574 from DefaultRam at 2565728 to (size 2574) L2 at 47912 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25752), 2574, 0, UchanHR6);
	AT_GraphPerf[133] = gap_cl_readhwtimer();
	S336_Op_expr_2(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+156596)), /* expr_2_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* expr_2_out_0 */
	);
	AT_GraphPerf[133] = gap_cl_readhwtimer() - AT_GraphPerf[133];
	/* Moving S364_Infos (1/1), size 13 from DefaultRam at 2716888 to (size 13) L2 at 55552 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716888), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 33392), 13, 0, UchanHR7);
	AT_GraphPerf[134] = gap_cl_readhwtimer();
	S337_Op__Split(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+18024)), /* Out1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15448)), /* Out2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12872)), /* Out3 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10296)) /* Out4 */
	);
	AT_GraphPerf[134] = gap_cl_readhwtimer() - AT_GraphPerf[134];
	/* Moving _sub_1 (1/1), size 2574 from DefaultRam at 2558000 to (size 2574) L2 at 22160 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 2574, 0, UchanHR8);
	/* Moving _add_1 (1/1), size 2574 from DefaultRam at 2560576 to (size 2574) L2 at 24736 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2576), 2574, 0, UchanHR9);
	/* Moving S311_Infos (1/1), size 13 from DefaultRam at 2716600 to (size 13) L2 at 32400 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2716600), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 10240), 13, 0, UchanHR10);
	/* Moving _sub_1_1 (1/1), size 2574 from DefaultRam at 2563152 to (size 2574) L2 at 27312 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 5152), 2574, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _sub using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of _add using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of _sub_1_2 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[135] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[135] - Start_IO;
	S373_Op_expr_0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+18024)), /* expr_0_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20600)), /* expr_0_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23176)), /* expr_0_in_2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25752)), /* expr_0_in_3 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12872)), /* expr_0_in_4 */
		((signed char * __restrict__) Output_1), /* expr_0_out_0 */
		((signed char * __restrict__) Output_3) /* expr_0_out_1 */
	);
	AT_GraphPerf[135] = gap_cl_readhwtimer() - AT_GraphPerf[135];
	/* Moving _head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights (1/1), size 6048 from DefaultRam at 2456608 to (size 6048) L2 at 40184 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2456608), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 18024), 6048, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1561_1 (1/1), size 2688 from DefaultRam at 2550160 to (size 2688) L2 at 46232 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 24072), 2688, 0, UchanHR2);
	/* Moving S311_Mul_scale (1/1), size 672 from DefaultRam at 2663760 to (size 672) L2 at 35032 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2663760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12872), 672, 0, UchanHR6);
	/* Moving S311_Mul_shift (1/1), size 672 from DefaultRam at 2664432 to (size 672) L2 at 35704 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2664432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13544), 672, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _sub_1 using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of _add_1 using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of _sub_1_1 using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[136] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[136] - Start_IO;
	S367_Op_expr_1(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15448)), /* expr_1_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* expr_1_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2576)), /* expr_1_in_2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5152)), /* expr_1_in_3 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10296)), /* expr_1_in_4 */
		((signed char * __restrict__) Output_2), /* expr_1_out_0 */
		((signed char * __restrict__) Output_4) /* expr_1_out_1 */
	);
	AT_GraphPerf[136] = gap_cl_readhwtimer() - AT_GraphPerf[136];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1561_1 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S311_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S311_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S311_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[137] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[137] - Start_IO;
	S311_Conv2d_672x3x3x1_Relu6(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+18024)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+24072)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+215040)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12872)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13544)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)) /* Infos */
	);
	AT_GraphPerf[137] = gap_cl_readhwtimer() - AT_GraphPerf[137];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S312_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S312_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S312_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[138] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[138] - Start_IO;
	S312_Conv2d_186x1x1x672(
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+215040)), /* In1 */
		((signed char * __restrict__) (Mobv3SSDLite_L3_Memory+0)), /* In2 */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+32256)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+33000)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+33188)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+33376)) /* Infos */
	);
	AT_GraphPerf[138] = gap_cl_readhwtimer() - AT_GraphPerf[138];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S364_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[139] = gap_cl_readhwtimer();
	AT_GraphPerf[140] += AT_GraphPerf[139] - Start_IO;
	S364_SoftMax(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+76800)), /* In */
		((signed short * __restrict__) Output_5), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+33392)) /* Infos */
	);
	AT_GraphPerf[139] = gap_cl_readhwtimer() - AT_GraphPerf[139];
	AT_GraphPerf_CNN_Total = gap_cl_readhwtimer() - AT_GraphPerf_CNN_Total;
	return 0;
}
#pragma GCC pop_options
