
---------- Begin Simulation Statistics ----------
final_tick                                58360501500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 311629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707144                       # Number of bytes of host memory used
host_op_rate                                   526374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.70                       # Real time elapsed on the host
host_tick_rate                             1174205267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15488534                       # Number of instructions simulated
sim_ops                                      26161897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058361                       # Number of seconds simulated
sim_ticks                                 58360501500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745646                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15488534                       # Number of instructions committed
system.cpu.committedOps                      26161897                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 93629.587873                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 93629.587873                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  45767078848                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  45767078848                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       488810                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       488810                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97800.370283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97800.370283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96901.889069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96901.889069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8182112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8182112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11647828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11647828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       119098                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119098                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11485199500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11485199500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       118524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       118524                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118167.657332                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118167.657332                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3856756000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3856756000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34925.415921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34925.415921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106420.217848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106420.217848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7532893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7532893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8430716000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8430716000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       241392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       236159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       236159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    556897000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    556897000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5233                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs   101.422925                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        25660                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55697.923659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55697.923659                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97304.366622                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97304.366622                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15715005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15715005                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  20078544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20078544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022425                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       360490                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         360490                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       236733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       236733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12042096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12042096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       123757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       123757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51073.809294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51073.809294                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101658.317082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 93629.587873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95575.718334                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15715007                       # number of overall hits
system.cpu.dcache.overall_hits::total        15715007                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  20078544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20078544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024406                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       393128                       # number of overall misses
system.cpu.dcache.overall_misses::total        393128                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       236733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       236733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15898852500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  45767078848                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61665931348                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       156395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       488810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       645205                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued       704172                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           39                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       704231                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         16749                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 644180                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             25.356648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32861474                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.933277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   727.293265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.288021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.710247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          582                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.568359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            645204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32861474                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.226542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16360211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             71220                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       560765                       # number of writebacks
system.cpu.dcache.writebacks::total            560765                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8333850                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36529                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80691.911386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80691.911386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79691.911386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79691.911386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156623000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156623000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1941                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80691.911386                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80691.911386                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79691.911386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79691.911386                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    156623000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156623000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1941                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80691.911386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80691.911386                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79691.911386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79691.911386                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22377897                       # number of overall hits
system.cpu.icache.overall_hits::total        22377897                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    156623000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156623000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1941                       # number of overall misses
system.cpu.icache.overall_misses::total          1941                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154682000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154682000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1941                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1430                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11530.055641                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44761617                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.665786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44761617                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           503.665786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22379838                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1430                       # number of writebacks
system.cpu.icache.writebacks::total              1430                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22379838                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        116721003                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               116721002.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6365008                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4392252                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115277                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505740                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505740                       # number of float instructions
system.cpu.num_fp_register_reads              6354554                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219180                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26081776                       # Number of integer alu accesses
system.cpu.num_int_insts                     26081776                       # number of integer instructions
system.cpu.num_int_register_reads            66840902                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12453622                       # number of times the integer registers were written
system.cpu.num_load_insts                     8333817                       # Number of load instructions
system.cpu.num_mem_refs                      16108098                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9963991     38.09%     38.16% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.16% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11742      0.04%     38.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6342      0.02%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::MemRead                  4140854     15.83%     54.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.72%     59.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192963     16.03%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   26161897                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     58360501500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87037.878788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87037.878788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77037.878788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77037.878788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.884080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132197000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132197000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.884080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1716                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          5233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116663.118280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116663.118280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 106663.118280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106663.118280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   583                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    542483500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     542483500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.888592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            4650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4650                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    495983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    495983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.888592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         4650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4650                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       151162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       488810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        639972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104145.676217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 94448.749274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96687.388902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94145.676217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 84448.749274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86687.388902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher         7728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  15038531500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  45437593198                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60476124698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.955260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.984190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.977357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       144399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       481082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          625481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13594541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  40626773198                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  54221314698                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.955260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.984190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.977357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       144399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       481082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       625481                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1430                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       560765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       560765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560765                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           156395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       488810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               647146                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87037.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104536.192796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 94448.749274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96808.191220                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77037.878788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94536.192796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 84448.749274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86808.191220                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7346                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher         7728                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15299                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    149357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15581015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  45437593198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61167965198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.884080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.953029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.984190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976359                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             149049                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       481082                       # number of demand (read+write) misses
system.l2.demand_misses::total                 631847                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132197000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14090525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  40626773198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54849495198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.884080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.953029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.984190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        149049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       481082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            631847                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          156395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       488810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              647146                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 87037.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104536.192796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 94448.749274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96808.191220                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77037.878788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94536.192796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 84448.749274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86808.191220                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 225                       # number of overall hits
system.l2.overall_hits::.cpu.data                7346                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher         7728                       # number of overall hits
system.l2.overall_hits::total                   15299                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    149357000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15581015000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  45437593198                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61167965198                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.884080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.953029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.984190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976359                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1716                       # number of overall misses
system.l2.overall_misses::.cpu.data            149049                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       481082                       # number of overall misses
system.l2.overall_misses::total                631847                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    132197000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14090525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  40626773198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54849495198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.884080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.953029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.984190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       149049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       481082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           631847                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         599381                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         5365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7792                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.045005                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10974133                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       4.179578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.055989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8668.956378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 22098.511763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.264556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.674393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941275                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         17100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15668                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.521851                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.478149                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    632149                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10974133                       # Number of tag accesses
system.l2.tags.tagsinuse                 30843.703709                       # Cycle average of tags in use
system.l2.tags.total_refs                     1292748                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              526189                       # number of writebacks
system.l2.writebacks::total                    526189                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      50396.18                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45085.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    526187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    481082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26335.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       692.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    692.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       577.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    577.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.95                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         9.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1881821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1881821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1881821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         163451920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    527569970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             692903710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      577033561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1881821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        163451920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    527569970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1269937271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      577033561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            577033561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       206008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    359.716050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.138404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.472071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41741     20.26%     20.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43043     20.89%     41.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41386     20.09%     61.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34999     16.99%     78.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13024      6.32%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3779      1.83%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          796      0.39%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          855      0.42%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26385     12.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206008                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               40430464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                40438208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33674752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33675968                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9539136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     30789248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40438208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33675968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33675968                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       149049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       481082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36177.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52689.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     42750.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9531392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     30789248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1881820.703682609601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 163319227.131727099419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 527569969.562376022339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62079956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7853279885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  20566308136                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       526187                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2542769.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33674752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 577012724.950624346733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1337972309317                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        32415                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1712225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             494263                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        32415                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          149049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       481082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              631847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       526187                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             526187                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    82.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             40370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33580                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000349588750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        32415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.488632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.112443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.705809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        32410     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  477366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  152385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    631847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631847                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      631847                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 80.73                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   509980                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3158630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   58360486500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             28481667977                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  16636805477                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        32415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.701823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29066     89.67%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      0.23%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2377      7.33%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              890      2.75%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   526187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526187                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     526187                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.98                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  441897                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6313143870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                734977320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     15194908950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            587.461021                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    460969247                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1775800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5052705999                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4896906379                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12851679646                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  33322440229                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            469618560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                390626940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1880373600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2255097600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4197991200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1465151220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            34284519810                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          43272014107                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1373079240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6363666390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                735984060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     15139466760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            587.024262                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    459233251                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1770340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5213748999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4756842667                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12959876127                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  33200460456                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            465352800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                391173420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1826636160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2255426040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4185083760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1512828360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34259030310                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          43171052122                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1373517720                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1862529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1862529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1862529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74114176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74114176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74114176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3391603701                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3327268251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            631847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  631847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              631847                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       598838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1230682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             627197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       526187                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72648                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4650                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4650                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        627197                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1934589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1939901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     77182016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77397760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58360501500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1395243379                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2911500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         967806000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33676096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1246527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000444                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1245974     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    553      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1246527                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       645611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1292756                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            544                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          599381                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            641912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1086954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          156607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       639972                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
