enum {
	CH341_PACKET_LENGTH     = 0x20,

	CH341A_CMD_SET_OUTPUT   = 0xa1,
	CH341A_CMD_IO_ADDR      = 0xa2,
	CH341A_CMD_PRINT_OUT    = 0xa3,
	CH341A_CMD_SPI_STREAM   = 0xa8,
	CH341A_CMD_SIO_STREAM   = 0xa9,
	CH341A_CMD_I2C_STREAM   = 0xaa,
	CH341A_CMD_UIO_STREAM   = 0xab,

	CH341A_CMD_I2C_STM_STA  = 0x74,
	CH341A_CMD_I2C_STM_STO  = 0x75,
	CH341A_CMD_I2C_STM_OUT  = 0x80,
	CH341A_CMD_I2C_STM_IN   = 0xc0,
	CH341A_CMD_I2C_STM_MAX  = CH341_PACKET_LENGTH,
	CH341A_CMD_I2C_STM_SET  = 0x60,
	CH341A_CMD_I2C_STM_US   = 0x40,
	CH341A_CMD_I2C_STM_MS   = 0x50,
	CH341A_CMD_I2C_STM_DLY  = 0x0f,
	CH341A_CMD_I2C_STM_END  = 0x00,

	CH341A_CMD_UIO_STM_IN   = 0x00,
	CH341A_CMD_UIO_STM_DIR  = 0x40,
	CH341A_CMD_UIO_STM_OUT  = 0x80,
	CH341A_CMD_UIO_STM_US   = 0xc0,
	CH341A_CMD_UIO_STM_END  = 0x20,

	CH341A_STM_I2C_20K      = 0x00,
	CH341A_STM_I2C_100K     = 0x01,
	CH341A_STM_I2C_400K     = 0x02,
	CH341A_STM_I2C_750K     = 0x03,
	CH341A_STM_SPI_DBL      = 0x04
};
