{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770396979793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770396979794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:56:19 2026 " "Processing started: Fri Feb 06 11:56:19 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770396979794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770396979794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770396979794 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770396980951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981900 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-logic " "Found design unit 1: reset_circuit-logic" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reset_circuit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981905 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_test_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_sim-logic " "Found design unit 1: cpu_test_sim-logic" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981917 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_sim " "Found entity 1: cpu_test_sim" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-logic " "Found design unit 1: cpu1-logic" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981929 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upper_zero_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upper_zero_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upper_zero_extender-logic " "Found design unit 1: upper_zero_extender-logic" {  } { { "upper_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/upper_zero_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981933 ""} { "Info" "ISGN_ENTITY_NAME" "1 upper_zero_extender " "Found entity 1: upper_zero_extender" {  } { { "upper_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/upper_zero_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-logic " "Found design unit 1: register32-logic" {  } { { "register32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981944 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-logic " "Found design unit 1: register1-logic" {  } { { "register1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981955 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reducer-logic " "Found design unit 1: reducer-logic" {  } { { "reducer.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reducer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981959 ""} { "Info" "ISGN_ENTITY_NAME" "1 reducer " "Found entity 1: reducer" {  } { { "reducer.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reducer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-logic " "Found design unit 1: pc-logic" {  } { { "pc.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981962 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-logic " "Found design unit 1: mux4to1-logic" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981966 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logic " "Found design unit 1: mux2to1-logic" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981969 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lower_zero_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lower_zero_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lower_zero_extender-logic " "Found design unit 1: lower_zero_extender-logic" {  } { { "lower_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/lower_zero_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981980 ""} { "Info" "ISGN_ENTITY_NAME" "1 lower_zero_extender " "Found entity 1: lower_zero_extender" {  } { { "lower_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/lower_zero_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4-logic " "Found design unit 1: fulladder4-logic" {  } { { "fulladder4.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981984 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4 " "Found entity 1: fulladder4" {  } { { "fulladder4.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder32-logic " "Found design unit 1: fulladder32-logic" {  } { { "fulladder32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981987 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder32 " "Found entity 1: fulladder32" {  } { { "fulladder32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder16-logic " "Found design unit 1: fulladder16-logic" {  } { { "fulladder16.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981998 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder16 " "Found entity 1: fulladder16" {  } { { "fulladder16.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396981998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396981998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder1-logic " "Found design unit 1: fulladder1-logic" {  } { { "fulladder1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982002 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder1 " "Found entity 1: fulladder1" {  } { { "fulladder1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396982002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-logic " "Found design unit 1: data_memory-logic" {  } { { "data_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982005 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396982005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982009 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396982009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-logic " "Found design unit 1: control-logic" {  } { { "control.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982022 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396982022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-logic " "Found design unit 1: alu-logic" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982026 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396982026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_test_sim " "Elaborating entity \"cpu_test_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770396982188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "cpu_test_sim.vhd" "main_memory" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770396982426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.mif " "Parameter \"init_file\" = \"system_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_port " "Parameter \"operation_mode\" = \"SINGLE_port\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982427 ""}  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770396982427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04d1 " "Found entity 1: altsyncram_04d1" {  } { { "db/altsyncram_04d1.tdf" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/altsyncram_04d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396982519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396982519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04d1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated " "Elaborating entity \"altsyncram_04d1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "cpu_test_sim.vhd" "main_processor" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982541 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(19) " "VHDL Signal Declaration warning at cpu1.vhd(19): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770396982562 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out7 cpu1.vhd(90) " "VHDL Signal Declaration warning at cpu1.vhd(90): used implicit default value for signal \"out7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770396982562 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out6 cpu1.vhd(90) " "VHDL Signal Declaration warning at cpu1.vhd(90): used implicit default value for signal \"out6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770396982562 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memOut cpu1.vhd(91) " "Verilog HDL or VHDL warning at cpu1.vhd(91): object \"memOut\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770396982562 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memIn cpu1.vhd(91) " "Verilog HDL or VHDL warning at cpu1.vhd(91): object \"memIn\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770396982562 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memAddr cpu1.vhd(92) " "Verilog HDL or VHDL warning at cpu1.vhd(92): object \"memAddr\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770396982562 "|cpu_test_sim|cpu1:main_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:dat " "Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:dat\"" {  } { { "cpu1.vhd" "dat" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 cpu1:main_processor\|datapath:dat\|register32:A " "Elaborating entity \"register32\" for hierarchy \"cpu1:main_processor\|datapath:dat\|register32:A\"" {  } { { "datapath.vhd" "A" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 cpu1:main_processor\|datapath:dat\|register1:C " "Elaborating entity \"register1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|register1:C\"" {  } { { "datapath.vhd" "C" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:dat\|pc:ProgramCounter " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:dat\|pc:ProgramCounter\"" {  } { { "datapath.vhd" "ProgramCounter" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr pc.vhd(24) " "VHDL Process Statement warning at pc.vhd(24): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770396982625 "|datapath|pc:ProgramCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 cpu1:main_processor\|datapath:dat\|mux2to1:MuxA " "Elaborating entity \"mux2to1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|mux2to1:MuxA\"" {  } { { "datapath.vhd" "MuxA" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 cpu1:main_processor\|datapath:dat\|mux4to1:MuxData " "Elaborating entity \"mux4to1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|mux4to1:MuxData\"" {  } { { "datapath.vhd" "MuxData" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upper_zero_extender cpu1:main_processor\|datapath:dat\|upper_zero_extender:UpperImm " "Elaborating entity \"upper_zero_extender\" for hierarchy \"cpu1:main_processor\|datapath:dat\|upper_zero_extender:UpperImm\"" {  } { { "datapath.vhd" "UpperImm" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lower_zero_extender cpu1:main_processor\|datapath:dat\|lower_zero_extender:LowerImm " "Elaborating entity \"lower_zero_extender\" for hierarchy \"cpu1:main_processor\|datapath:dat\|lower_zero_extender:LowerImm\"" {  } { { "datapath.vhd" "LowerImm" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reducer cpu1:main_processor\|datapath:dat\|reducer:Red " "Elaborating entity \"reducer\" for hierarchy \"cpu1:main_processor\|datapath:dat\|reducer:Red\"" {  } { { "datapath.vhd" "Red" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu1:main_processor\|datapath:dat\|data_memory:DataMemory " "Elaborating entity \"data_memory\" for hierarchy \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\"" {  } { { "datapath.vhd" "DataMemory" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu1:main_processor\|datapath:dat\|alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\"" {  } { { "datapath.vhd" "ALU0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_result alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"add_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770396982698 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_cout alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"add_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770396982698 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result alu.vhd(49) " "VHDL Process Statement warning at alu.vhd(49): signal \"sub_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770396982698 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_cout alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): signal \"sub_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770396982698 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_result alu.vhd(62) " "VHDL Process Statement warning at alu.vhd(62): signal \"reg_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770396982698 "|datapath|alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder32 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add " "Elaborating entity \"fulladder32\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\"" {  } { { "alu.vhd" "add" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder16 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0 " "Elaborating entity \"fulladder16\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\"" {  } { { "fulladder32.vhd" "cycle0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0 " "Elaborating entity \"fulladder4\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0\"" {  } { { "fulladder16.vhd" "cycle0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0\|fulladder1:cycle0 " "Elaborating entity \"fulladder1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0\|fulladder1:cycle0\"" {  } { { "fulladder4.vhd" "cycle0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:control_unit " "Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:control_unit\"" {  } { { "cpu1.vhd" "control_unit" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:reset " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:reset\"" {  } { { "cpu1.vhd" "reset" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396982854 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0 " "Inferred dual-clock RAM node \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1770396983377 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770396983654 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1770396983654 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1770396983654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770396983687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770396983687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8j1 " "Found entity 1: altsyncram_s8j1" {  } { { "db/altsyncram_s8j1.tdf" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/altsyncram_s8j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770396983757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770396983757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770396984534 "|cpu_test_sim|wEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "wen_mem GND " "Pin \"wen_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770396984534 "|cpu_test_sim|wen_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "en_mem GND " "Pin \"en_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770396984534 "|cpu_test_sim|en_mem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770396984534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770396984691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770396986241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770396986241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "954 " "Implemented 954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770396986573 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770396986573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "681 " "Implemented 681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770396986573 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1770396986573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770396986573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770396986603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:56:26 2026 " "Processing ended: Fri Feb 06 11:56:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770396986603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770396986603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770396986603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770396986603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770396988420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770396988421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:56:27 2026 " "Processing started: Fri Feb 06 11:56:27 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770396988421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770396988421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770396988421 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770396989240 ""}
{ "Info" "0" "" "Project  = RV32I" {  } {  } 0 0 "Project  = RV32I" 0 0 "Fitter" 0 0 1770396989240 ""}
{ "Info" "0" "" "Revision = RV32I" {  } {  } 0 0 "Revision = RV32I" 0 0 "Fitter" 0 0 1770396989240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1770396989331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RV32I EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RV32I\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770396989345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770396989389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770396989390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770396989390 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a0 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a1 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a2 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a3 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a4 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a5 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a6 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a7 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a8 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a9 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a10 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a11 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a12 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a13 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a14 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a15 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a16 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a17 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a18 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a19 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a20 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a21 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a22 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a23 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a24 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a25 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a26 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a27 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a28 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a29 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a30 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a31 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1770396989486 "|cpu_test_sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1770396989486 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770396989697 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770396989716 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770396990295 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770396990295 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2821 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770396990299 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2823 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770396990299 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2825 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770396990299 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2827 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770396990299 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2829 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770396990299 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770396990299 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770396990300 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1770396990307 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "No exact pin location assignment(s) for 209 pins of 209 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[0\] " "Pin outA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[1\] " "Pin outA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[2\] " "Pin outA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[3\] " "Pin outA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[4\] " "Pin outA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[5\] " "Pin outA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[6\] " "Pin outA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[6] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[7\] " "Pin outA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[7] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[8\] " "Pin outA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[8] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[9\] " "Pin outA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[9] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[10\] " "Pin outA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[10] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[11\] " "Pin outA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[11] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[12\] " "Pin outA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[12] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[13\] " "Pin outA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[13] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[14\] " "Pin outA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[14] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[15\] " "Pin outA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[15] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[16\] " "Pin outA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[16] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[17\] " "Pin outA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[17] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[18\] " "Pin outA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[18] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[19\] " "Pin outA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[19] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[20\] " "Pin outA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[20] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[21\] " "Pin outA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[21] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[22\] " "Pin outA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[22] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[23\] " "Pin outA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[23] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[24\] " "Pin outA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[24] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[25\] " "Pin outA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[25] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[26\] " "Pin outA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[26] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[27\] " "Pin outA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[27] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[28\] " "Pin outA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[28] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[29\] " "Pin outA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[29] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[30\] " "Pin outA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[30] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[31\] " "Pin outA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outA[31] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[0\] " "Pin outB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[1\] " "Pin outB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[2\] " "Pin outB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[3\] " "Pin outB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[4\] " "Pin outB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[5\] " "Pin outB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[6\] " "Pin outB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[6] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[7\] " "Pin outB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[7] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[8\] " "Pin outB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[8] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[9\] " "Pin outB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[9] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[10\] " "Pin outB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[10] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[11\] " "Pin outB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[11] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[12\] " "Pin outB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[12] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[13\] " "Pin outB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[13] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[14\] " "Pin outB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[14] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[15\] " "Pin outB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[15] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[16\] " "Pin outB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[16] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[17\] " "Pin outB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[17] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[18\] " "Pin outB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[18] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[19\] " "Pin outB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[19] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[20\] " "Pin outB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[20] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[21\] " "Pin outB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[21] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[22\] " "Pin outB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[22] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[23\] " "Pin outB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[23] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[24\] " "Pin outB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[24] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[25\] " "Pin outB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[25] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[26\] " "Pin outB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[26] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[27\] " "Pin outB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[27] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[28\] " "Pin outB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[28] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[29\] " "Pin outB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[29] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[30\] " "Pin outB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[30] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[31\] " "Pin outB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outB[31] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC " "Pin outC not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outC } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ " "Pin outZ not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outZ } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[0\] " "Pin outIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[1\] " "Pin outIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[2\] " "Pin outIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[3\] " "Pin outIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[4\] " "Pin outIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[5\] " "Pin outIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[6\] " "Pin outIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[6] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[7\] " "Pin outIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[7] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[8\] " "Pin outIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[8] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[9\] " "Pin outIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[9] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[10\] " "Pin outIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[10] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[11\] " "Pin outIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[11] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[12\] " "Pin outIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[12] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[13\] " "Pin outIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[13] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[14\] " "Pin outIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[14] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[15\] " "Pin outIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[15] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[16\] " "Pin outIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[16] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[17\] " "Pin outIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[17] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[18\] " "Pin outIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[18] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[19\] " "Pin outIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[19] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[20\] " "Pin outIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[20] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[21\] " "Pin outIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[21] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[22\] " "Pin outIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[22] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[23\] " "Pin outIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[23] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[24\] " "Pin outIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[24] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[25\] " "Pin outIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[25] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[26\] " "Pin outIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[26] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[27\] " "Pin outIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[27] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[28\] " "Pin outIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[28] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[29\] " "Pin outIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[29] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[30\] " "Pin outIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[30] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[31\] " "Pin outIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outIR[31] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[0\] " "Pin outPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[1\] " "Pin outPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[2\] " "Pin outPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[3\] " "Pin outPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[4\] " "Pin outPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[5\] " "Pin outPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[6\] " "Pin outPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[6] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[7\] " "Pin outPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[7] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[8\] " "Pin outPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[8] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[9\] " "Pin outPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[9] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[10\] " "Pin outPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[10] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[11\] " "Pin outPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[11] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[12\] " "Pin outPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[12] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[13\] " "Pin outPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[13] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[14\] " "Pin outPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[14] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[15\] " "Pin outPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[15] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[16\] " "Pin outPC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[16] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[17\] " "Pin outPC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[17] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[18\] " "Pin outPC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[18] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[19\] " "Pin outPC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[19] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[20\] " "Pin outPC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[20] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[21\] " "Pin outPC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[21] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[22\] " "Pin outPC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[22] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[23\] " "Pin outPC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[23] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[24\] " "Pin outPC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[24] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[25\] " "Pin outPC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[25] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[26\] " "Pin outPC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[26] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[27\] " "Pin outPC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[27] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[28\] " "Pin outPC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[28] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[29\] " "Pin outPC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[29] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[30\] " "Pin outPC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[30] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[31\] " "Pin outPC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { outPC[31] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[0\] " "Pin addrOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addrOut[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[1\] " "Pin addrOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addrOut[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[2\] " "Pin addrOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addrOut[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[3\] " "Pin addrOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addrOut[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[4\] " "Pin addrOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addrOut[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[5\] " "Pin addrOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addrOut[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wEn " "Pin wEn not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wEn } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wEn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[0\] " "Pin memDataOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[1\] " "Pin memDataOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[2\] " "Pin memDataOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[3\] " "Pin memDataOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[4\] " "Pin memDataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[5\] " "Pin memDataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[6\] " "Pin memDataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[6] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[7\] " "Pin memDataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[7] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[8\] " "Pin memDataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[8] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[9\] " "Pin memDataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[9] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[10\] " "Pin memDataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[10] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[11\] " "Pin memDataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[11] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[12\] " "Pin memDataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[12] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[13\] " "Pin memDataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[13] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[14\] " "Pin memDataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[14] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[15\] " "Pin memDataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[15] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[16\] " "Pin memDataOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[16] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[17\] " "Pin memDataOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[17] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[18\] " "Pin memDataOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[18] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[19\] " "Pin memDataOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[19] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[20\] " "Pin memDataOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[20] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[21\] " "Pin memDataOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[21] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[22\] " "Pin memDataOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[22] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[23\] " "Pin memDataOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[23] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[24\] " "Pin memDataOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[24] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[25\] " "Pin memDataOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[25] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[26\] " "Pin memDataOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[26] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[27\] " "Pin memDataOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[27] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[28\] " "Pin memDataOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[28] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[29\] " "Pin memDataOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[29] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[30\] " "Pin memDataOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[30] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[31\] " "Pin memDataOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataOut[31] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[0\] " "Pin memDataIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[1\] " "Pin memDataIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[2\] " "Pin memDataIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[3\] " "Pin memDataIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[3] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[4\] " "Pin memDataIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[4] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[5\] " "Pin memDataIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[5] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[6\] " "Pin memDataIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[6] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[7\] " "Pin memDataIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[7] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[8\] " "Pin memDataIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[8] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[9\] " "Pin memDataIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[9] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[10\] " "Pin memDataIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[10] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[11\] " "Pin memDataIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[11] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[12\] " "Pin memDataIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[12] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[13\] " "Pin memDataIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[13] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[14\] " "Pin memDataIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[14] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[15\] " "Pin memDataIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[15] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[16\] " "Pin memDataIn\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[16] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[17\] " "Pin memDataIn\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[17] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[18\] " "Pin memDataIn\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[18] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[19\] " "Pin memDataIn\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[19] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[20\] " "Pin memDataIn\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[20] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[21\] " "Pin memDataIn\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[21] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[22\] " "Pin memDataIn\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[22] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[23\] " "Pin memDataIn\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[23] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[24\] " "Pin memDataIn\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[24] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[25\] " "Pin memDataIn\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[25] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[26\] " "Pin memDataIn\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[26] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[27\] " "Pin memDataIn\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[27] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[28\] " "Pin memDataIn\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[28] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[29\] " "Pin memDataIn\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[29] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[30\] " "Pin memDataIn\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[30] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[31\] " "Pin memDataIn\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memDataIn[31] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[0\] " "Pin T_Info\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { T_Info[0] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T_Info[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[1\] " "Pin T_Info\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { T_Info[1] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T_Info[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[2\] " "Pin T_Info\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { T_Info[2] } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T_Info[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wen_mem " "Pin wen_mem not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wen_mem } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wen_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_mem " "Pin en_mem not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { en_mem } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpuClk " "Pin cpuClk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cpuClk } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memClk " "Pin memClk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memClk } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770396991846 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1770396991846 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_constraints.sdc " "Reading SDC File: 'cpu_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1770396992507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1770396992511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1770396992525 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1770396992525 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770396992526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770396992526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 main_cpu_clk " "  20.000 main_cpu_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770396992526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 main_mem_clk " "  20.000 main_mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770396992526 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1770396992526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770396992600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|process_2~0 " "Destination node cpu1:main_processor\|control:control_unit\|process_2~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|process_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 1572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770396992600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|wen~4 " "Destination node cpu1:main_processor\|control:control_unit\|wen~4" {  } { { "control.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|wen~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 1573 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770396992600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:control_unit\|en~2 " "Destination node cpu1:main_processor\|control:control_unit\|en~2" {  } { { "control.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|en~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 1614 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770396992600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1770396992600 ""}  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2816 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770396992600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770396992601 ""}  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 0 { 0 ""} 0 2817 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770396992601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770396993231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770396993232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770396993232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770396993234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770396993235 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770396993237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770396993237 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770396993238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770396993831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1770396993833 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770396993833 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1770396993869 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1770396993891 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 2.5V 1 206 0 " "Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1770396993897 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1770396993897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770396993897 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770396993898 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1770396993898 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770396993898 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770396994147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770397000851 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1770397000866 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1770397000882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770397001207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770397001216 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770397030821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770397030822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770397031462 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1770397033664 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1770397033680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1770397034716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770397034716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770397037515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1770397037515 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.34 " "Total time spent on timing analysis during the Fitter is 1.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1770397037550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770397037611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770397038137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770397038187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770397038683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770397039762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/output_files/RV32I.fit.smsg " "Generated suppressed messages file C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/output_files/RV32I.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770397041284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5151 " "Peak virtual memory: 5151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770397041798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:57:21 2026 " "Processing ended: Fri Feb 06 11:57:21 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770397041798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770397041798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770397041798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770397041798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770397043217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770397043218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:57:23 2026 " "Processing started: Fri Feb 06 11:57:23 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770397043218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770397043218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770397043218 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_constraints.sdc " "Reading SDC File: 'cpu_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1770397046428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Assembler" 0 -1 1770397046432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1770397046445 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Assembler" 0 -1 1770397046445 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397046445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397046445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 main_cpu_clk " "  20.000 main_cpu_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397046445 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 main_mem_clk " "  20.000 main_mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397046445 ""}  } {  } 0 332111 "%1!s!" 0 0 "Assembler" 0 -1 1770397046445 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1770397046453 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1770397046468 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770397046623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770397046711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770397047821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:57:27 2026 " "Processing ended: Fri Feb 06 11:57:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770397047821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770397047821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770397047821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770397047821 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770397048403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770397049443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770397049444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:57:28 2026 " "Processing started: Fri Feb 06 11:57:28 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770397049444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770397049444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RV32I -c RV32I " "Command: quartus_sta RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770397049444 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1770397049598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770397049820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770397049820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770397049867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770397049867 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_constraints.sdc " "Reading SDC File: 'cpu_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1770397050270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1770397050274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050615 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1770397050617 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1770397050638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770397050671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770397050671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.108 " "Worst-case setup slack is -10.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.108            -146.395 main_mem_clk  " "  -10.108            -146.395 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 main_cpu_clk  " "    0.080               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397050674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 main_cpu_clk  " "    0.404               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 main_mem_clk  " "    0.781               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397050683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.879 " "Worst-case recovery slack is 11.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.879               0.000 main_cpu_clk  " "   11.879               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397050692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.169 " "Worst-case removal slack is 1.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 main_cpu_clk  " "    1.169               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397050695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 main_mem_clk  " "    9.631               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651               0.000 main_cpu_clk  " "    9.651               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397050705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397050705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770397050863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1770397050893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1770397051506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770397051589 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770397051589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.069 " "Worst-case setup slack is -8.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.069             -99.693 main_mem_clk  " "   -8.069             -99.693 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 main_cpu_clk  " "    1.453               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397051595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 main_cpu_clk  " "    0.355               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 main_mem_clk  " "    0.834               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397051604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.472 " "Worst-case recovery slack is 12.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.472               0.000 main_cpu_clk  " "   12.472               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397051613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 main_cpu_clk  " "    1.061               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397051618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.650 " "Worst-case minimum pulse width slack is 9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 main_mem_clk  " "    9.650               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 main_cpu_clk  " "    9.661               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397051626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397051626 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770397051775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.457 " "Worst-case setup slack is 1.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 main_mem_clk  " "    1.457               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.415               0.000 main_cpu_clk  " "    7.415               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397052041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 main_cpu_clk  " "    0.183               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 main_mem_clk  " "    0.205               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397052054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.703 " "Worst-case recovery slack is 15.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.703               0.000 main_cpu_clk  " "   15.703               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397052062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 main_cpu_clk  " "    0.564               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397052077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 main_mem_clk  " "    9.374               0.000 main_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.378               0.000 main_cpu_clk  " "    9.378               0.000 main_cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770397052084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770397052084 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770397052834 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770397052835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770397053000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:57:32 2026 " "Processing ended: Fri Feb 06 11:57:32 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770397053000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770397053000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770397053000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770397053000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770397054458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770397054459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:57:34 2026 " "Processing started: Fri Feb 06 11:57:34 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770397054459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770397054459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770397054459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32I.vho C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/simulation/qsim// simulation " "Generated file RV32I.vho in folder \"C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770397055027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770397055081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:57:35 2026 " "Processing ended: Fri Feb 06 11:57:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770397055081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770397055081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770397055081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770397055081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770397055715 ""}
