{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683021577365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683021577365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 12:59:37 2023 " "Processing started: Tue May  2 12:59:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683021577365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021577365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_dma -c nios_dma " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_dma -c nios_dma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021577365 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021577745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683021578105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683021578106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma " "Found entity 1: dma" {  } { { "dma/synthesis/dma.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dma/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dma/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_irq_mapper " "Found entity 1: dma_irq_mapper" {  } { { "dma/synthesis/submodules/dma_irq_mapper.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0 " "Found entity 1: dma_mm_interconnect_0" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dma_mm_interconnect_0_avalon_st_adapter" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_rsp_mux_003 " "Found entity 1: dma_mm_interconnect_0_rsp_mux_003" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dma/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586673 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dma/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_rsp_mux_001 " "Found entity 1: dma_mm_interconnect_0_rsp_mux_001" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_rsp_mux " "Found entity 1: dma_mm_interconnect_0_rsp_mux" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_rsp_demux_004 " "Found entity 1: dma_mm_interconnect_0_rsp_demux_004" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_rsp_demux_002 " "Found entity 1: dma_mm_interconnect_0_rsp_demux_002" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_cmd_mux_004 " "Found entity 1: dma_mm_interconnect_0_cmd_mux_004" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_cmd_mux_002 " "Found entity 1: dma_mm_interconnect_0_cmd_mux_002" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_cmd_mux " "Found entity 1: dma_mm_interconnect_0_cmd_mux" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_cmd_demux_003 " "Found entity 1: dma_mm_interconnect_0_cmd_demux_003" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_cmd_demux_001 " "Found entity 1: dma_mm_interconnect_0_cmd_demux_001" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_cmd_demux " "Found entity 1: dma_mm_interconnect_0_cmd_demux" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586729 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586729 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586729 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586729 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "dma/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "dma/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "dma/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "dma/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "dma/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dma/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dma/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "dma/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "dma/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586803 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "dma/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dma/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_router_008_default_decode " "Found entity 1: dma_mm_interconnect_0_router_008_default_decode" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586818 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_mm_interconnect_0_router_008 " "Found entity 2: dma_mm_interconnect_0_router_008" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_router_006_default_decode " "Found entity 1: dma_mm_interconnect_0_router_006_default_decode" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586822 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_mm_interconnect_0_router_006 " "Found entity 2: dma_mm_interconnect_0_router_006" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_router_004_default_decode " "Found entity 1: dma_mm_interconnect_0_router_004_default_decode" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586825 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_mm_interconnect_0_router_004 " "Found entity 2: dma_mm_interconnect_0_router_004" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_router_003_default_decode " "Found entity 1: dma_mm_interconnect_0_router_003_default_decode" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586828 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_mm_interconnect_0_router_003 " "Found entity 2: dma_mm_interconnect_0_router_003" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_router_001_default_decode " "Found entity 1: dma_mm_interconnect_0_router_001_default_decode" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586832 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_mm_interconnect_0_router_001 " "Found entity 2: dma_mm_interconnect_0_router_001" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dma_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683021586835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_mm_interconnect_0_router_default_decode " "Found entity 1: dma_mm_interconnect_0_router_default_decode" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586836 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_mm_interconnect_0_router " "Found entity 2: dma_mm_interconnect_0_router" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dma/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dma/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dma/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dma/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_onchip_memory2_1 " "Found entity 1: dma_onchip_memory2_1" {  } { { "dma/synthesis/submodules/dma_onchip_memory2_1.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_onchip_memory2_0 " "Found entity 1: dma_onchip_memory2_0" {  } { { "dma/synthesis/submodules/dma_onchip_memory2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0 " "Found entity 1: dma_nios2_gen2_0" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: dma_nios2_gen2_0_cpu_ic_data_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: dma_nios2_gen2_0_cpu_ic_tag_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_nios2_gen2_0_cpu_bht_module " "Found entity 3: dma_nios2_gen2_0_cpu_bht_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "4 dma_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: dma_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "5 dma_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: dma_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "6 dma_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: dma_nios2_gen2_0_cpu_dc_tag_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "7 dma_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: dma_nios2_gen2_0_cpu_dc_data_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "8 dma_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: dma_nios2_gen2_0_cpu_dc_victim_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "9 dma_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: dma_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "10 dma_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: dma_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "11 dma_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: dma_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "12 dma_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: dma_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "13 dma_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: dma_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "14 dma_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: dma_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "15 dma_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: dma_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "16 dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "17 dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "18 dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "19 dma_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: dma_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "20 dma_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: dma_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "21 dma_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: dma_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "22 dma_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: dma_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "23 dma_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: dma_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "24 dma_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: dma_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "25 dma_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: dma_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "26 dma_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: dma_nios2_gen2_0_cpu_nios2_oci" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""} { "Info" "ISGN_ENTITY_NAME" "27 dma_nios2_gen2_0_cpu " "Found entity 27: dma_nios2_gen2_0_cpu" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: dma_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: dma_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: dma_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0_cpu_mult_cell " "Found entity 1: dma_nios2_gen2_0_cpu_mult_cell" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_nios2_gen2_0_cpu_test_bench " "Found entity 1: dma_nios2_gen2_0_cpu_test_bench" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021586902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021586902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021587000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file dma/synthesis/submodules/dma_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_jtag_uart_0_sim_scfifo_w " "Found entity 1: dma_jtag_uart_0_sim_scfifo_w" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587003 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_jtag_uart_0_scfifo_w " "Found entity 2: dma_jtag_uart_0_scfifo_w" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587003 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_jtag_uart_0_sim_scfifo_r " "Found entity 3: dma_jtag_uart_0_sim_scfifo_r" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587003 ""} { "Info" "ISGN_ENTITY_NAME" "4 dma_jtag_uart_0_scfifo_r " "Found entity 4: dma_jtag_uart_0_scfifo_r" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587003 ""} { "Info" "ISGN_ENTITY_NAME" "5 dma_jtag_uart_0 " "Found entity 5: dma_jtag_uart_0" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021587003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma/synthesis/submodules/dma_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file dma/synthesis/submodules/dma_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_dma_0_read_data_mux " "Found entity 1: dma_dma_0_read_data_mux" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_dma_0_byteenables " "Found entity 2: dma_dma_0_byteenables" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_dma_0_fifo_module_fifo_ram_module " "Found entity 3: dma_dma_0_fifo_module_fifo_ram_module" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""} { "Info" "ISGN_ENTITY_NAME" "4 dma_dma_0_fifo_module " "Found entity 4: dma_dma_0_fifo_module" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""} { "Info" "ISGN_ENTITY_NAME" "5 dma_dma_0_mem_read " "Found entity 5: dma_dma_0_mem_read" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""} { "Info" "ISGN_ENTITY_NAME" "6 dma_dma_0_mem_write " "Found entity 6: dma_dma_0_mem_write" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""} { "Info" "ISGN_ENTITY_NAME" "7 dma_dma_0 " "Found entity 7: dma_dma_0" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021587008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021587010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683021587147 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587152 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587153 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587154 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587154 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683021587154 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma dma:u0 " "Elaborating entity \"dma\" for hierarchy \"dma:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0 dma:u0\|dma_dma_0:dma_0 " "Elaborating entity \"dma_dma_0\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\"" {  } { { "dma/synthesis/dma.v" "dma_0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0_read_data_mux dma:u0\|dma_dma_0:dma_0\|dma_dma_0_read_data_mux:the_dma_dma_0_read_data_mux " "Elaborating entity \"dma_dma_0_read_data_mux\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_read_data_mux:the_dma_dma_0_read_data_mux\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "the_dma_dma_0_read_data_mux" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0_byteenables dma:u0\|dma_dma_0:dma_0\|dma_dma_0_byteenables:the_dma_dma_0_byteenables " "Elaborating entity \"dma_dma_0_byteenables\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_byteenables:the_dma_dma_0_byteenables\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "the_dma_dma_0_byteenables" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0_fifo_module dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module " "Elaborating entity \"dma_dma_0_fifo_module\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "the_dma_dma_0_fifo_module" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0_fifo_module_fifo_ram_module dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram " "Elaborating entity \"dma_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "dma_dma_0_fifo_module_fifo_ram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "lpm_ram_dp_component" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 7 " "Parameter \"lpm_widthad\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021587388 ""}  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021587388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqp1 " "Found entity 1: altsyncram_nqp1" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021587785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021587785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqp1 dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated " "Elaborating entity \"altsyncram_nqp1\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0_mem_read dma:u0\|dma_dma_0:dma_0\|dma_dma_0_mem_read:the_dma_dma_0_mem_read " "Elaborating entity \"dma_dma_0_mem_read\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_mem_read:the_dma_dma_0_mem_read\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "the_dma_dma_0_mem_read" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_dma_0_mem_write dma:u0\|dma_dma_0:dma_0\|dma_dma_0_mem_write:the_dma_dma_0_mem_write " "Elaborating entity \"dma_dma_0_mem_write\" for hierarchy \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_mem_write:the_dma_dma_0_mem_write\"" {  } { { "dma/synthesis/submodules/dma_dma_0.v" "the_dma_dma_0_mem_write" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_jtag_uart_0 dma:u0\|dma_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"dma_jtag_uart_0\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\"" {  } { { "dma/synthesis/dma.v" "jtag_uart_0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_jtag_uart_0_scfifo_w dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w " "Elaborating entity \"dma_jtag_uart_0_scfifo_w\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\"" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "the_dma_jtag_uart_0_scfifo_w" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021587851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "wfifo" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588117 ""}  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021588117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021588160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021588160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021588175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021588175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021588191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021588191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021588249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021588249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021588296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021588296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021588340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021588340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_jtag_uart_0_scfifo_r dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r " "Elaborating entity \"dma_jtag_uart_0_scfifo_r\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\"" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "the_dma_jtag_uart_0_scfifo_r" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "dma_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021588635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021588635 ""}  } { { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021588635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021589686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021589863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"dma_nios2_gen2_0\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\"" {  } { { "dma/synthesis/dma.v" "nios2_gen2_0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021589921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu " "Elaborating entity \"dma_nios2_gen2_0_cpu\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0.v" "cpu" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021589937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_test_bench dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_test_bench:the_dma_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"dma_nios2_gen2_0_cpu_test_bench\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_test_bench:the_dma_nios2_gen2_0_cpu_test_bench\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 5964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_ic_data_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"dma_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 6966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590570 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021590570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021590630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021590630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_ic_tag_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"dma_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 7032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590701 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021590701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lc1 " "Found entity 1: altsyncram_5lc1" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021590753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021590753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5lc1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated " "Elaborating entity \"altsyncram_5lc1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_bht_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht " "Elaborating entity \"dma_nios2_gen2_0_cpu_bht_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_bht" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 7230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590805 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021590805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021590862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021590862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_register_bank_a_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"dma_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 8171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021590931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021590931 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021590931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021591003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021591003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_register_bank_b_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"dma_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 8189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_mult_cell dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"dma_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 8646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591123 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021591123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021591201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021591201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021591357 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021591357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021591838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_dc_tag_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"dma_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 9068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592494 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021592494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtb1 " "Found entity 1: altsyncram_dtb1" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021592546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021592546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtb1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated " "Elaborating entity \"altsyncram_dtb1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_dc_data_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"dma_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 9134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592607 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021592607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021592703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021592703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_dc_victim_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"dma_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 9246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021592874 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021592874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021592959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021592959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021592960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 9825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 10082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_debug dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593393 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021593393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_break dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_xbrk dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_dbrk dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_itrace dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_dtrace dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_td_mode dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace\|dma_nios2_gen2_0_cpu_nios2_oci_td_mode:dma_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace\|dma_nios2_gen2_0_cpu_nios2_oci_td_mode:dma_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_fifo dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\|dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\|dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\|dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\|dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\|dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo\|dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_pib dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_pib:the_dma_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_pib:the_dma_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_oci_im dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_avalon_reg dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_nios2_ocimem dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"dma_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_ociram_sp_ram_module dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"dma_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "dma_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021593858 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021593858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021593940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021593940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_debug_slave_wrapper dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"dma_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "the_dma_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_debug_slave_tck dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"dma_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_dma_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021593977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_nios2_gen2_0_cpu_debug_slave_sysclk dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"dma_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_dma_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "dma_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594130 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021594130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_onchip_memory2_0 dma:u0\|dma_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"dma_onchip_memory2_0\" for hierarchy \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\"" {  } { { "dma/synthesis/dma.v" "onchip_memory2_0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_onchip_memory2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dma_onchip_memory2_0.hex " "Parameter \"init_file\" = \"dma_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 102400 " "Parameter \"maximum_depth\" = \"102400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 102400 " "Parameter \"numwords_a\" = \"102400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021594627 ""}  } { { "dma/synthesis/submodules/dma_onchip_memory2_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021594627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7g1 " "Found entity 1: altsyncram_l7g1" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021594749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021594749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7g1 dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated " "Elaborating entity \"altsyncram_l7g1\" for hierarchy \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021594750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u8a " "Found entity 1: decode_u8a" {  } { { "db/decode_u8a.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/decode_u8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021597069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021597069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u8a dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|decode_u8a:decode3 " "Elaborating entity \"decode_u8a\" for hierarchy \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|decode_u8a:decode3\"" {  } { { "db/altsyncram_l7g1.tdf" "decode3" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021597070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r4b " "Found entity 1: mux_r4b" {  } { { "db/mux_r4b.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/mux_r4b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021597129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021597129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r4b dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|mux_r4b:mux2 " "Elaborating entity \"mux_r4b\" for hierarchy \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|mux_r4b:mux2\"" {  } { { "db/altsyncram_l7g1.tdf" "mux2" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021597130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_onchip_memory2_1 dma:u0\|dma_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"dma_onchip_memory2_1\" for hierarchy \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\"" {  } { { "dma/synthesis/dma.v" "onchip_memory2_1" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021597648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021597698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "dma/synthesis/submodules/dma_onchip_memory2_1.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021597708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dma_onchip_memory2_1.hex " "Parameter \"init_file\" = \"dma_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021597708 ""}  } { { "dma/synthesis/submodules/dma_onchip_memory2_1.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021597708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4g1 " "Found entity 1: altsyncram_j4g1" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021597752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021597752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4g1 dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated " "Elaborating entity \"altsyncram_j4g1\" for hierarchy \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021597753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021598018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021598018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_j4g1.tdf" "decode3" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021598060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021598060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_j4g1.tdf" "mux2" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dma_mm_interconnect_0\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\"" {  } { { "dma/synthesis/dma.v" "mm_interconnect_0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "dma_0_write_master_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "dma_0_control_port_slave_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "dma_0_read_master_agent" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "dma_0_write_master_agent" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dma/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router:router " "Elaborating entity \"dma_mm_interconnect_0_router\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router:router\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "router" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_default_decode dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router:router\|dma_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"dma_mm_interconnect_0_router_default_decode\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router:router\|dma_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_001 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"dma_mm_interconnect_0_router_001\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_001:router_001\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "router_001" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_001_default_decode dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_001:router_001\|dma_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"dma_mm_interconnect_0_router_001_default_decode\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_001:router_001\|dma_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_003 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"dma_mm_interconnect_0_router_003\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_003:router_003\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "router_003" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_003_default_decode dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_003:router_003\|dma_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"dma_mm_interconnect_0_router_003_default_decode\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_003:router_003\|dma_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_004 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"dma_mm_interconnect_0_router_004\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_004:router_004\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "router_004" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021598996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_004_default_decode dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_004:router_004\|dma_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"dma_mm_interconnect_0_router_004_default_decode\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_004:router_004\|dma_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_006 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"dma_mm_interconnect_0_router_006\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_006:router_006\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "router_006" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_006_default_decode dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_006:router_006\|dma_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"dma_mm_interconnect_0_router_006_default_decode\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_006:router_006\|dma_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_008 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"dma_mm_interconnect_0_router_008\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_008:router_008\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "router_008" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_router_008_default_decode dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_008:router_008\|dma_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"dma_mm_interconnect_0_router_008_default_decode\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_router_008:router_008\|dma_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "onchip_memory2_1_s1_burst_adapter" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683021599139 "|DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_cmd_demux dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"dma_mm_interconnect_0_cmd_demux\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_cmd_demux_001 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"dma_mm_interconnect_0_cmd_demux_001\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_cmd_demux_003 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"dma_mm_interconnect_0_cmd_demux_003\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_cmd_mux dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"dma_mm_interconnect_0_cmd_mux\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_cmd_mux_002 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"dma_mm_interconnect_0_cmd_mux_002\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dma/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_cmd_mux_004 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"dma_mm_interconnect_0_cmd_mux_004\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_004.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dma/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_rsp_demux_002 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"dma_mm_interconnect_0_rsp_demux_002\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_rsp_demux_004 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"dma_mm_interconnect_0_rsp_demux_004\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_rsp_mux dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"dma_mm_interconnect_0_rsp_mux\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dma/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_rsp_mux_001 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"dma_mm_interconnect_0_rsp_mux_001\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_rsp_mux_003 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"dma_mm_interconnect_0_rsp_mux_003\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_avalon_st_adapter dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"dma_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0 dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"dma:u0\|dma_mm_interconnect_0:mm_interconnect_0\|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_irq_mapper dma:u0\|dma_irq_mapper:irq_mapper " "Elaborating entity \"dma_irq_mapper\" for hierarchy \"dma:u0\|dma_irq_mapper:irq_mapper\"" {  } { { "dma/synthesis/dma.v" "irq_mapper" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dma:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dma:u0\|altera_reset_controller:rst_controller\"" {  } { { "dma/synthesis/dma.v" "rst_controller" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/dma.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dma:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dma:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dma/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dma:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dma:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dma/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021599619 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683021602617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.02.13:00:08 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl " "2023.05.02.13:00:08 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021608963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021615744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021615900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021620728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021620824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021620936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021621063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021621076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021621077 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683021621757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda637458e/alt_sld_fab.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021622092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021622208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021622231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021622313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622423 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021622423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021622523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021622523 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021627718 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021627718 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021627718 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683021627718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021627830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627830 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021627830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021627875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021627875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021627921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683021627921 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683021627921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683021627960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021627960 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1683021629304 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1683021629304 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1683021629380 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1683021629380 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1683021629380 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1683021629380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683021629398 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683021629561 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683021629561 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "dma/synthesis/submodules/dma_jtag_uart_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_jtag_uart_0.v" 352 -1 0 } } { "dma/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 7636 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 273 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 744 -1 0 } } { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 2639 -1 0 } } { "dma/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 445 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 819 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 645 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 697 -1 0 } } { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 735 -1 0 } } { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 5888 -1 0 } } { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 7645 -1 0 } } { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 4053 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683021629606 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683021629606 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683021631927 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683021631927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021632385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683021636854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021637313 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683021637637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683021637637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021637759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ailen/Desktop/licenta/Nios_DMA/output_files/nios_dma.map.smsg " "Generated suppressed messages file C:/Users/ailen/Desktop/licenta/Nios_DMA/output_files/nios_dma.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021638947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683021642319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683021642319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021642842 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683021642842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6117 " "Implemented 6117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683021642843 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683021642843 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683021642843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5170 " "Implemented 5170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683021642843 ""} { "Info" "ICUT_CUT_TM_RAMS" "751 " "Implemented 751 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683021642843 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683021642843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683021642843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683021642940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 13:00:42 2023 " "Processing ended: Tue May  2 13:00:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683021642940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683021642940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683021642940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021642940 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683021644727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683021644752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683021644752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 13:00:44 2023 " "Processing started: Tue May  2 13:00:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683021644752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683021644752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios_dma -c nios_dma " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios_dma -c nios_dma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683021644753 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683021644886 ""}
{ "Info" "0" "" "Project  = nios_dma" {  } {  } 0 0 "Project  = nios_dma" 0 0 "Fitter" 0 0 1683021644886 ""}
{ "Info" "0" "" "Revision = nios_dma" {  } {  } 0 0 "Revision = nios_dma" 0 0 "Fitter" 0 0 1683021644887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683021645063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683021645063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios_dma 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"nios_dma\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683021645117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683021645152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683021645152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683021645430 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683021645447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683021645993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683021645993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683021645993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683021645993 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683021645993 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 24180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683021646075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 24182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683021646075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 24184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683021646075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 24186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683021646075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683021646075 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683021646076 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683021646077 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683021646077 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683021646077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683021646093 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683021646653 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683021648653 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683021648653 ""}
{ "Info" "ISTA_SDC_FOUND" "dma/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dma/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683021648737 ""}
{ "Info" "ISTA_SDC_FOUND" "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'dma/synthesis/submodules/dma_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683021648746 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683021648805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683021648805 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683021648807 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683021648807 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683021648897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683021648897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683021648897 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1683021648897 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683021648897 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683021648898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683021648898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683021648898 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683021648898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649454 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 24170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649454 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 23220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649454 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 957 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 23329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 23468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683021649454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683021649454 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 23307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dma:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node dma:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dma:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node dma:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "dma/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 6526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683021649455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 2272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683021649455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 5935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683021649455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683021649455 ""}  } { { "dma/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dma:u0\|dma_dma_0:dma_0\|reset_n  " "Automatically promoted node dma:u0\|dma_dma_0:dma_0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649455 ""}  } { { "dma/synthesis/submodules/dma_dma_0.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_dma_0.v" 675 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 5557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649455 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 5935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683021649455 ""}  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 2277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683021649455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683021650644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683021650652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683021650652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683021650664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683021650679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683021650693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683021650847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683021650855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683021650855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683021650855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1683021650855 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683021650855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683021652203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683021652234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683021655546 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "182 M9K " "Selected device has 182 RAM location(s) of type M9K.  However, the current design needs more than 182 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[25\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[27\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[26\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[24\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[28\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[29\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[30\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[31\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[17\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[20\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[19\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[18\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[23\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[21\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[22\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_0n61.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci\|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem\|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[25\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[27\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[26\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[24\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[28\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[29\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[30\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[31\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[21\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[20\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[19\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[18\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[17\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[22\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[23\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_hec1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dtb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dtb1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_5lc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5lc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5lc1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[17\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[18\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[19\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[20\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[31\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[30\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[29\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[28\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[27\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[26\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[25\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[24\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[23\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[22\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[21\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[17\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[18\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[19\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[20\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[31\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[30\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[29\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[28\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[27\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[26\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[25\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[24\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[23\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[22\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[21\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_5tb1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[21\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[29\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[20\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[28\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[19\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[27\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[18\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[26\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[17\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[25\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[24\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[22\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[30\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[23\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[31\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_aoe1.tdf" 35 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[22\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[23\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[24\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[25\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[26\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[27\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[28\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[29\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[30\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[31\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[17\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[18\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[19\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[20\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[21\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_2uc1.tdf" 34 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|D_bht_data\[1\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|D_bht_data\[1\]\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 7243 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|D_bht_data\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|D_bht_data\[0\] " "Node \"dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|D_bht_data\[0\]\"" {  } { { "dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v" 7243 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_nios2_gen2_0:nios2_gen2_0\|dma_nios2_gen2_0_cpu:cpu\|D_bht_data\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a37 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 860 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a53 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1212 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a45 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1036 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a61 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1388 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a36 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 838 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a52 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1190 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a44 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1014 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a60 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1366 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a35 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 816 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a51 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1168 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a43 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 992 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a59 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1344 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a34 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 794 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a50 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1146 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a42 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 970 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a58 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1322 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a33 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 772 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a49 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1124 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a41 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 948 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a57 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1300 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a32 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 750 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a48 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1102 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a40 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 926 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a56 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1278 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a38 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 882 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a54 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1234 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a46 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1058 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a62 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1410 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a39 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 904 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a55 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1256 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a47 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1080 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a63 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 1432 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a5 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 156 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a21 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 508 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a13 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 332 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a29 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 684 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a4 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 134 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a20 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 486 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a12 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 310 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a28 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 662 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a3 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 112 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a19 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 464 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a11 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 288 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a27 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 640 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a2 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 90 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a18 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 442 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a10 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 266 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a26 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 618 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a1 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 68 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a17 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 420 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a9 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 244 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a25 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 596 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a0 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 46 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a16 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 398 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a8 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 222 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a24 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 574 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a6 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 178 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a22 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 530 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a14 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 354 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a30 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 706 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a7 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 200 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a23 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 552 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a15 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 376 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a31 " "Node \"dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j4g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_j4g1.tdf" 728 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_j4g1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a165 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3676 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a181 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4028 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a173 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3852 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a189 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4204 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a164 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3654 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a180 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4006 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a172 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3830 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a188 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4182 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a163 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3632 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a179 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3984 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a171 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3808 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a187 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4160 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a162 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3610 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a178 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3962 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a170 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3786 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a186 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4138 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a161 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3588 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a177 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3940 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a169 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3764 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a185 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4116 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a160 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3566 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a176 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3918 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a168 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3742 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a184 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4094 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a166 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3698 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a182 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4050 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a174 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3874 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a190 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4226 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a167 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3720 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a183 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4072 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a175 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3896 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a191 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4248 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a197 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4380 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a213 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4732 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a205 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4556 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a221 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4908 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a196 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4358 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a212 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4710 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a204 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4534 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a220 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4886 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a195 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4336 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a211 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4688 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a203 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4512 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a219 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4864 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a194 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4314 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a210 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4666 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a202 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4490 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a218 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4842 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a193 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4292 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a209 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4644 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a201 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4468 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a217 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4820 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a192 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4270 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a208 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4622 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a200 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4446 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a216 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4798 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a198 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4402 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a214 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4754 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a206 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4578 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a222 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4930 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a199 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4424 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a215 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4776 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a207 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4600 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a223 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4952 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a133 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2972 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a149 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3324 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a141 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3148 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a157 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3500 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a132 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2950 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a148 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3302 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a140 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3126 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a156 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3478 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a131 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2928 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a147 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3280 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a139 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3104 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a155 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3456 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a130 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2906 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a146 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3258 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a138 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3082 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a154 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3434 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a129 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2884 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a145 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3236 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a137 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3060 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a153 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3412 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a128 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2862 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a144 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3214 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a136 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3038 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a152 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3390 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a134 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2994 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a150 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3346 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a142 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3170 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a158 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3522 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a135 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3016 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a151 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3368 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a143 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3192 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a159 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 3544 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a229 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5084 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a245 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5436 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a237 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5260 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a253 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5612 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a228 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5062 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a244 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5414 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a236 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5238 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a252 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5590 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a227 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5040 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a243 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5392 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a235 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5216 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a251 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5568 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a226 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5018 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a242 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5370 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a234 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5194 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a250 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5546 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a225 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4996 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a241 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5348 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a233 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5172 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a249 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5524 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a224 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 4974 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a240 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5326 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a232 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5150 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a248 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5502 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a230 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5106 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a246 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5458 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a238 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5282 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a254 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5634 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a231 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5128 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a247 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5480 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a239 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5304 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a255 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5656 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a37 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 860 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a53 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1212 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a45 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1036 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a61 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1388 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a36 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 838 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a52 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1190 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a44 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1014 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a60 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1366 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a35 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 816 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a51 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1168 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a43 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 992 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a59 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1344 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a34 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 794 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a50 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1146 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a42 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 970 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a58 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1322 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a33 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 772 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a49 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1124 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a41 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 948 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a57 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1300 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a32 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 750 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a48 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1102 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a40 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 926 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a56 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1278 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a38 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 882 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a54 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1234 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a46 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1058 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a62 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1410 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a39 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 904 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a55 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1256 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a47 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1080 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a63 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1432 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a69 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1564 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a85 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1916 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a77 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1740 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a93 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2092 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a68 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1542 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a84 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1894 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a76 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1718 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a92 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2070 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a67 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1520 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a83 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1872 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a75 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1696 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a91 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2048 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a66 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1498 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a82 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1850 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a74 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1674 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a90 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2026 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a65 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1476 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a81 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1828 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a73 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1652 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a89 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2004 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a64 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1454 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a80 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1806 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a72 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1630 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a88 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1982 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a70 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1586 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a86 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1938 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a78 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1762 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a94 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2114 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a71 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1608 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a87 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1960 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a79 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 1784 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a95 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2136 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a5 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 156 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a21 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 508 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a13 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 332 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a29 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 684 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a4 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 134 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a20 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 486 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a12 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 310 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a28 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 662 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a3 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 112 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a19 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 464 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a11 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 288 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a27 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 640 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a2 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 90 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a18 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 442 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a10 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 266 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a26 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 618 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a1 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 68 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a17 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 420 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a9 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 244 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a25 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 596 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a0 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 46 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a16 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 398 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a8 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 222 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a24 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 574 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a6 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 178 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a22 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 530 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a14 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 354 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a30 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 706 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a7 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 200 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a23 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 552 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a15 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 376 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a31 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 728 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a101 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2268 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a117 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2620 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a109 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2444 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a125 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2796 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a100 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2246 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a116 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2598 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a108 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2422 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a124 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2774 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a99 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2224 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a115 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2576 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a107 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2400 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a123 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2752 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a98 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2202 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a114 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2554 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a106 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2378 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a122 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2730 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a97 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2180 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a113 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2532 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a105 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2356 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a121 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2708 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a96 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2158 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a112 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2510 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a104 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2334 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a120 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2686 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a102 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2290 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a118 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2642 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a110 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2466 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a126 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2818 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a103 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2312 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a119 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2664 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a111 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2488 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a127 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 2840 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a389 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8604 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a405 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8956 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a397 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8780 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a413 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9132 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a388 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8582 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a404 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8934 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a396 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8758 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a412 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9110 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a387 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8560 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a403 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8912 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a395 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8736 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a411 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9088 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a386 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8538 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a402 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8890 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a394 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8714 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a410 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9066 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a385 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8516 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a401 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8868 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a393 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8692 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a409 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9044 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a384 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8494 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a400 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8846 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a392 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8670 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a408 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9022 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a390 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8626 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a406 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8978 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a398 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8802 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a414 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9154 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a391 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8648 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a407 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9000 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a399 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8824 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a415 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 9176 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a357 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7900 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a373 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8252 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a365 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8076 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a381 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8428 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a356 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7878 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a372 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8230 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a364 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8054 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a380 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8406 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a355 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7856 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a371 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8208 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a363 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8032 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a379 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8384 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a354 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7834 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a370 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8186 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a362 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8010 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a378 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8362 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a353 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7812 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a369 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8164 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a361 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7988 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a377 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8340 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a352 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7790 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a368 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8142 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a360 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7966 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a376 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8318 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a358 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7922 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a374 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8274 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a366 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8098 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a382 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8450 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a359 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7944 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a375 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8296 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a367 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8120 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a383 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 8472 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a325 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7196 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a341 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7548 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a333 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7372 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a349 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7724 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a324 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7174 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a340 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7526 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a332 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7350 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a348 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7702 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a323 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7152 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a339 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7504 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a331 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7328 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a347 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7680 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a322 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7130 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a338 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7482 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a330 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7306 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a346 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7658 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a321 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7108 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a337 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7460 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a329 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7284 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a345 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7636 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a320 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7086 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a336 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7438 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a328 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7262 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a344 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7614 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a326 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7218 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a342 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7570 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a334 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7394 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a350 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7746 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a327 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7240 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a343 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7592 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a335 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7416 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a351 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7768 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a293 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6492 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a309 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6844 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a301 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6668 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a317 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7020 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a292 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6470 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a308 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6822 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a300 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6646 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a316 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6998 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a291 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6448 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a307 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6800 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a299 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6624 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a315 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6976 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a290 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6426 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a306 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6778 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a298 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6602 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a314 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6954 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a289 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6404 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a305 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6756 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a297 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6580 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a313 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6932 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a288 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6382 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a304 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6734 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a296 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6558 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a312 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6910 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a294 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6514 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a310 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6866 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a302 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6690 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a318 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7042 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a295 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6536 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a311 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6888 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a303 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6712 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a319 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 7064 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a261 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5788 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a277 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6140 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a269 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5964 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a285 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6316 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a260 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5766 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a276 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6118 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a268 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5942 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a284 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6294 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a259 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5744 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a275 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6096 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a267 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5920 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a283 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6272 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a258 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5722 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a274 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6074 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a266 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5898 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a282 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6250 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a257 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5700 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a273 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6052 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a265 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5876 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a281 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6228 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a256 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5678 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a272 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6030 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a264 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5854 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a280 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6206 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a262 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5810 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a278 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6162 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a270 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5986 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a286 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6338 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a263 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 5832 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a279 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6184 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a271 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6008 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a287 " "Node \"dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_l7g1.tdf" 6360 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[5\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[4\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[3\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[2\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[1\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[0\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[6\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[7\] " "Node \"dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_dtn1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_jtag_uart_0:jtag_uart_0\|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[5\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[21\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[13\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[29\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[4\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[20\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[12\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[28\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[3\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[19\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[11\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[27\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[2\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[18\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[10\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[26\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[1\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[17\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[9\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[25\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[0\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[16\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[8\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[24\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[6\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[22\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[14\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[30\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[7\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[23\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[15\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[31\] " "Node \"dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_nqp1.tdf" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/db/altsyncram_nqp1.tdf" 36 2 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dma:u0\|dma_dma_0:dma_0\|dma_dma_0_fifo_module:the_dma_dma_0_fifo_module\|dma_dma_0_fifo_module_fifo_ram_module:dma_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_nqp1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683021655712 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1683021655712 ""}  } { { "c:/intelfpga_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/ailen/Desktop/licenta/Nios_DMA/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1683021655712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683021655753 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683021655755 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1683021664674 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683021664722 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1683021664722 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ailen/Desktop/licenta/Nios_DMA/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ailen/Desktop/licenta/Nios_DMA/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683021664725 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683021664725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ailen/Desktop/licenta/Nios_DMA/output_files/nios_dma.fit.smsg " "Generated suppressed messages file C:/Users/ailen/Desktop/licenta/Nios_DMA/output_files/nios_dma.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683021665348 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5485 " "Peak virtual memory: 5485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683021666991 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  2 13:01:06 2023 " "Processing ended: Tue May  2 13:01:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683021666991 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683021666991 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683021666991 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683021666991 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 230 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 230 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683021667965 ""}
