// Seed: 3989491896
`include ""
`define pp_5 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  logic id_5 = {id_3, 1'd0};
  genvar id_6;
endmodule
