$date
	Sat Oct 22 20:31:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#94164
b100 !
1"
#94166
b100 &
b100 %
1$
#94167
0"
#94170
b10 &
b10 %
#94174
b1 &
1#
b1 %
#94178
b0 &
b0 %
0#
0$
#1115427
b11110 !
1"
#1115430
b11110 &
b11110 %
1$
#1115431
0"
#1115434
b1111 &
b1111 %
#1115438
b101110 &
b101110 %
#1115442
b10111 &
b10111 %
#1115446
b1000110 &
b1000110 %
#1115450
b100011 &
b100011 %
#1115454
b1101010 &
b1101010 %
#1115458
b110101 &
b110101 %
#1115462
b10100000 &
b10100000 %
#1115466
b1010000 &
b1010000 %
#1115470
b101000 &
b101000 %
#1115474
b10100 &
b10100 %
#1115478
b1010 &
b1010 %
#1115482
b101 &
b101 %
#1115486
b10000 &
b10000 %
#1115490
b1000 &
b1000 %
#1115494
b100 &
b100 %
#1115498
b10 &
b10 %
#1115502
b1 &
1#
b1 %
#1115506
b0 &
b0 %
0#
0$
#2035477
b10101 !
1"
#2035478
b10101 &
b10101 %
1$
#2035479
0"
#2035482
b1000000 &
b1000000 %
#2035486
b100000 &
b100000 %
#2035490
b10000 &
b10000 %
#2035494
b1000 &
b1000 %
#2035498
b100 &
b100 %
#2035502
b10 &
b10 %
#2035506
b1 &
b1 %
1#
#2035510
b0 &
0#
b0 %
0$
#4500012
