{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717553092713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717553092713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 10:04:52 2024 " "Processing started: Wed Jun 05 10:04:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717553092713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717553092713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32i -c rv32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i -c rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717553092713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717553092933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i.bdf" "" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_32bit " "Found entity 1: MUX2to1_32bit" {  } { { "MUX2to1_32bit.v" "" { Text "C:/Users/user/Desktop/test/rv32i/MUX2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1_32bit " "Found entity 1: MUX4to1_32bit" {  } { { "MUX4to1_32bit.v" "" { Text "C:/Users/user/Desktop/test/rv32i/MUX4to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/test/rv32i/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/test/rv32i/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_control.v 2 2 " "Found 2 design units, including 2 entities, in source file dm_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_control " "Found entity 1: dm_control" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem " "Found entity 2: mem" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/user/Desktop/test/rv32i/instr_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regster.v 1 1 " "Found 1 design units, including 1 entities, in source file regster.v" { { "Info" "ISGN_ENTITY_NAME" "1 regster " "Found entity 1: regster" {  } { { "regster.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debonce.v 1 1 " "Found 1 design units, including 1 entities, in source file debonce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debonce " "Found entity 1: debonce" {  } { { "debonce.v" "" { Text "C:/Users/user/Desktop/test/rv32i/debonce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showpc.v 2 2 " "Found 2 design units, including 2 entities, in source file showpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 showpc " "Found entity 1: showpc" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""} { "Info" "ISGN_ENTITY_NAME" "2 segdec " "Found entity 2: segdec" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/user/Desktop/test/rv32i/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regshow.v 1 1 " "Found 1 design units, including 1 entities, in source file regshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 regshow " "Found entity 1: regshow" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmem.v 1 1 " "Found 1 design units, including 1 entities, in source file inmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inmem " "Found entity 1: inmem" {  } { { "inmem.v" "" { Text "C:/Users/user/Desktop/test/rv32i/inmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553099576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i " "Elaborating entity \"rv32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717553099607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regshow regshow:inst14 " "Elaborating entity \"regshow\" for hierarchy \"regshow:inst14\"" {  } { { "rv32i.bdf" "inst14" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 920 1896 2112 1096 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 regshow.v(70) " "Verilog HDL assignment warning at regshow.v(70): truncated value with size 32 to match size of target (18)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 regshow.v(78) " "Verilog HDL assignment warning at regshow.v(78): truncated value with size 32 to match size of target (6)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 regshow.v(186) " "Verilog HDL assignment warning at regshow.v(186): truncated value with size 32 to match size of target (28)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 regshow.v(195) " "Verilog HDL assignment warning at regshow.v(195): truncated value with size 32 to match size of target (20)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|regshow:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 regshow.v(212) " "Verilog HDL assignment warning at regshow.v(212): truncated value with size 32 to match size of target (20)" {  } { { "regshow.v" "" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|regshow:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller regshow:inst14\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"regshow:inst14\|LCD_Controller:u0\"" {  } { { "regshow.v" "u0" { Text "C:/Users/user/Desktop/test/rv32i/regshow.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/user/Desktop/test/rv32i/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|regshow:inst14|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:inst11 " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:inst11\"" {  } { { "rv32i.bdf" "inst11" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 288 568 752 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099616 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 27 instr_memory.v(21) " "Verilog HDL warning at instr_memory.v(21): number of words (27) in memory file does not match the number of elements in the address range \[0:27\]" {  } { { "instr_memory.v" "" { Text "C:/Users/user/Desktop/test/rv32i/instr_memory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|instr_memory:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_memory\[27\] 0 instr_memory.v(7) " "Net \"INST_memory\[27\]\" at instr_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/user/Desktop/test/rv32i/instr_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1717553099616 "|rv32i|instr_memory:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst " "Elaborating entity \"pc\" for hierarchy \"pc:inst\"" {  } { { "rv32i.bdf" "inst" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 272 272 472 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debonce debonce:inst2 " "Elaborating entity \"debonce\" for hierarchy \"debonce:inst2\"" {  } { { "rv32i.bdf" "inst2" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 176 24 168 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "rv32i.bdf" "inst4" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 336 904 1088 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:inst7 " "Elaborating entity \"branch\" for hierarchy \"branch:inst7\"" {  } { { "rv32i.bdf" "inst7" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 672 1528 1688 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(13) " "Verilog HDL assignment warning at branch.v(13): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(15) " "Verilog HDL assignment warning at branch.v(15): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(17) " "Verilog HDL assignment warning at branch.v(17): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(19) " "Verilog HDL assignment warning at branch.v(19): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(21) " "Verilog HDL assignment warning at branch.v(21): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|branch:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch.v(23) " "Verilog HDL assignment warning at branch.v(23): truncated value with size 32 to match size of target (1)" {  } { { "branch.v" "" { Text "C:/Users/user/Desktop/test/rv32i/branch.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|branch:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regster regster:inst3 " "Elaborating entity \"regster\" for hierarchy \"regster:inst3\"" {  } { { "rv32i.bdf" "inst3" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 304 1232 1416 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4to1_32bit MUX4to1_32bit:inst9 " "Elaborating entity \"MUX4to1_32bit\" for hierarchy \"MUX4to1_32bit:inst9\"" {  } { { "rv32i.bdf" "inst9" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 424 2176 2336 568 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst8 " "Elaborating entity \"alu\" for hierarchy \"alu:inst8\"" {  } { { "rv32i.bdf" "inst8" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 424 1840 2024 536 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_32bit MUX2to1_32bit:inst5 " "Elaborating entity \"MUX2to1_32bit\" for hierarchy \"MUX2to1_32bit:inst5\"" {  } { { "rv32i.bdf" "inst5" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 304 1520 1680 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_control dm_control:inst12 " "Elaborating entity \"dm_control\" for hierarchy \"dm_control:inst12\"" {  } { { "rv32i.bdf" "inst12" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 680 1816 2056 824 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_buff dm_control.v(24) " "Verilog HDL Always Construct warning at dm_control.v(24): inferring latch(es) for variable \"data_in_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_buff dm_control.v(24) " "Verilog HDL Always Construct warning at dm_control.v(24): inferring latch(es) for variable \"data_out_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[0\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[0\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[1\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[1\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[2\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[2\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[3\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[3\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[4\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[4\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[5\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[5\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[6\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[6\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[7\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[7\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[8\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[8\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[9\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[9\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[10\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[10\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[11\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[11\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[12\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[12\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[13\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[13\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[14\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[14\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[15\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[15\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[16\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[16\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[17\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[17\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[18\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[18\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[19\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[19\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[20\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[20\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[21\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[21\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[22\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[22\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[23\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[23\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[24\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[24\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[25\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[25\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[26\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[26\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[27\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[27\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[28\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[28\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[29\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[29\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[30\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[30\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_buff\[31\] dm_control.v(29) " "Inferred latch for \"data_out_buff\[31\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[0\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[0\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[1\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[1\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[2\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[2\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[3\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[3\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[4\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[4\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[5\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[5\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[6\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[6\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[7\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[7\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[8\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[8\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[9\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[9\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[10\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[10\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[11\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[11\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[12\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[12\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[13\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[13\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[14\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[14\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[15\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[15\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[16\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[16\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[17\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[17\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[18\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[18\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[19\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[19\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[20\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[20\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[21\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[21\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[22\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[22\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[23\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[23\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[24\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[24\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[25\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[25\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[26\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[26\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[27\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[27\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[28\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[28\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[29\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[29\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[30\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[30\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_buff\[31\] dm_control.v(29) " "Inferred latch for \"data_in_buff\[31\]\" at dm_control.v(29)" {  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717553099632 "|rv32i|dm_control:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem dm_control:inst12\|mem:mem_U " "Elaborating entity \"mem\" for hierarchy \"dm_control:inst12\|mem:mem_U\"" {  } { { "dm_control.v" "mem_U" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showpc showpc:inst10 " "Elaborating entity \"showpc\" for hierarchy \"showpc:inst10\"" {  } { { "rv32i.bdf" "inst10" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 24 568 744 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showpc.v(13) " "Verilog HDL assignment warning at showpc.v(13): truncated value with size 32 to match size of target (4)" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099648 "|rv32i|showpc:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showpc.v(14) " "Verilog HDL assignment warning at showpc.v(14): truncated value with size 32 to match size of target (4)" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717553099648 "|rv32i|showpc:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdec showpc:inst10\|segdec:segAA " "Elaborating entity \"segdec\" for hierarchy \"showpc:inst10\|segdec:segAA\"" {  } { { "showpc.v" "segAA" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553099648 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regster:inst3\|regfile " "RAM logic \"regster:inst3\|regfile\" is uninferred due to asynchronous read logic" {  } { { "regster.v" "regfile" { Text "C:/Users/user/Desktop/test/rv32i/regster.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1717553100071 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1717553100071 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showpc:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showpc:inst10\|Mod0\"" {  } { { "showpc.v" "Mod0" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717553101423 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showpc:inst10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showpc:inst10\|Div0\"" {  } { { "showpc.v" "Div0" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717553101423 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1717553101423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showpc:inst10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"showpc:inst10\|lpm_divide:Mod0\"" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717553101454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showpc:inst10\|lpm_divide:Mod0 " "Instantiated megafunction \"showpc:inst10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101454 ""}  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717553101454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553101470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553101470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553101485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553101485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553101516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553101516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553101548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553101548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553101579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553101579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showpc:inst10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"showpc:inst10\|lpm_divide:Div0\"" {  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717553101579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showpc:inst10\|lpm_divide:Div0 " "Instantiated megafunction \"showpc:inst10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717553101579 ""}  } { { "showpc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/showpc.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717553101579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/user/Desktop/test/rv32i/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717553101610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717553101610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[31\] " "Latch dm_control:inst12\|data_in_buff\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[30\] " "Latch dm_control:inst12\|data_in_buff\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[29\] " "Latch dm_control:inst12\|data_in_buff\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[28\] " "Latch dm_control:inst12\|data_in_buff\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[27\] " "Latch dm_control:inst12\|data_in_buff\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[26\] " "Latch dm_control:inst12\|data_in_buff\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[25\] " "Latch dm_control:inst12\|data_in_buff\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[24\] " "Latch dm_control:inst12\|data_in_buff\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[23\] " "Latch dm_control:inst12\|data_in_buff\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[22\] " "Latch dm_control:inst12\|data_in_buff\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[21\] " "Latch dm_control:inst12\|data_in_buff\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[20\] " "Latch dm_control:inst12\|data_in_buff\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[19\] " "Latch dm_control:inst12\|data_in_buff\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[18\] " "Latch dm_control:inst12\|data_in_buff\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[17\] " "Latch dm_control:inst12\|data_in_buff\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[16\] " "Latch dm_control:inst12\|data_in_buff\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[15\] " "Latch dm_control:inst12\|data_in_buff\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[14\] " "Latch dm_control:inst12\|data_in_buff\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[13\] " "Latch dm_control:inst12\|data_in_buff\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[12\] " "Latch dm_control:inst12\|data_in_buff\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[11\] " "Latch dm_control:inst12\|data_in_buff\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[10\] " "Latch dm_control:inst12\|data_in_buff\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[9\] " "Latch dm_control:inst12\|data_in_buff\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[8\] " "Latch dm_control:inst12\|data_in_buff\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[7\] " "Latch dm_control:inst12\|data_in_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[6\] " "Latch dm_control:inst12\|data_in_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[5\] " "Latch dm_control:inst12\|data_in_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[4\] " "Latch dm_control:inst12\|data_in_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[3\] " "Latch dm_control:inst12\|data_in_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[2\] " "Latch dm_control:inst12\|data_in_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[1\] " "Latch dm_control:inst12\|data_in_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_in_buff\[0\] " "Latch dm_control:inst12\|data_in_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[6\] " "Latch dm_control:inst12\|data_out_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[4\] " "Latch dm_control:inst12\|data_out_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[3\] " "Latch dm_control:inst12\|data_out_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[0\] " "Latch dm_control:inst12\|data_out_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[5\] " "Latch dm_control:inst12\|data_out_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[1\] " "Latch dm_control:inst12\|data_out_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[2\] " "Latch dm_control:inst12\|data_out_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[30\] " "Latch dm_control:inst12\|data_out_buff\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[29\] " "Latch dm_control:inst12\|data_out_buff\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[28\] " "Latch dm_control:inst12\|data_out_buff\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[27\] " "Latch dm_control:inst12\|data_out_buff\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[26\] " "Latch dm_control:inst12\|data_out_buff\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[25\] " "Latch dm_control:inst12\|data_out_buff\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[16\] " "Latch dm_control:inst12\|data_out_buff\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[17\] " "Latch dm_control:inst12\|data_out_buff\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[12\] " "Latch dm_control:inst12\|data_out_buff\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[19\] " "Latch dm_control:inst12\|data_out_buff\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[18\] " "Latch dm_control:inst12\|data_out_buff\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[13\] " "Latch dm_control:inst12\|data_out_buff\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[14\] " "Latch dm_control:inst12\|data_out_buff\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[15\] " "Latch dm_control:inst12\|data_out_buff\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[31\] " "Latch dm_control:inst12\|data_out_buff\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[11\] " "Latch dm_control:inst12\|data_out_buff\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[10\] " "Latch dm_control:inst12\|data_out_buff\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[9\] " "Latch dm_control:inst12\|data_out_buff\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[8\] " "Latch dm_control:inst12\|data_out_buff\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[7\] " "Latch dm_control:inst12\|data_out_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[24\] " "Latch dm_control:inst12\|data_out_buff\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[23\] " "Latch dm_control:inst12\|data_out_buff\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[22\] " "Latch dm_control:inst12\|data_out_buff\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[21\] " "Latch dm_control:inst12\|data_out_buff\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm_control:inst12\|data_out_buff\[20\] " "Latch dm_control:inst12\|data_out_buff\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:inst\|pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:inst\|pc\[6\]" {  } { { "pc.v" "" { Text "C:/Users/user/Desktop/test/rv32i/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717553102269 ""}  } { { "dm_control.v" "" { Text "C:/Users/user/Desktop/test/rv32i/dm_control.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717553102269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "rv32i.bdf" "" { Schematic "C:/Users/user/Desktop/test/rv32i/rv32i.bdf" { { 960 2128 2304 976 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717553104090 "|rv32i|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717553104090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717553104231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1717553106757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717553106944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717553106944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2902 " "Implemented 2902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717553107069 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717553107069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2840 " "Implemented 2840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717553107069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717553107069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717553107100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 10:05:07 2024 " "Processing ended: Wed Jun 05 10:05:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717553107100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717553107100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717553107100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717553107100 ""}
