#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555557463a10 .scope module, "top_tb" "top_tb" 2 25;
 .timescale -12 -12;
L_0x7effed260018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555575589f0_0 .net/2u *"_ivl_0", 0 0, L_0x7effed260018;  1 drivers
v0x555557558af0_0 .net *"_ivl_10", 0 0, L_0x55555757d7a0;  1 drivers
L_0x7effed2613c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555557558bb0_0 .net/2u *"_ivl_12", 0 0, L_0x7effed2613c8;  1 drivers
v0x555557558ca0_0 .net *"_ivl_15", 0 0, L_0x55555757d840;  1 drivers
L_0x7effed260060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557558d80_0 .net/2u *"_ivl_4", 0 0, L_0x7effed260060;  1 drivers
L_0x7effed261380 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555557558eb0_0 .net/2u *"_ivl_8", 31 0, L_0x7effed261380;  1 drivers
v0x555557558f90_0 .net "boot", 0 0, L_0x55555750ceb0;  1 drivers
v0x555557559030_0 .var "clk", 0 0;
v0x5555575590d0_0 .var "clk_48mhz", 0 0;
v0x555557559170_0 .var "crc16", 15 0;
v0x555557559230_0 .var "crc16_invert", 0 0;
v0x5555575592f0_0 .var "crc5", 4 0;
v0x5555575593d0_0 .var "crc5_invert", 0 0;
v0x555557559490_0 .var "eop", 1 0;
v0x555557559570_0 .var/i "get_usb_bitstuff_count", 31 0;
v0x555557559650_0 .var/i "i", 31 0;
v0x555557559730_0 .net "led", 0 0, L_0x55555756b380;  1 drivers
v0x555557559800_0 .var "miso_data", 8192 0;
v0x5555575598c0_0 .var "mosi_data", 8192 0;
v0x5555575599a0_0 .var "prev_usb_p_tx", 0 0;
v0x555557559a60_0 .var "raw_usb_data", 1023 0;
v0x555557559b40_0 .var "reset", 0 0;
v0x555557559be0_0 .var/i "send_usb_bitstuff_count", 31 0;
v0x555557559cc0_0 .var "send_usb_nrzi_state", 0 0;
v0x555557559d80_0 .net "spi_cs", 0 0, v0x55555754b8a0_0;  1 drivers
v0x555557559e20_0 .net "spi_miso", 0 0, L_0x55555757d930;  1 drivers
v0x555557559f10_0 .var "spi_miso_length", 31 0;
v0x555557559ff0_0 .net "spi_mosi", 0 0, L_0x55555756ed40;  1 drivers
v0x55555755a0e0_0 .var "spi_mosi_length", 31 0;
v0x55555755a1c0_0 .net "spi_sck", 0 0, v0x55555754c120_0;  1 drivers
v0x55555755a2b0_0 .var "sync", 7 0;
v0x55555755a390_0 .var "usb_n_rx", 0 0;
v0x55555755a430_0 .net "usb_n_tx", 0 0, L_0x55555755acc0;  1 drivers
v0x55555755a700_0 .net "usb_n_tx_raw", 0 0, v0x555557544640_0;  1 drivers
v0x55555755a7a0_0 .var "usb_p_rx", 0 0;
v0x55555755a840_0 .net "usb_p_tx", 0 0, L_0x55555755ac00;  1 drivers
v0x55555755a900_0 .net "usb_p_tx_raw", 0 0, v0x555557544700_0;  1 drivers
v0x55555755a9a0_0 .var "usb_tx_data", 1023 0;
v0x55555755aa80_0 .net "usb_tx_en", 0 0, v0x5555575448a0_0;  1 drivers
v0x55555755ab20_0 .var "usb_tx_len", 10 0;
E_0x5555572678a0 .event posedge, v0x55555754c120_0;
E_0x555557267400 .event negedge, v0x55555754c120_0;
L_0x55555755ac00 .functor MUXZ 1, L_0x7effed260018, v0x555557544700_0, v0x5555575448a0_0, C4<>;
L_0x55555755acc0 .functor MUXZ 1, L_0x7effed260060, v0x555557544640_0, v0x5555575448a0_0, C4<>;
L_0x55555757d7a0 .cmp/eq 32, v0x555557559f10_0, L_0x7effed261380;
L_0x55555757d840 .part/v v0x555557559800_0, v0x555557559f10_0, 1;
L_0x55555757d930 .functor MUXZ 1, L_0x55555757d840, L_0x7effed2613c8, L_0x55555757d7a0, C4<>;
S_0x5555574e7240 .scope task, "calc_crc16" "calc_crc16" 2 360, 2 360 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557480ca0_0 .var "data", 511 0;
v0x55555747bf90_0 .var "length", 10 0;
TD_top_tb.calc_crc16 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555557559170_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x555557559650_0;
    %load/vec4 v0x55555747bf90_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555557480ca0_0;
    %load/vec4 v0x555557559650_0;
    %part/s 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x555557559230_0, 0, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555557559230_0;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555557559230_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
    %load/vec4 v0x555557559230_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559170_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555557559650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
S_0x5555574e8dc0 .scope task, "calc_crc5" "calc_crc5" 2 298, 2 298 0, S_0x555557463a10;
 .timescale -12 -12;
v0x55555744c050_0 .var "data", 10 0;
TD_top_tb.calc_crc5 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5555575592f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
T_1.3 ; Top of for-loop 
    %load/vec4 v0x555557559650_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_1.4, 5;
    %load/vec4 v0x55555744c050_0;
    %load/vec4 v0x555557559650_0;
    %part/s 1;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 4, 4;
    %xor;
    %store/vec4 v0x5555575593d0_0, 0, 1;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555575592f0_0, 4, 1;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555575592f0_0, 4, 1;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555575593d0_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555575592f0_0, 4, 1;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555575592f0_0, 4, 1;
    %load/vec4 v0x5555575593d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555575592f0_0, 4, 1;
T_1.5 ; for-loop step statement
    %load/vec4 v0x555557559650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
    %jmp T_1.3;
T_1.4 ; for-loop exit label
    %end;
S_0x5555574e9290 .scope module, "dut" "tinyfpga_bootloader" 2 81, 3 1 0, S_0x555557463a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "usb_p_tx";
    .port_info 4 /OUTPUT 1 "usb_n_tx";
    .port_info 5 /INPUT 1 "usb_p_rx";
    .port_info 6 /INPUT 1 "usb_n_rx";
    .port_info 7 /OUTPUT 1 "usb_tx_en";
    .port_info 8 /OUTPUT 1 "led";
    .port_info 9 /OUTPUT 1 "spi_cs";
    .port_info 10 /OUTPUT 1 "spi_sck";
    .port_info 11 /OUTPUT 1 "spi_mosi";
    .port_info 12 /INPUT 1 "spi_miso";
    .port_info 13 /OUTPUT 1 "boot";
L_0x55555750ceb0 .functor OR 1, v0x55555754e4f0_0, v0x555557549980_0, C4<0>, C4<0>;
v0x55555754c8c0_0 .net *"_ivl_0", 31 0, L_0x55555755adf0;  1 drivers
L_0x7effed260138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555754c9c0_0 .net *"_ivl_11", 21 0, L_0x7effed260138;  1 drivers
L_0x7effed260180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x55555754caa0_0 .net/2u *"_ivl_12", 31 0, L_0x7effed260180;  1 drivers
L_0x7effed2600a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555754cb60_0 .net *"_ivl_3", 25 0, L_0x7effed2600a8;  1 drivers
L_0x7effed261218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754cc40_0 .net/2u *"_ivl_38", 0 0, L_0x7effed261218;  1 drivers
L_0x7effed2600f0 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x55555754cd20_0 .net/2u *"_ivl_4", 31 0, L_0x7effed2600f0;  1 drivers
L_0x7effed261260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754ce00_0 .net/2u *"_ivl_50", 0 0, L_0x7effed261260;  1 drivers
L_0x7effed2612a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555754cee0_0 .net/2u *"_ivl_54", 7 0, L_0x7effed2612a8;  1 drivers
L_0x7effed2612f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754cfc0_0 .net/2u *"_ivl_58", 0 0, L_0x7effed2612f0;  1 drivers
L_0x7effed261338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754d0a0_0 .net/2u *"_ivl_62", 0 0, L_0x7effed261338;  1 drivers
v0x55555754d180_0 .net *"_ivl_8", 31 0, L_0x55555756b0a0;  1 drivers
v0x55555754d260_0 .net "boot", 0 0, L_0x55555750ceb0;  alias, 1 drivers
v0x55555754d320_0 .net "boot_to_user_design", 0 0, v0x555557549980_0;  1 drivers
v0x55555754d3c0_0 .net "clk", 0 0, v0x555557559030_0;  1 drivers
v0x55555754d460_0 .net "clk_48mhz", 0 0, v0x5555575590d0_0;  1 drivers
v0x55555754d500_0 .var "count_down", 0 0;
v0x55555754d5a0_0 .net "ctrl_in_ep_acked", 0 0, L_0x55555757d620;  1 drivers
v0x55555754d670_0 .net "ctrl_in_ep_data", 7 0, L_0x55555756e640;  1 drivers
v0x55555754d740_0 .net "ctrl_in_ep_data_done", 0 0, L_0x55555756d800;  1 drivers
v0x55555754d7e0_0 .net "ctrl_in_ep_data_free", 0 0, L_0x55555757ca10;  1 drivers
v0x55555754d8b0_0 .net "ctrl_in_ep_data_put", 0 0, L_0x55555756e1a0;  1 drivers
v0x55555754d980_0 .net "ctrl_in_ep_grant", 0 0, L_0x55555757c7d0;  1 drivers
v0x55555754da50_0 .net "ctrl_in_ep_req", 0 0, L_0x55555756dc60;  1 drivers
v0x55555754db20_0 .net "ctrl_in_ep_stall", 0 0, v0x5555574aeda0_0;  1 drivers
v0x55555754dbf0_0 .net "ctrl_out_ep_acked", 0 0, L_0x55555757bf20;  1 drivers
v0x55555754dcc0_0 .net "ctrl_out_ep_data_avail", 0 0, L_0x55555757b8b0;  1 drivers
v0x55555754dd60_0 .net "ctrl_out_ep_data_get", 0 0, L_0x5555574fcb50;  1 drivers
v0x55555754de30_0 .net "ctrl_out_ep_grant", 0 0, L_0x55555757b6d0;  1 drivers
v0x55555754df00_0 .net "ctrl_out_ep_req", 0 0, L_0x555557439250;  1 drivers
v0x55555754dfd0_0 .net "ctrl_out_ep_setup", 0 0, L_0x55555757bb60;  1 drivers
L_0x7effed2601c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754e0a0_0 .net "ctrl_out_ep_stall", 0 0, L_0x7effed2601c8;  1 drivers
v0x55555754e170_0 .net "dev_addr", 6 0, v0x5555574b4a80_0;  1 drivers
v0x55555754e210_0 .net "frame_index", 10 0, L_0x55555756f270;  1 drivers
v0x55555754e4f0_0 .var "host_presence_timeout", 0 0;
v0x55555754e590_0 .var "host_presence_timer", 31 0;
v0x55555754e630_0 .net "led", 0 0, L_0x55555756b380;  alias, 1 drivers
v0x55555754e6d0_0 .var "led_pwm", 7 0;
v0x55555754e770_0 .net "nak_in_ep_acked", 0 0, L_0x55555757d350;  1 drivers
v0x55555754e810_0 .net "nak_in_ep_data_free", 0 0, L_0x55555757c8c0;  1 drivers
v0x55555754e8b0_0 .net "nak_in_ep_grant", 0 0, L_0x55555757c5a0;  1 drivers
v0x55555754e950_0 .var "ns_cnt", 5 0;
v0x55555754e9f0_0 .net "ns_rst", 0 0, L_0x55555756af30;  1 drivers
v0x55555754eab0_0 .net "out_ep_data", 7 0, v0x5555575362a0_0;  1 drivers
v0x55555754ec00_0 .var "pwm_cnt", 7 0;
v0x55555754ece0_0 .net "reset", 0 0, v0x555557559b40_0;  1 drivers
v0x55555754ed80_0 .net "serial_in_ep_acked", 0 0, L_0x55555757d440;  1 drivers
v0x55555754ee50_0 .net "serial_in_ep_data", 7 0, L_0x55555756ec50;  1 drivers
v0x55555754ef20_0 .net "serial_in_ep_data_done", 0 0, v0x55555754a310_0;  1 drivers
v0x55555754eff0_0 .net "serial_in_ep_data_free", 0 0, L_0x55555757c730;  1 drivers
v0x55555754f0c0_0 .net "serial_in_ep_data_put", 0 0, v0x55555754a610_0;  1 drivers
v0x55555754f190_0 .net "serial_in_ep_grant", 0 0, L_0x55555757c690;  1 drivers
v0x55555754f260_0 .net "serial_in_ep_req", 0 0, v0x55555754a790_0;  1 drivers
L_0x7effed260528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754f330_0 .net "serial_in_ep_stall", 0 0, L_0x7effed260528;  1 drivers
v0x55555754f400_0 .net "serial_out_ep_acked", 0 0, L_0x55555757bd60;  1 drivers
v0x55555754f4d0_0 .net "serial_out_ep_data_avail", 0 0, L_0x55555757b810;  1 drivers
v0x55555754f5a0_0 .net "serial_out_ep_data_get", 0 0, L_0x55555756eb40;  1 drivers
v0x55555754f670_0 .net "serial_out_ep_grant", 0 0, L_0x55555757b5e0;  1 drivers
v0x55555754f740_0 .net "serial_out_ep_req", 0 0, L_0x55555756ea10;  1 drivers
v0x55555754f810_0 .net "serial_out_ep_setup", 0 0, L_0x55555757bac0;  1 drivers
L_0x7effed2604e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555754f8e0_0 .net "serial_out_ep_stall", 0 0, L_0x7effed2604e0;  1 drivers
v0x55555754f9b0_0 .net "sof_valid", 0 0, L_0x55555756f1b0;  1 drivers
v0x55555754fa80_0 .net "spi_cs", 0 0, v0x55555754b8a0_0;  alias, 1 drivers
v0x55555754fb50_0 .net "spi_miso", 0 0, L_0x55555757d930;  alias, 1 drivers
v0x55555754fc20_0 .net "spi_mosi", 0 0, L_0x55555756ed40;  alias, 1 drivers
v0x55555754fcf0_0 .net "spi_sck", 0 0, v0x55555754c120_0;  alias, 1 drivers
v0x5555575501d0_0 .var "us_cnt", 9 0;
v0x555557550270_0 .net "us_rst", 0 0, L_0x55555756b210;  1 drivers
v0x555557550310_0 .net "usb_n_rx", 0 0, v0x55555755a390_0;  1 drivers
v0x5555575503b0_0 .net "usb_n_tx", 0 0, v0x555557544640_0;  alias, 1 drivers
v0x555557550450_0 .net "usb_p_rx", 0 0, v0x55555755a7a0_0;  1 drivers
v0x5555575504f0_0 .net "usb_p_tx", 0 0, v0x555557544700_0;  alias, 1 drivers
v0x555557550590_0 .net "usb_tx_en", 0 0, v0x5555575448a0_0;  alias, 1 drivers
L_0x55555755adf0 .concat [ 6 26 0 0], v0x55555754e950_0, L_0x7effed2600a8;
L_0x55555756af30 .cmp/eq 32, L_0x55555755adf0, L_0x7effed2600f0;
L_0x55555756b0a0 .concat [ 10 22 0 0], v0x5555575501d0_0, L_0x7effed260138;
L_0x55555756b210 .cmp/eq 32, L_0x55555756b0a0, L_0x7effed260180;
L_0x55555756b380 .cmp/gt 8, v0x55555754e6d0_0, v0x55555754ec00_0;
L_0x55555757b4f0 .concat [ 1 1 0 0], L_0x555557439250, L_0x55555756ea10;
L_0x55555757b5e0 .part v0x555557516d00_0, 1, 1;
L_0x55555757b6d0 .part v0x555557516d00_0, 0, 1;
L_0x55555757b810 .part L_0x555557572500, 1, 1;
L_0x55555757b8b0 .part L_0x555557572500, 0, 1;
L_0x55555757bac0 .part v0x5555575367a0_0, 1, 1;
L_0x55555757bb60 .part v0x5555575367a0_0, 0, 1;
L_0x55555757bc70 .concat [ 1 1 0 0], L_0x5555574fcb50, L_0x55555756eb40;
L_0x55555757bd60 .part v0x5555575361c0_0, 1, 1;
L_0x55555757bf20 .part v0x5555575361c0_0, 0, 1;
L_0x55555757c420 .concat [ 1 1 1 0], L_0x55555756dc60, v0x55555754a790_0, L_0x7effed261218;
L_0x55555757c5a0 .part v0x55555725ec80_0, 2, 1;
L_0x55555757c690 .part v0x55555725ec80_0, 1, 1;
L_0x55555757c7d0 .part v0x55555725ec80_0, 0, 1;
L_0x55555757c8c0 .part v0x555557252d40_0, 2, 1;
L_0x55555757c730 .part v0x555557252d40_0, 1, 1;
L_0x55555757ca10 .part v0x555557252d40_0, 0, 1;
L_0x55555757cc00 .concat [ 1 1 1 0], L_0x55555756e1a0, v0x55555754a610_0, L_0x7effed261260;
L_0x55555757cd40 .concat [ 8 8 8 0], L_0x55555756e640, L_0x55555756ec50, L_0x7effed2612a8;
L_0x55555757cf50 .concat [ 1 1 1 0], L_0x55555756d800, v0x55555754a310_0, L_0x7effed2612f0;
L_0x55555757d0e0 .concat [ 1 1 1 0], v0x5555574aeda0_0, L_0x7effed260528, L_0x7effed261338;
L_0x55555757d350 .part v0x555557256330_0, 2, 1;
L_0x55555757d440 .part v0x555557256330_0, 1, 1;
L_0x55555757d620 .part v0x555557256330_0, 0, 1;
S_0x555557474380 .scope module, "ctrl_ep_inst" "usb_serial_ctrl_ep" 3 139, 4 1 0, S_0x5555574e9290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "dev_addr";
    .port_info 3 /OUTPUT 1 "out_ep_req";
    .port_info 4 /INPUT 1 "out_ep_grant";
    .port_info 5 /INPUT 1 "out_ep_data_avail";
    .port_info 6 /INPUT 1 "out_ep_setup";
    .port_info 7 /OUTPUT 1 "out_ep_data_get";
    .port_info 8 /INPUT 8 "out_ep_data";
    .port_info 9 /OUTPUT 1 "out_ep_stall";
    .port_info 10 /INPUT 1 "out_ep_acked";
    .port_info 11 /OUTPUT 1 "in_ep_req";
    .port_info 12 /INPUT 1 "in_ep_grant";
    .port_info 13 /INPUT 1 "in_ep_data_free";
    .port_info 14 /OUTPUT 1 "in_ep_data_put";
    .port_info 15 /OUTPUT 8 "in_ep_data";
    .port_info 16 /OUTPUT 1 "in_ep_data_done";
    .port_info 17 /OUTPUT 1 "in_ep_stall";
    .port_info 18 /INPUT 1 "in_ep_acked";
P_0x5555574fedc0 .param/l "DATA_IN" 1 4 35, +C4<00000000000000000000000000000010>;
P_0x5555574fee00 .param/l "DATA_OUT" 1 4 36, +C4<00000000000000000000000000000011>;
P_0x5555574fee40 .param/l "IDLE" 1 4 33, +C4<00000000000000000000000000000000>;
P_0x5555574fee80 .param/l "SETUP" 1 4 34, +C4<00000000000000000000000000000001>;
P_0x5555574feec0 .param/l "STATUS_IN" 1 4 37, +C4<00000000000000000000000000000100>;
P_0x5555574fef00 .param/l "STATUS_OUT" 1 4 38, +C4<00000000000000000000000000000101>;
L_0x555557439250 .functor BUFZ 1, L_0x55555757b8b0, C4<0>, C4<0>, C4<0>;
L_0x5555574fcb50 .functor BUFZ 1, L_0x55555757b8b0, C4<0>, C4<0>, C4<0>;
L_0x55555756c3d0 .functor AND 1, L_0x5555573238c0, L_0x55555757bb60, C4<1>, C4<1>;
L_0x55555756c600 .functor AND 1, L_0x55555756c4c0, L_0x55555756c760, C4<1>, C4<1>;
L_0x55555756ca10 .functor AND 1, L_0x55555756c4c0, L_0x55555756c970, C4<1>, C4<1>;
L_0x55555756d090 .functor OR 1, L_0x55555756cd20, L_0x55555756cfa0, C4<0>, C4<0>;
L_0x55555756d6f0 .functor AND 1, L_0x55555756d340, L_0x55555756d4f0, C4<1>, C4<1>;
L_0x55555756d800 .functor OR 1, L_0x55555756d6f0, v0x55555743add0_0, C4<0>, C4<0>;
L_0x55555756dc60 .functor AND 1, L_0x55555756da50, L_0x55555756d1f0, C4<1>, C4<1>;
L_0x55555756e0e0 .functor AND 1, L_0x55555756dec0, L_0x55555756d1f0, C4<1>, C4<1>;
L_0x55555756e1a0 .functor AND 1, L_0x55555756e0e0, L_0x55555757ca10, C4<1>, C4<1>;
L_0x55555756e640 .functor BUFZ 8, L_0x55555756e370, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555574c7950_0 .net *"_ivl_101", 0 0, L_0x55555756e0e0;  1 drivers
v0x5555574c7a10_0 .net *"_ivl_104", 7 0, L_0x55555756e370;  1 drivers
v0x5555574c6780_0 .net *"_ivl_106", 9 0, L_0x55555756e410;  1 drivers
L_0x7effed260498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555574c6840_0 .net *"_ivl_109", 2 0, L_0x7effed260498;  1 drivers
v0x5555574d2c90_0 .net *"_ivl_14", 7 0, L_0x55555756b730;  1 drivers
v0x5555574cd200_0 .net *"_ivl_17", 7 0, L_0x55555756b830;  1 drivers
v0x5555574cd2e0_0 .net *"_ivl_22", 7 0, L_0x55555756bad0;  1 drivers
v0x5555574cf4d0_0 .net *"_ivl_25", 7 0, L_0x55555756bbb0;  1 drivers
v0x5555574cf590_0 .net *"_ivl_30", 7 0, L_0x55555756be10;  1 drivers
v0x5555574aacc0_0 .net *"_ivl_33", 7 0, L_0x55555756beb0;  1 drivers
L_0x7effed260210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555574aada0_0 .net/2u *"_ivl_40", 15 0, L_0x7effed260210;  1 drivers
v0x5555574abfe0_0 .net *"_ivl_45", 0 0, L_0x55555756c670;  1 drivers
v0x5555574ac0c0_0 .net *"_ivl_47", 0 0, L_0x55555756c760;  1 drivers
v0x5555574ab5e0_0 .net *"_ivl_51", 0 0, L_0x55555756c970;  1 drivers
v0x5555574ab6c0_0 .net *"_ivl_54", 7 0, L_0x55555756cb10;  1 drivers
L_0x7effed260258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555574a29e0_0 .net *"_ivl_57", 0 0, L_0x7effed260258;  1 drivers
v0x5555574a2aa0_0 .net *"_ivl_58", 0 0, L_0x55555756cd20;  1 drivers
v0x555557499730_0 .net *"_ivl_60", 15 0, L_0x55555756cdc0;  1 drivers
L_0x7effed2602a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555574997f0_0 .net *"_ivl_63", 7 0, L_0x7effed2602a0;  1 drivers
v0x55555749ab90_0 .net *"_ivl_64", 0 0, L_0x55555756cfa0;  1 drivers
v0x55555749ac50_0 .net *"_ivl_70", 31 0, L_0x55555756d450;  1 drivers
L_0x7effed2602e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557486530_0 .net *"_ivl_73", 25 0, L_0x7effed2602e8;  1 drivers
L_0x7effed260330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555557486610_0 .net/2u *"_ivl_74", 31 0, L_0x7effed260330;  1 drivers
v0x555557486ea0_0 .net *"_ivl_76", 0 0, L_0x55555756d4f0;  1 drivers
v0x555557486f60_0 .net *"_ivl_79", 0 0, L_0x55555756d6f0;  1 drivers
v0x555557437c20_0 .net *"_ivl_82", 31 0, L_0x55555756d910;  1 drivers
L_0x7effed260378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557437ce0_0 .net *"_ivl_85", 25 0, L_0x7effed260378;  1 drivers
L_0x7effed2603c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555557436900_0 .net/2u *"_ivl_86", 31 0, L_0x7effed2603c0;  1 drivers
v0x5555574369e0_0 .net *"_ivl_88", 0 0, L_0x55555756da50;  1 drivers
v0x555557462390_0 .net *"_ivl_92", 31 0, L_0x55555756de20;  1 drivers
L_0x7effed260408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557462470_0 .net *"_ivl_95", 25 0, L_0x7effed260408;  1 drivers
L_0x7effed260450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555574740a0_0 .net/2u *"_ivl_96", 31 0, L_0x7effed260450;  1 drivers
v0x555557474180_0 .net *"_ivl_98", 0 0, L_0x55555756dec0;  1 drivers
v0x5555574ead00_0 .net "all_data_sent", 0 0, L_0x55555756d090;  1 drivers
v0x5555574eada0_0 .net "bRequest", 7 0, L_0x55555756b690;  1 drivers
v0x5555574cb0b0_0 .net "bmRequestType", 7 0, L_0x55555756b5f0;  1 drivers
v0x5555574cb190_0 .var "bytes_sent", 7 0;
v0x5555574c4180_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x5555574c4220_0 .var "ctrl_xfr_state", 5 0;
v0x5555574c2b10_0 .var "ctrl_xfr_state_next", 5 0;
v0x5555574c2bf0_0 .var "data_stage_end", 0 0;
v0x5555574b49a0_0 .net "dev_addr", 6 0, v0x5555574b4a80_0;  alias, 1 drivers
v0x5555574b4a80_0 .var "dev_addr_i", 6 0;
v0x5555574b39a0 .array "ep_rom", 0 255, 7 0;
v0x5555574b3a60_0 .net "has_data_stage", 0 0, L_0x55555756c4c0;  1 drivers
v0x5555574b26a0_0 .net "in_data_stage", 0 0, L_0x55555756ca10;  1 drivers
v0x5555574b2760_0 .net "in_data_transfer_done", 0 0, L_0x55555756d340;  1 drivers
v0x5555574b1310_0 .net "in_ep_acked", 0 0, L_0x55555757d620;  alias, 1 drivers
v0x5555574b13d0_0 .net "in_ep_data", 7 0, L_0x55555756e640;  alias, 1 drivers
v0x5555574b0cc0_0 .net "in_ep_data_done", 0 0, L_0x55555756d800;  alias, 1 drivers
v0x5555574b0d80_0 .net "in_ep_data_free", 0 0, L_0x55555757ca10;  alias, 1 drivers
v0x5555574afd60_0 .net "in_ep_data_put", 0 0, L_0x55555756e1a0;  alias, 1 drivers
v0x5555574afe20_0 .net "in_ep_grant", 0 0, L_0x55555757c7d0;  alias, 1 drivers
v0x5555574aece0_0 .net "in_ep_req", 0 0, L_0x55555756dc60;  alias, 1 drivers
v0x5555574aeda0_0 .var "in_ep_stall", 0 0;
v0x5555574b7370_0 .net "more_data_to_send", 0 0, L_0x55555756d1f0;  1 drivers
v0x5555574b7430_0 .var "new_dev_addr", 6 0;
v0x55555748f710_0 .net "out_data_stage", 0 0, L_0x55555756c600;  1 drivers
v0x55555748f7d0_0 .net "out_ep_acked", 0 0, L_0x55555757bf20;  alias, 1 drivers
v0x55555748c9d0_0 .net "out_ep_data", 7 0, v0x5555575362a0_0;  alias, 1 drivers
v0x55555748cab0_0 .net "out_ep_data_avail", 0 0, L_0x55555757b8b0;  alias, 1 drivers
v0x55555748bb50_0 .net "out_ep_data_get", 0 0, L_0x5555574fcb50;  alias, 1 drivers
v0x55555748bc10_0 .var "out_ep_data_valid", 0 0;
v0x55555748ac20_0 .net "out_ep_grant", 0 0, L_0x55555757b6d0;  alias, 1 drivers
v0x55555748ace0_0 .net "out_ep_req", 0 0, L_0x555557439250;  alias, 1 drivers
v0x555557489ba0_0 .net "out_ep_setup", 0 0, L_0x55555757bb60;  alias, 1 drivers
v0x555557489c60_0 .net "out_ep_stall", 0 0, L_0x7effed2601c8;  alias, 1 drivers
v0x555557448bb0_0 .net "pkt_end", 0 0, L_0x555557506cf0;  1 drivers
v0x555557448c50_0 .net "pkt_start", 0 0, L_0x5555573238c0;  1 drivers
v0x5555574477c0 .array "raw_setup_data", 0 7, 9 0;
v0x55555743d4b0_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
v0x55555743d570_0 .var "rom_addr", 6 0;
v0x55555743d140_0 .var "rom_length", 6 0;
v0x55555743d220_0 .var "save_dev_addr", 0 0;
v0x55555743add0_0 .var "send_zero_length_data_pkt", 0 0;
v0x55555743ae90_0 .var "setup_data_addr", 3 0;
v0x5555574d1ee0_0 .net "setup_pkt_start", 0 0, L_0x55555756c3d0;  1 drivers
v0x5555574d1fa0_0 .var "setup_stage_end", 0 0;
v0x55555748faa0_0 .var "status_stage_end", 0 0;
v0x55555748fb60_0 .net "wIndex", 15 0, L_0x55555756bc50;  1 drivers
v0x5555574c3280_0 .net "wLength", 15 0, L_0x55555756bfe0;  1 drivers
v0x5555574c3360_0 .net "wValue", 15 0, L_0x55555756b960;  1 drivers
E_0x555557267c50/0 .event anyedge, v0x5555574c4220_0, v0x5555574d1ee0_0, v0x5555574fe540_0, v0x5555574b26a0_0;
E_0x555557267c50/1 .event anyedge, v0x55555748f710_0, v0x5555574aeda0_0, v0x5555574b1310_0, v0x555557439360_0;
E_0x555557267c50/2 .event anyedge, v0x55555748f7d0_0;
E_0x555557267c50 .event/or E_0x555557267c50/0, E_0x555557267c50/1, E_0x555557267c50/2;
v0x5555574477c0_0 .array/port v0x5555574477c0, 0;
L_0x55555756b5f0 .part v0x5555574477c0_0, 0, 8;
v0x5555574477c0_1 .array/port v0x5555574477c0, 1;
L_0x55555756b690 .part v0x5555574477c0_1, 0, 8;
v0x5555574477c0_3 .array/port v0x5555574477c0, 3;
L_0x55555756b730 .part v0x5555574477c0_3, 0, 8;
v0x5555574477c0_2 .array/port v0x5555574477c0, 2;
L_0x55555756b830 .part v0x5555574477c0_2, 0, 8;
L_0x55555756b960 .concat [ 8 8 0 0], L_0x55555756b830, L_0x55555756b730;
v0x5555574477c0_5 .array/port v0x5555574477c0, 5;
L_0x55555756bad0 .part v0x5555574477c0_5, 0, 8;
v0x5555574477c0_4 .array/port v0x5555574477c0, 4;
L_0x55555756bbb0 .part v0x5555574477c0_4, 0, 8;
L_0x55555756bc50 .concat [ 8 8 0 0], L_0x55555756bbb0, L_0x55555756bad0;
v0x5555574477c0_7 .array/port v0x5555574477c0, 7;
L_0x55555756be10 .part v0x5555574477c0_7, 0, 8;
v0x5555574477c0_6 .array/port v0x5555574477c0, 6;
L_0x55555756beb0 .part v0x5555574477c0_6, 0, 8;
L_0x55555756bfe0 .concat [ 8 8 0 0], L_0x55555756beb0, L_0x55555756be10;
L_0x55555756c4c0 .cmp/ne 16, L_0x55555756bfe0, L_0x7effed260210;
L_0x55555756c670 .part L_0x55555756b5f0, 7, 1;
L_0x55555756c760 .reduce/nor L_0x55555756c670;
L_0x55555756c970 .part L_0x55555756b5f0, 7, 1;
L_0x55555756cb10 .concat [ 7 1 0 0], v0x55555743d140_0, L_0x7effed260258;
L_0x55555756cd20 .cmp/ge 8, v0x5555574cb190_0, L_0x55555756cb10;
L_0x55555756cdc0 .concat [ 8 8 0 0], v0x5555574cb190_0, L_0x7effed2602a0;
L_0x55555756cfa0 .cmp/ge 16, L_0x55555756cdc0, L_0x55555756bfe0;
L_0x55555756d1f0 .reduce/nor L_0x55555756d090;
L_0x55555756d450 .concat [ 6 26 0 0], v0x5555574c4220_0, L_0x7effed2602e8;
L_0x55555756d4f0 .cmp/eq 32, L_0x55555756d450, L_0x7effed260330;
L_0x55555756d910 .concat [ 6 26 0 0], v0x5555574c4220_0, L_0x7effed260378;
L_0x55555756da50 .cmp/eq 32, L_0x55555756d910, L_0x7effed2603c0;
L_0x55555756de20 .concat [ 6 26 0 0], v0x5555574c4220_0, L_0x7effed260408;
L_0x55555756dec0 .cmp/eq 32, L_0x55555756de20, L_0x7effed260450;
L_0x55555756e370 .array/port v0x5555574b39a0, L_0x55555756e410;
L_0x55555756e410 .concat [ 7 3 0 0], v0x55555743d570_0, L_0x7effed260498;
S_0x5555574626a0 .scope module, "detect_in_data_transfer_done" "rising_edge_detector" 4 111, 5 1 0, S_0x555557474380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x55555756d340 .functor AND 1, L_0x55555756ceb0, L_0x55555756d090, C4<1>, C4<1>;
v0x555557453cd0_0 .net *"_ivl_1", 0 0, L_0x55555756ceb0;  1 drivers
v0x555557438810_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557439360_0 .net "in", 0 0, L_0x55555756d090;  alias, 1 drivers
v0x5555575046a0_0 .var "in_q", 0 0;
v0x555557504760_0 .net "out", 0 0, L_0x55555756d340;  alias, 1 drivers
E_0x555557267690 .event posedge, v0x555557438810_0;
L_0x55555756ceb0 .reduce/nor v0x5555575046a0_0;
S_0x555557463580 .scope module, "detect_pkt_end" "falling_edge_detector" 4 81, 5 15 0, S_0x555557474380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555557506cf0 .functor AND 1, v0x5555574fe4a0_0, L_0x55555756c240, C4<1>, C4<1>;
v0x5555574ff960_0 .net *"_ivl_1", 0 0, L_0x55555756c240;  1 drivers
v0x5555574ff2b0_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x5555574ff370_0 .net "in", 0 0, L_0x55555757b8b0;  alias, 1 drivers
v0x5555574fe4a0_0 .var "in_q", 0 0;
v0x5555574fe540_0 .net "out", 0 0, L_0x555557506cf0;  alias, 1 drivers
L_0x55555756c240 .reduce/nor L_0x55555757b8b0;
S_0x5555574e2d10 .scope module, "detect_pkt_start" "rising_edge_detector" 4 75, 5 1 0, S_0x555557474380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x5555573238c0 .functor AND 1, L_0x55555756c100, L_0x55555757b8b0, C4<1>, C4<1>;
v0x5555574e6db0_0 .net *"_ivl_1", 0 0, L_0x55555756c100;  1 drivers
v0x5555574e6e70_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x5555574e3e00_0 .net "in", 0 0, L_0x55555757b8b0;  alias, 1 drivers
v0x5555574e3ea0_0 .var "in_q", 0 0;
v0x5555574ebcd0_0 .net "out", 0 0, L_0x5555573238c0;  alias, 1 drivers
L_0x55555756c100 .reduce/nor v0x5555574e3ea0_0;
S_0x55555750bb90 .scope module, "usb_fs_pe_inst" "usb_fs_pe" 3 207, 6 1 0, S_0x5555574e9290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "dev_addr";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "out_ep_req";
    .port_info 5 /OUTPUT 2 "out_ep_grant";
    .port_info 6 /OUTPUT 2 "out_ep_data_avail";
    .port_info 7 /OUTPUT 2 "out_ep_setup";
    .port_info 8 /INPUT 2 "out_ep_data_get";
    .port_info 9 /OUTPUT 8 "out_ep_data";
    .port_info 10 /INPUT 2 "out_ep_stall";
    .port_info 11 /OUTPUT 2 "out_ep_acked";
    .port_info 12 /INPUT 3 "in_ep_req";
    .port_info 13 /OUTPUT 3 "in_ep_grant";
    .port_info 14 /OUTPUT 3 "in_ep_data_free";
    .port_info 15 /INPUT 3 "in_ep_data_put";
    .port_info 16 /INPUT 24 "in_ep_data";
    .port_info 17 /INPUT 3 "in_ep_data_done";
    .port_info 18 /INPUT 3 "in_ep_stall";
    .port_info 19 /OUTPUT 3 "in_ep_acked";
    .port_info 20 /OUTPUT 1 "sof_valid";
    .port_info 21 /OUTPUT 11 "frame_index";
    .port_info 22 /OUTPUT 1 "usb_p_tx";
    .port_info 23 /OUTPUT 1 "usb_n_tx";
    .port_info 24 /INPUT 1 "usb_p_rx";
    .port_info 25 /INPUT 1 "usb_n_rx";
    .port_info 26 /OUTPUT 1 "usb_tx_en";
P_0x5555574fcac0 .param/l "NUM_IN_EPS" 0 6 3, C4<00011>;
P_0x5555574fcb00 .param/l "NUM_OUT_EPS" 0 6 2, C4<00010>;
L_0x55555756f010 .functor AND 1, L_0x555557578df0, L_0x555557578740, C4<1>, C4<1>;
L_0x55555756f1b0 .functor AND 1, L_0x55555756f010, L_0x55555756f080, C4<1>, C4<1>;
L_0x55555756f270 .functor BUFZ 11, L_0x5555575794d0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x5555575460e0_0 .net *"_ivl_1", 0 0, L_0x55555756f010;  1 drivers
L_0x7effed2605b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5555575461c0_0 .net/2u *"_ivl_2", 3 0, L_0x7effed2605b8;  1 drivers
v0x5555575462a0_0 .net *"_ivl_4", 0 0, L_0x55555756f080;  1 drivers
v0x555557546340_0 .net "arb_in_ep_data", 7 0, v0x5555574500f0_0;  1 drivers
v0x555557546450_0 .net "bit_strobe", 0 0, L_0x555557576570;  1 drivers
v0x555557546590_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557546630_0 .net "clk_48mhz", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x5555575466d0_0 .net "dev_addr", 6 0, v0x5555574b4a80_0;  alias, 1 drivers
v0x555557546790_0 .net "frame_index", 10 0, L_0x55555756f270;  alias, 1 drivers
v0x555557546870_0 .net "in_ep_acked", 2 0, v0x555557256330_0;  1 drivers
v0x555557546930_0 .net "in_ep_data", 23 0, L_0x55555757cd40;  1 drivers
v0x5555575469d0_0 .net "in_ep_data_done", 2 0, L_0x55555757cf50;  1 drivers
v0x555557546a70_0 .net "in_ep_data_free", 2 0, v0x555557252d40_0;  1 drivers
v0x555557546b10_0 .net "in_ep_data_put", 2 0, L_0x55555757cc00;  1 drivers
v0x555557546bb0_0 .net "in_ep_grant", 2 0, v0x55555725ec80_0;  1 drivers
v0x555557546c80_0 .net "in_ep_req", 2 0, L_0x55555757c420;  1 drivers
v0x555557546d50_0 .net "in_ep_stall", 2 0, L_0x55555757d0e0;  1 drivers
v0x555557546e20_0 .net "in_tx_pid", 3 0, v0x5555575163e0_0;  1 drivers
v0x555557546ec0_0 .net "in_tx_pkt_start", 0 0, v0x555557516580_0;  1 drivers
v0x555557546fb0_0 .net "out_ep_acked", 1 0, v0x5555575361c0_0;  1 drivers
v0x555557547070_0 .net "out_ep_data", 7 0, v0x5555575362a0_0;  alias, 1 drivers
v0x555557547160_0 .net "out_ep_data_avail", 1 0, L_0x555557572500;  1 drivers
v0x555557547220_0 .net "out_ep_data_get", 1 0, L_0x55555757bc70;  1 drivers
v0x5555575472c0_0 .net "out_ep_grant", 1 0, v0x555557516d00_0;  1 drivers
v0x555557547390_0 .net "out_ep_req", 1 0, L_0x55555757b4f0;  1 drivers
v0x555557547460_0 .net "out_ep_setup", 1 0, v0x5555575367a0_0;  1 drivers
L_0x7effed261410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555557547530_0 .net "out_ep_stall", 1 0, L_0x7effed261410;  1 drivers
v0x555557547600_0 .net "out_tx_pid", 3 0, v0x555557537780_0;  1 drivers
v0x5555575476f0_0 .net "out_tx_pkt_start", 0 0, v0x5555575378f0_0;  1 drivers
v0x5555575477e0_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
v0x555557547880_0 .net "rx_addr", 6 0, L_0x5555575792a0;  1 drivers
v0x555557547940_0 .net "rx_data", 7 0, L_0x555557579a80;  1 drivers
v0x555557547a00_0 .net "rx_data_put", 0 0, L_0x5555575799c0;  1 drivers
v0x555557547aa0_0 .net "rx_endp", 3 0, L_0x555557579340;  1 drivers
v0x555557547b60_0 .net "rx_frame_num", 10 0, L_0x5555575794d0;  1 drivers
v0x555557547c20_0 .net "rx_pid", 3 0, L_0x5555575790d0;  1 drivers
v0x555557547ce0_0 .net "rx_pkt_end", 0 0, L_0x555557578df0;  1 drivers
v0x555557547d80_0 .net "rx_pkt_start", 0 0, L_0x555557578ae0;  1 drivers
v0x555557547eb0_0 .net "rx_pkt_valid", 0 0, L_0x555557578740;  1 drivers
v0x555557547fe0_0 .net "sof_valid", 0 0, L_0x55555756f1b0;  alias, 1 drivers
v0x5555575480a0_0 .net "tx_data", 7 0, v0x5555575160c0_0;  1 drivers
v0x555557548160_0 .net "tx_data_avail", 0 0, L_0x5555575719b0;  1 drivers
v0x555557548200_0 .net "tx_data_get", 0 0, L_0x55555757a560;  1 drivers
v0x5555575482a0_0 .net "tx_pid", 3 0, L_0x555557579e30;  1 drivers
v0x555557548360_0 .net "tx_pkt_end", 0 0, L_0x55555757b1c0;  1 drivers
v0x555557548490_0 .net "tx_pkt_start", 0 0, L_0x555557579d30;  1 drivers
v0x555557548530_0 .net "usb_n_rx", 0 0, v0x55555755a390_0;  alias, 1 drivers
v0x5555575485d0_0 .net "usb_n_tx", 0 0, v0x555557544640_0;  alias, 1 drivers
v0x555557548670_0 .net "usb_p_rx", 0 0, v0x55555755a7a0_0;  alias, 1 drivers
v0x555557548710_0 .net "usb_p_tx", 0 0, v0x555557544700_0;  alias, 1 drivers
v0x5555575487e0_0 .net "usb_tx_en", 0 0, v0x5555575448a0_0;  alias, 1 drivers
L_0x55555756f080 .cmp/eq 4, L_0x5555575790d0, L_0x7effed2605b8;
S_0x5555572605c0 .scope module, "usb_fs_in_arb_inst" "usb_fs_in_arb" 6 104, 7 1 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in_ep_req";
    .port_info 1 /OUTPUT 3 "in_ep_grant";
    .port_info 2 /INPUT 24 "in_ep_data";
    .port_info 3 /OUTPUT 8 "arb_in_ep_data";
P_0x555557448cf0 .param/l "NUM_IN_EPS" 0 7 2, C4<00011>;
v0x5555574500f0_0 .var "arb_in_ep_data", 7 0;
v0x55555750bf10_0 .var "grant", 0 0;
v0x55555725eae0_0 .var/i "i", 31 0;
v0x55555725eba0_0 .net "in_ep_data", 23 0, L_0x55555757cd40;  alias, 1 drivers
v0x55555725ec80_0 .var "in_ep_grant", 2 0;
v0x55555725edb0_0 .net "in_ep_req", 2 0, L_0x55555757c420;  alias, 1 drivers
E_0x5555572678e0 .event anyedge, v0x55555725edb0_0, v0x55555750bf10_0, v0x55555725eba0_0;
S_0x555557261c00 .scope module, "usb_fs_in_pe_inst" "usb_fs_in_pe" 6 124, 8 2 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 3 "in_ep_data_free";
    .port_info 5 /INPUT 3 "in_ep_data_put";
    .port_info 6 /INPUT 8 "in_ep_data";
    .port_info 7 /INPUT 3 "in_ep_data_done";
    .port_info 8 /INPUT 3 "in_ep_stall";
    .port_info 9 /OUTPUT 3 "in_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /OUTPUT 1 "tx_pkt_start";
    .port_info 18 /INPUT 1 "tx_pkt_end";
    .port_info 19 /OUTPUT 4 "tx_pid";
    .port_info 20 /OUTPUT 1 "tx_data_avail";
    .port_info 21 /INPUT 1 "tx_data_get";
    .port_info 22 /OUTPUT 8 "tx_data";
P_0x555557261e00 .param/l "GETTING_PKT" 1 8 70, +C4<00000000000000000000000000000010>;
P_0x555557261e40 .param/l "IDLE" 1 8 79, +C4<00000000000000000000000000000000>;
P_0x555557261e80 .param/l "MAX_IN_PACKET_SIZE" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x555557261ec0 .param/l "NUM_IN_EPS" 0 8 3, C4<00011>;
P_0x555557261f00 .param/l "PUTTING_PKT" 1 8 69, +C4<00000000000000000000000000000001>;
P_0x555557261f40 .param/l "RCVD_IN" 1 8 80, +C4<00000000000000000000000000000001>;
P_0x555557261f80 .param/l "READY_FOR_PKT" 1 8 68, +C4<00000000000000000000000000000000>;
P_0x555557261fc0 .param/l "SEND_DATA" 1 8 81, +C4<00000000000000000000000000000010>;
P_0x555557262000 .param/l "STALL" 1 8 71, +C4<00000000000000000000000000000011>;
P_0x555557262040 .param/l "WAIT_ACK" 1 8 82, +C4<00000000000000000000000000000011>;
L_0x55555756f460 .functor BUFZ 2, L_0x55555756f3c0, C4<00>, C4<00>, C4<00>;
L_0x55555756fab0 .functor AND 1, L_0x555557578df0, L_0x555557578740, C4<1>, C4<1>;
L_0x55555756fd50 .functor AND 1, L_0x55555756fab0, L_0x55555756fc10, C4<1>, C4<1>;
L_0x55555756fff0 .functor AND 1, L_0x55555756fd50, L_0x55555756fe60, C4<1>, C4<1>;
L_0x555557570340 .functor AND 1, L_0x55555756fff0, L_0x555557570190, C4<1>, C4<1>;
L_0x5555575702d0 .functor AND 1, L_0x555557570340, L_0x5555575704f0, C4<1>, C4<1>;
L_0x555557570a00 .functor AND 1, L_0x555557570340, L_0x555557570830, C4<1>, C4<1>;
L_0x555557570ac0 .functor AND 1, L_0x555557578df0, L_0x555557578740, C4<1>, C4<1>;
L_0x555557570d80 .functor AND 1, L_0x555557570ac0, L_0x555557570b80, C4<1>, C4<1>;
L_0x555557571210 .functor BUFZ 6, L_0x555557570f30, C4<000000>, C4<000000>, C4<000000>;
L_0x555557571490 .functor BUFZ 6, L_0x555557571330, C4<000000>, C4<000000>, C4<000000>;
L_0x555557571830 .functor AND 1, L_0x5555575715f0, L_0x555557571070, C4<1>, C4<1>;
L_0x5555575719b0 .functor BUFZ 1, L_0x555557571830, C4<0>, C4<0>, C4<0>;
v0x555557283c80_0 .net *"_ivl_0", 1 0, L_0x55555756f3c0;  1 drivers
v0x555557283d60_0 .net *"_ivl_10", 5 0, L_0x55555756f7a0;  1 drivers
v0x55555727fbc0_0 .net *"_ivl_13", 4 0, L_0x55555756f890;  1 drivers
v0x5555572b1400_0 .net *"_ivl_17", 0 0, L_0x55555756fab0;  1 drivers
v0x5555572b14c0_0 .net *"_ivl_19", 1 0, L_0x55555756fb20;  1 drivers
L_0x7effed260600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5555572b15f0_0 .net/2u *"_ivl_20", 1 0, L_0x7effed260600;  1 drivers
v0x5555572b16d0_0 .net *"_ivl_22", 0 0, L_0x55555756fc10;  1 drivers
v0x5555572b1790_0 .net *"_ivl_25", 0 0, L_0x55555756fd50;  1 drivers
v0x5555572b44f0_0 .net *"_ivl_26", 0 0, L_0x55555756fe60;  1 drivers
v0x5555572b45b0_0 .net *"_ivl_29", 0 0, L_0x55555756fff0;  1 drivers
v0x5555572b4670_0 .net *"_ivl_30", 4 0, L_0x555557570060;  1 drivers
L_0x7effed260648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555572b4750_0 .net *"_ivl_33", 0 0, L_0x7effed260648;  1 drivers
L_0x7effed260690 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5555572b4830_0 .net/2u *"_ivl_34", 4 0, L_0x7effed260690;  1 drivers
v0x5555572e6480_0 .net *"_ivl_36", 0 0, L_0x555557570190;  1 drivers
v0x5555572e6540_0 .net *"_ivl_4", 5 0, L_0x55555756f4d0;  1 drivers
v0x5555572e6620_0 .net *"_ivl_41", 1 0, L_0x555557570450;  1 drivers
L_0x7effed2606d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5555572e6700_0 .net/2u *"_ivl_42", 1 0, L_0x7effed2606d8;  1 drivers
v0x5555572e67e0_0 .net *"_ivl_44", 0 0, L_0x5555575704f0;  1 drivers
v0x5555572f7d30_0 .net *"_ivl_49", 1 0, L_0x555557570790;  1 drivers
L_0x7effed260720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555572f7e10_0 .net/2u *"_ivl_50", 1 0, L_0x7effed260720;  1 drivers
v0x5555572f7ef0_0 .net *"_ivl_52", 0 0, L_0x555557570830;  1 drivers
v0x5555572f7fb0_0 .net *"_ivl_57", 0 0, L_0x555557570ac0;  1 drivers
L_0x7effed260768 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5555572f8070_0 .net/2u *"_ivl_58", 3 0, L_0x7effed260768;  1 drivers
v0x555557320a40_0 .net *"_ivl_60", 0 0, L_0x555557570b80;  1 drivers
v0x555557320b00_0 .net *"_ivl_64", 5 0, L_0x555557570e90;  1 drivers
v0x555557320be0_0 .net *"_ivl_66", 5 0, L_0x555557570fd0;  1 drivers
v0x555557320cc0_0 .net *"_ivl_7", 4 0, L_0x55555756f570;  1 drivers
v0x555557320da0_0 .net *"_ivl_70", 5 0, L_0x555557570f30;  1 drivers
v0x5555573413b0_0 .net *"_ivl_74", 5 0, L_0x555557571330;  1 drivers
v0x555557341490_0 .net *"_ivl_78", 31 0, L_0x555557571500;  1 drivers
L_0x7effed2607b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557341570_0 .net *"_ivl_81", 29 0, L_0x7effed2607b0;  1 drivers
L_0x7effed2607f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555557341650_0 .net/2u *"_ivl_82", 31 0, L_0x7effed2607f8;  1 drivers
v0x555557341730_0 .net *"_ivl_84", 0 0, L_0x5555575715f0;  1 drivers
v0x555557343460_0 .net "ack_received", 0 0, L_0x555557570d80;  1 drivers
v0x555557343520_0 .net "buffer_get_addr", 8 0, L_0x55555756f9c0;  1 drivers
v0x555557343600_0 .net "buffer_put_addr", 8 0, L_0x55555756f660;  1 drivers
v0x5555573436e0_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557343780_0 .var "current_endp", 3 0;
v0x555557343860_0 .net "current_ep_get_addr", 5 0, L_0x555557571210;  1 drivers
v0x555557346d40_0 .net "current_ep_put_addr", 5 0, L_0x555557571490;  1 drivers
v0x555557346e00_0 .net "current_ep_state", 1 0, L_0x55555756f460;  1 drivers
v0x555557346ee0_0 .var "data_toggle", 2 0;
v0x555557346fc0_0 .net "dev_addr", 6 0, v0x5555574b4a80_0;  alias, 1 drivers
v0x555557347080_0 .var "endp_free", 2 0;
v0x555557347140_0 .var "endp_ready_to_send", 2 0;
v0x55555737a0e0 .array "ep_get_addr", 0 2, 5 0;
v0x55555737a1a0_0 .var/i "ep_num_decoder", 31 0;
v0x55555737a280 .array "ep_put_addr", 0 2, 5 0;
v0x55555737a3c0 .array "ep_state", 0 2, 1 0;
v0x5555572560d0 .array "ep_state_next", 0 2, 1 0;
v0x555557256190_0 .var/i "i", 31 0;
v0x555557256270 .array "in_data_buffer", 0 95, 7 0;
v0x555557256330_0 .var "in_ep_acked", 2 0;
v0x555557256410_0 .net "in_ep_data", 7 0, v0x5555574500f0_0;  alias, 1 drivers
v0x5555572564d0_0 .net "in_ep_data_done", 2 0, L_0x55555757cf50;  alias, 1 drivers
v0x555557252d40_0 .var "in_ep_data_free", 2 0;
v0x555557252e20_0 .net "in_ep_data_put", 2 0, L_0x55555757cc00;  alias, 1 drivers
v0x555557252f00_0 .var "in_ep_num", 3 0;
v0x555557252fe0_0 .net "in_ep_stall", 2 0, L_0x55555757d0e0;  alias, 1 drivers
v0x5555572530c0_0 .net "in_token_received", 0 0, L_0x555557570a00;  1 drivers
v0x555557266d50_0 .var "in_xfr_end", 0 0;
v0x555557266e10_0 .var "in_xfr_start", 0 0;
v0x555557266ed0_0 .var "in_xfr_state", 1 0;
v0x555557266fb0_0 .var "in_xfr_state_next", 1 0;
v0x555557267090_0 .var/i "j", 31 0;
v0x55555750c5e0_0 .net "more_data_to_send", 0 0, L_0x555557571070;  1 drivers
v0x55555750c6a0_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
L_0x7effed260840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55555750c770_0 .net "reset_ep", 2 0, L_0x7effed260840;  1 drivers
v0x55555750c830_0 .var "rollback_in_xfr", 0 0;
v0x55555750c8f0_0 .net "rx_addr", 6 0, L_0x5555575792a0;  alias, 1 drivers
v0x55555750c9d0_0 .net "rx_endp", 3 0, L_0x555557579340;  alias, 1 drivers
v0x55555750cab0_0 .net "rx_frame_num", 10 0, L_0x5555575794d0;  alias, 1 drivers
v0x55555750cb90_0 .net "rx_pid", 3 0, L_0x5555575790d0;  alias, 1 drivers
v0x55555750cc70_0 .net "rx_pkt_end", 0 0, L_0x555557578df0;  alias, 1 drivers
v0x55555750cd30_0 .net "rx_pkt_start", 0 0, L_0x555557578ae0;  alias, 1 drivers
v0x55555750cdf0_0 .net "rx_pkt_valid", 0 0, L_0x555557578740;  alias, 1 drivers
v0x555557515f40_0 .net "setup_token_received", 0 0, L_0x5555575702d0;  1 drivers
v0x555557516000_0 .net "token_received", 0 0, L_0x555557570340;  1 drivers
v0x5555575160c0_0 .var "tx_data", 7 0;
v0x5555575161a0_0 .net "tx_data_avail", 0 0, L_0x5555575719b0;  alias, 1 drivers
v0x555557516260_0 .net "tx_data_avail_i", 0 0, L_0x555557571830;  1 drivers
v0x555557516320_0 .net "tx_data_get", 0 0, L_0x55555757a560;  alias, 1 drivers
v0x5555575163e0_0 .var "tx_pid", 3 0;
v0x5555575164c0_0 .net "tx_pkt_end", 0 0, L_0x55555757b1c0;  alias, 1 drivers
v0x555557516580_0 .var "tx_pkt_start", 0 0;
v0x55555737a3c0_0 .array/port v0x55555737a3c0, 0;
E_0x5555571d4140/0 .event anyedge, v0x555557266ed0_0, v0x5555572530c0_0, v0x555557343780_0, v0x55555737a3c0_0;
v0x55555737a3c0_1 .array/port v0x55555737a3c0, 1;
v0x55555737a3c0_2 .array/port v0x55555737a3c0, 2;
E_0x5555571d4140/1 .event anyedge, v0x55555737a3c0_1, v0x55555737a3c0_2, v0x555557346ee0_0, v0x55555750c5e0_0;
E_0x5555571d4140/2 .event anyedge, v0x555557343460_0, v0x55555750cc70_0;
E_0x5555571d4140 .event/or E_0x5555571d4140/0, E_0x5555571d4140/1, E_0x5555571d4140/2;
E_0x5555574d2060 .event anyedge, v0x555557252e20_0;
L_0x55555756f3c0 .array/port v0x55555737a3c0, v0x555557343780_0;
L_0x55555756f4d0 .array/port v0x55555737a280, v0x555557252f00_0;
L_0x55555756f570 .part L_0x55555756f4d0, 0, 5;
L_0x55555756f660 .concat [ 5 4 0 0], L_0x55555756f570, v0x555557252f00_0;
L_0x55555756f7a0 .array/port v0x55555737a0e0, v0x555557343780_0;
L_0x55555756f890 .part L_0x55555756f7a0, 0, 5;
L_0x55555756f9c0 .concat [ 5 4 0 0], L_0x55555756f890, v0x555557343780_0;
L_0x55555756fb20 .part L_0x5555575790d0, 0, 2;
L_0x55555756fc10 .cmp/eq 2, L_0x55555756fb20, L_0x7effed260600;
L_0x55555756fe60 .cmp/eq 7, L_0x5555575792a0, v0x5555574b4a80_0;
L_0x555557570060 .concat [ 4 1 0 0], L_0x555557579340, L_0x7effed260648;
L_0x555557570190 .cmp/gt 5, L_0x7effed260690, L_0x555557570060;
L_0x555557570450 .part L_0x5555575790d0, 2, 2;
L_0x5555575704f0 .cmp/eq 2, L_0x555557570450, L_0x7effed2606d8;
L_0x555557570790 .part L_0x5555575790d0, 2, 2;
L_0x555557570830 .cmp/eq 2, L_0x555557570790, L_0x7effed260720;
L_0x555557570b80 .cmp/eq 4, L_0x5555575790d0, L_0x7effed260768;
L_0x555557570e90 .array/port v0x55555737a0e0, v0x555557343780_0;
L_0x555557570fd0 .array/port v0x55555737a280, v0x555557343780_0;
L_0x555557571070 .cmp/gt 6, L_0x555557570fd0, L_0x555557570e90;
L_0x555557570f30 .array/port v0x55555737a0e0, v0x555557343780_0;
L_0x555557571330 .array/port v0x55555737a280, v0x555557343780_0;
L_0x555557571500 .concat [ 2 30 0 0], v0x555557266ed0_0, L_0x7effed2607b0;
L_0x5555575715f0 .cmp/eq 32, L_0x555557571500, L_0x7effed2607f8;
S_0x5555571b0ff0 .scope generate, "genblk1[0]" "genblk1[0]" 8 165, 8 165 0, S_0x555557261c00;
 .timescale -12 -12;
P_0x5555572690d0 .param/l "ep_num" 1 8 165, +C4<00>;
E_0x5555572607a0/0 .event anyedge, v0x55555737a3c0_0, v0x55555737a3c0_1, v0x55555737a3c0_2, v0x555557252fe0_0;
v0x55555737a280_0 .array/port v0x55555737a280, 0;
v0x55555737a280_1 .array/port v0x55555737a280, 1;
v0x55555737a280_2 .array/port v0x55555737a280, 2;
E_0x5555572607a0/1 .event anyedge, v0x5555572564d0_0, v0x55555737a280_0, v0x55555737a280_1, v0x55555737a280_2;
E_0x5555572607a0/2 .event anyedge, v0x555557266d50_0, v0x555557343780_0, v0x555557515f40_0, v0x55555750c9d0_0;
E_0x5555572607a0/3 .event anyedge, v0x555557347080_0;
E_0x5555572607a0 .event/or E_0x5555572607a0/0, E_0x5555572607a0/1, E_0x5555572607a0/2, E_0x5555572607a0/3;
S_0x55555727f8e0 .scope generate, "genblk1[1]" "genblk1[1]" 8 165, 8 165 0, S_0x555557261c00;
 .timescale -12 -12;
P_0x55555727fb00 .param/l "ep_num" 1 8 165, +C4<01>;
S_0x5555572839b0 .scope generate, "genblk1[2]" "genblk1[2]" 8 165, 8 165 0, S_0x555557261c00;
 .timescale -12 -12;
P_0x555557283bc0 .param/l "ep_num" 1 8 165, +C4<010>;
S_0x555557516920 .scope module, "usb_fs_out_arb_inst" "usb_fs_out_arb" 6 116, 9 1 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "out_ep_req";
    .port_info 1 /OUTPUT 2 "out_ep_grant";
P_0x5555572b1560 .param/l "NUM_OUT_EPS" 0 9 2, C4<00010>;
v0x555557516b40_0 .var "grant", 0 0;
v0x555557516c20_0 .var/i "i", 31 0;
v0x555557516d00_0 .var "out_ep_grant", 1 0;
v0x555557516df0_0 .net "out_ep_req", 1 0, L_0x55555757b4f0;  alias, 1 drivers
E_0x5555574c3420 .event anyedge, v0x555557516df0_0, v0x555557516b40_0;
S_0x555557517f60 .scope module, "usb_fs_out_pe_inst" "usb_fs_out_pe" 6 158, 10 2 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 2 "out_ep_data_avail";
    .port_info 5 /OUTPUT 2 "out_ep_setup";
    .port_info 6 /INPUT 2 "out_ep_data_get";
    .port_info 7 /OUTPUT 8 "out_ep_data";
    .port_info 8 /INPUT 2 "out_ep_stall";
    .port_info 9 /OUTPUT 2 "out_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /INPUT 1 "rx_data_put";
    .port_info 18 /INPUT 8 "rx_data";
    .port_info 19 /OUTPUT 1 "tx_pkt_start";
    .port_info 20 /INPUT 1 "tx_pkt_end";
    .port_info 21 /OUTPUT 4 "tx_pid";
P_0x555557518140 .param/l "GETTING_PKT" 1 10 56, +C4<00000000000000000000000000000010>;
P_0x555557518180 .param/l "IDLE" 1 10 66, +C4<00000000000000000000000000000000>;
P_0x5555575181c0 .param/l "MAX_OUT_PACKET_SIZE" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x555557518200 .param/l "NUM_OUT_EPS" 0 10 3, C4<00010>;
P_0x555557518240 .param/l "PUTTING_PKT" 1 10 55, +C4<00000000000000000000000000000001>;
P_0x555557518280 .param/l "RCVD_DATA_END" 1 10 69, +C4<00000000000000000000000000000011>;
P_0x5555575182c0 .param/l "RCVD_DATA_START" 1 10 68, +C4<00000000000000000000000000000010>;
P_0x555557518300 .param/l "RCVD_OUT" 1 10 67, +C4<00000000000000000000000000000001>;
P_0x555557518340 .param/l "READY_FOR_PKT" 1 10 54, +C4<00000000000000000000000000000000>;
P_0x555557518380 .param/l "STALL" 1 10 57, +C4<00000000000000000000000000000011>;
L_0x555557572fa0 .functor BUFZ 2, L_0x555557572f00, C4<00>, C4<00>, C4<00>;
L_0x5555575736c0 .functor AND 1, L_0x555557578df0, L_0x555557578740, C4<1>, C4<1>;
L_0x555557573a80 .functor AND 1, L_0x5555575736c0, L_0x5555575738e0, C4<1>, C4<1>;
L_0x555557573be0 .functor AND 1, L_0x555557573a80, L_0x555557573b40, C4<1>, C4<1>;
L_0x555557573fc0 .functor AND 1, L_0x555557573be0, L_0x555557573e80, C4<1>, C4<1>;
L_0x555557573dc0 .functor AND 1, L_0x555557573fc0, L_0x5555575741f0, C4<1>, C4<1>;
L_0x555557574680 .functor AND 1, L_0x555557573fc0, L_0x555557574540, C4<1>, C4<1>;
L_0x555557574880 .functor AND 1, L_0x555557578df0, L_0x555557574740, C4<1>, C4<1>;
L_0x555557574990 .functor AND 1, L_0x555557578df0, L_0x555557578740, C4<1>, C4<1>;
L_0x555557574cf0 .functor AND 1, L_0x555557574990, L_0x555557574ad0, C4<1>, C4<1>;
L_0x555557574e60 .functor AND 1, L_0x555557578df0, L_0x555557578740, C4<1>, C4<1>;
L_0x5555575750b0 .functor AND 1, L_0x555557574e60, L_0x555557574ed0, C4<1>, C4<1>;
L_0x555557575440 .functor XOR 1, L_0x555557575230, L_0x5555575752d0, C4<0>, C4<0>;
L_0x555557575550 .functor AND 1, L_0x555557574cf0, L_0x555557575440, C4<1>, C4<1>;
L_0x5555575751c0 .functor OR 1, L_0x555557575950, L_0x555557575d60, C4<0>, C4<0>;
v0x55555751a5e0_0 .net *"_ivl_101", 0 0, L_0x555557575950;  1 drivers
v0x55555751a6c0_0 .net *"_ivl_103", 1 0, L_0x555557575a90;  1 drivers
v0x55555751a7a0_0 .net *"_ivl_105", 31 0, L_0x555557575c20;  1 drivers
L_0x7effed260de0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751a860_0 .net *"_ivl_108", 29 0, L_0x7effed260de0;  1 drivers
L_0x7effed260e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751a940_0 .net/2u *"_ivl_109", 31 0, L_0x7effed260e28;  1 drivers
v0x55555751aa20_0 .net *"_ivl_111", 0 0, L_0x555557575d60;  1 drivers
v0x55555751aae0_0 .net *"_ivl_12", 4 0, L_0x555557573150;  1 drivers
v0x55555751abc0_0 .net *"_ivl_15", 5 0, L_0x555557573360;  1 drivers
v0x55555751aca0_0 .net *"_ivl_18", 4 0, L_0x555557573440;  1 drivers
v0x55555751ad80_0 .net *"_ivl_22", 0 0, L_0x5555575736c0;  1 drivers
v0x55555751ae40_0 .net *"_ivl_24", 1 0, L_0x555557573840;  1 drivers
L_0x7effed260b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55555751af20_0 .net/2u *"_ivl_25", 1 0, L_0x7effed260b58;  1 drivers
v0x55555751b000_0 .net *"_ivl_27", 0 0, L_0x5555575738e0;  1 drivers
v0x55555751b0c0_0 .net *"_ivl_30", 0 0, L_0x555557573a80;  1 drivers
v0x55555751b180_0 .net *"_ivl_31", 0 0, L_0x555557573b40;  1 drivers
v0x55555751b240_0 .net *"_ivl_34", 0 0, L_0x555557573be0;  1 drivers
v0x55555751b300_0 .net *"_ivl_35", 4 0, L_0x555557573d20;  1 drivers
L_0x7effed260ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555751b3e0_0 .net *"_ivl_38", 0 0, L_0x7effed260ba0;  1 drivers
L_0x7effed260be8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x55555751b4c0_0 .net/2u *"_ivl_39", 4 0, L_0x7effed260be8;  1 drivers
v0x55555751b5a0_0 .net *"_ivl_41", 0 0, L_0x555557573e80;  1 drivers
v0x55555751b660_0 .net *"_ivl_46", 1 0, L_0x5555575740d0;  1 drivers
L_0x7effed260c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555751b740_0 .net/2u *"_ivl_47", 1 0, L_0x7effed260c30;  1 drivers
v0x55555751b820_0 .net *"_ivl_49", 0 0, L_0x5555575741f0;  1 drivers
v0x55555751b8e0_0 .net *"_ivl_5", 1 0, L_0x555557572f00;  1 drivers
v0x55555751b9c0_0 .net *"_ivl_54", 1 0, L_0x555557574410;  1 drivers
L_0x7effed260c78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55555751baa0_0 .net/2u *"_ivl_55", 1 0, L_0x7effed260c78;  1 drivers
v0x55555751bb80_0 .net *"_ivl_57", 0 0, L_0x555557574540;  1 drivers
v0x55555751bc40_0 .net *"_ivl_62", 0 0, L_0x555557574740;  1 drivers
v0x55555751bd00_0 .net *"_ivl_66", 0 0, L_0x555557574990;  1 drivers
v0x55555751bdc0_0 .net *"_ivl_68", 2 0, L_0x555557574a00;  1 drivers
L_0x7effed260cc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55555751bea0_0 .net/2u *"_ivl_69", 2 0, L_0x7effed260cc0;  1 drivers
v0x55555751bf80_0 .net *"_ivl_71", 0 0, L_0x555557574ad0;  1 drivers
v0x55555751c040_0 .net *"_ivl_76", 0 0, L_0x555557574e60;  1 drivers
v0x55555751c100_0 .net *"_ivl_78", 2 0, L_0x5555575747e0;  1 drivers
L_0x7effed260d08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55555751c1e0_0 .net/2u *"_ivl_79", 2 0, L_0x7effed260d08;  1 drivers
v0x55555751c2c0_0 .net *"_ivl_81", 0 0, L_0x555557574ed0;  1 drivers
v0x55555751c380_0 .net *"_ivl_86", 0 0, L_0x555557575230;  1 drivers
v0x55555751c460_0 .net *"_ivl_88", 0 0, L_0x5555575752d0;  1 drivers
v0x55555751c540_0 .net *"_ivl_89", 0 0, L_0x555557575440;  1 drivers
v0x55555751c600_0 .net *"_ivl_9", 5 0, L_0x555557573060;  1 drivers
v0x55555751c6e0_0 .net *"_ivl_93", 1 0, L_0x5555575756e0;  1 drivers
v0x55555751c7c0_0 .net *"_ivl_95", 31 0, L_0x555557575780;  1 drivers
L_0x7effed260d50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751c8a0_0 .net *"_ivl_98", 29 0, L_0x7effed260d50;  1 drivers
L_0x7effed260d98 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55555751c980_0 .net/2u *"_ivl_99", 31 0, L_0x7effed260d98;  1 drivers
v0x55555751ca60_0 .net "bad_data_toggle", 0 0, L_0x555557575550;  1 drivers
v0x55555751cb20_0 .net "buffer_get_addr", 8 0, L_0x555557573530;  1 drivers
v0x55555751cc00_0 .net "buffer_put_addr", 8 0, L_0x555557573270;  1 drivers
v0x55555751cce0_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x55555751cd80_0 .var "current_endp", 3 0;
v0x55555751ce60_0 .net "current_ep_busy", 0 0, L_0x5555575751c0;  1 drivers
v0x555557534f70_0 .net "current_ep_state", 1 0, L_0x555557572fa0;  1 drivers
v0x555557535010_0 .net "data_packet_received", 0 0, L_0x555557574cf0;  1 drivers
v0x5555575350b0_0 .var "data_toggle", 1 0;
v0x555557535150_0 .net "dev_addr", 6 0, v0x5555574b4a80_0;  alias, 1 drivers
v0x555557535210 .array "ep_get_addr", 0 1, 5 0;
v0x555557535330 .array "ep_get_addr_next", 0 1, 5 0;
v0x5555575353f0_0 .var/i "ep_num_decoder", 31 0;
v0x5555575354d0 .array "ep_put_addr", 0 1, 5 0;
v0x5555575355f0 .array "ep_state", 0 1, 1 0;
v0x555557535710 .array "ep_state_next", 0 1, 1 0;
v0x555557535830_0 .var/i "i", 31 0;
v0x555557535910_0 .net "invalid_packet_received", 0 0, L_0x555557574880;  1 drivers
v0x5555575359d0_0 .var/i "j", 31 0;
v0x555557535ab0_0 .var "nak_out_transfer", 0 0;
v0x555557535b70_0 .var "new_pkt_end", 0 0;
v0x555557536040_0 .net "non_data_packet_received", 0 0, L_0x5555575750b0;  1 drivers
v0x555557536100 .array "out_data_buffer", 0 63, 7 0;
v0x5555575361c0_0 .var "out_ep_acked", 1 0;
v0x5555575362a0_0 .var "out_ep_data", 7 0;
v0x555557536360_0 .net "out_ep_data_avail", 1 0, L_0x555557572500;  alias, 1 drivers
v0x555557536420_0 .var "out_ep_data_avail_i", 1 0;
v0x555557536500_0 .var "out_ep_data_avail_j", 1 0;
v0x5555575365e0_0 .net "out_ep_data_get", 1 0, L_0x55555757bc70;  alias, 1 drivers
v0x5555575366c0_0 .var "out_ep_num", 3 0;
v0x5555575367a0_0 .var "out_ep_setup", 1 0;
v0x555557536880_0 .net "out_ep_stall", 1 0, L_0x7effed261410;  alias, 1 drivers
v0x555557536960_0 .net "out_token_received", 0 0, L_0x555557573dc0;  1 drivers
v0x555557536a20_0 .var "out_xfr_start", 0 0;
v0x555557536ae0_0 .var "out_xfr_state", 1 0;
v0x555557536bc0_0 .var "out_xfr_state_next", 1 0;
v0x555557536ca0_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
L_0x7effed260e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555557536d90_0 .net "reset_ep", 1 0, L_0x7effed260e70;  1 drivers
v0x555557536e70_0 .var "rollback_data", 0 0;
v0x555557536f30_0 .net "rx_addr", 6 0, L_0x5555575792a0;  alias, 1 drivers
v0x555557536ff0_0 .net "rx_data", 7 0, L_0x555557579a80;  alias, 1 drivers
v0x5555575370b0_0 .net "rx_data_put", 0 0, L_0x5555575799c0;  alias, 1 drivers
v0x555557537170_0 .net "rx_endp", 3 0, L_0x555557579340;  alias, 1 drivers
v0x555557537230_0 .net "rx_frame_num", 10 0, L_0x5555575794d0;  alias, 1 drivers
v0x555557537300_0 .net "rx_pid", 3 0, L_0x5555575790d0;  alias, 1 drivers
v0x5555575373d0_0 .net "rx_pkt_end", 0 0, L_0x555557578df0;  alias, 1 drivers
v0x5555575374a0_0 .net "rx_pkt_start", 0 0, L_0x555557578ae0;  alias, 1 drivers
v0x555557537570_0 .net "rx_pkt_valid", 0 0, L_0x555557578740;  alias, 1 drivers
v0x555557537640_0 .net "setup_token_received", 0 0, L_0x555557574680;  1 drivers
v0x5555575376e0_0 .net "token_received", 0 0, L_0x555557573fc0;  1 drivers
v0x555557537780_0 .var "tx_pid", 3 0;
v0x555557537820_0 .net "tx_pkt_end", 0 0, L_0x55555757b1c0;  alias, 1 drivers
v0x5555575378f0_0 .var "tx_pkt_start", 0 0;
E_0x55555748fc20/0 .event anyedge, v0x555557536ae0_0, v0x555557536960_0, v0x555557537640_0, v0x55555750cd30_0;
E_0x55555748fc20/1 .event anyedge, v0x55555751ca60_0, v0x555557535910_0, v0x555557536040_0, v0x555557535010_0;
v0x5555575355f0_0 .array/port v0x5555575355f0, 0;
v0x5555575355f0_1 .array/port v0x5555575355f0, 1;
E_0x55555748fc20/2 .event anyedge, v0x55555751cd80_0, v0x5555575355f0_0, v0x5555575355f0_1, v0x555557535ab0_0;
E_0x55555748fc20 .event/or E_0x55555748fc20/0, E_0x55555748fc20/1, E_0x55555748fc20/2;
E_0x555557518ac0 .event anyedge, v0x5555575365e0_0;
L_0x555557572500 .concat8 [ 1 1 0 0], L_0x555557571f10, L_0x5555575728c0;
L_0x555557572f00 .array/port v0x5555575355f0, v0x55555751cd80_0;
L_0x555557573060 .array/port v0x5555575354d0, v0x55555751cd80_0;
L_0x555557573150 .part L_0x555557573060, 0, 5;
L_0x555557573270 .concat [ 5 4 0 0], L_0x555557573150, v0x55555751cd80_0;
L_0x555557573360 .array/port v0x555557535210, v0x5555575366c0_0;
L_0x555557573440 .part L_0x555557573360, 0, 5;
L_0x555557573530 .concat [ 5 4 0 0], L_0x555557573440, v0x5555575366c0_0;
L_0x555557573840 .part L_0x5555575790d0, 0, 2;
L_0x5555575738e0 .cmp/eq 2, L_0x555557573840, L_0x7effed260b58;
L_0x555557573b40 .cmp/eq 7, L_0x5555575792a0, v0x5555574b4a80_0;
L_0x555557573d20 .concat [ 4 1 0 0], L_0x555557579340, L_0x7effed260ba0;
L_0x555557573e80 .cmp/gt 5, L_0x7effed260be8, L_0x555557573d20;
L_0x5555575740d0 .part L_0x5555575790d0, 2, 2;
L_0x5555575741f0 .cmp/eq 2, L_0x5555575740d0, L_0x7effed260c30;
L_0x555557574410 .part L_0x5555575790d0, 2, 2;
L_0x555557574540 .cmp/eq 2, L_0x555557574410, L_0x7effed260c78;
L_0x555557574740 .reduce/nor L_0x555557578740;
L_0x555557574a00 .part L_0x5555575790d0, 0, 3;
L_0x555557574ad0 .cmp/eq 3, L_0x555557574a00, L_0x7effed260cc0;
L_0x5555575747e0 .part L_0x5555575790d0, 0, 3;
L_0x555557574ed0 .cmp/ne 3, L_0x5555575747e0, L_0x7effed260d08;
L_0x555557575230 .part L_0x5555575790d0, 3, 1;
L_0x5555575752d0 .part/v v0x5555575350b0_0, L_0x555557579340, 1;
L_0x5555575756e0 .array/port v0x5555575355f0, v0x55555751cd80_0;
L_0x555557575780 .concat [ 2 30 0 0], L_0x5555575756e0, L_0x7effed260d50;
L_0x555557575950 .cmp/eq 32, L_0x555557575780, L_0x7effed260d98;
L_0x555557575a90 .array/port v0x5555575355f0, v0x55555751cd80_0;
L_0x555557575c20 .concat [ 2 30 0 0], L_0x555557575a90, L_0x7effed260de0;
L_0x555557575d60 .cmp/eq 32, L_0x555557575c20, L_0x7effed260e28;
S_0x555557518b20 .scope generate, "genblk1[0]" "genblk1[0]" 10 154, 10 154 0, S_0x555557517f60;
 .timescale -12 -12;
P_0x555557518d40 .param/l "ep_num" 1 10 154, +C4<00>;
L_0x555557571f10 .functor AND 1, L_0x555557572050, L_0x5555575722b0, C4<1>, C4<1>;
v0x555557518e60_0 .net *"_ivl_1", 31 0, L_0x555557571a20;  1 drivers
L_0x7effed260918 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555557518f60_0 .net/2u *"_ivl_10", 31 0, L_0x7effed260918;  1 drivers
v0x555557519040_0 .net *"_ivl_12", 31 0, L_0x555557571e70;  1 drivers
v0x555557519130_0 .net *"_ivl_14", 0 0, L_0x555557572050;  1 drivers
v0x5555575191f0_0 .net *"_ivl_17", 31 0, L_0x5555575721c0;  1 drivers
L_0x7effed260960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557519320_0 .net *"_ivl_20", 29 0, L_0x7effed260960;  1 drivers
L_0x7effed2609a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555557519400_0 .net/2u *"_ivl_21", 31 0, L_0x7effed2609a8;  1 drivers
v0x5555575194e0_0 .net *"_ivl_23", 0 0, L_0x5555575722b0;  1 drivers
v0x5555575195a0_0 .net *"_ivl_26", 0 0, L_0x555557571f10;  1 drivers
L_0x7effed260888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557519660_0 .net *"_ivl_4", 25 0, L_0x7effed260888;  1 drivers
v0x555557519740_0 .net *"_ivl_6", 31 0, L_0x555557571b10;  1 drivers
L_0x7effed2608d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557519820_0 .net *"_ivl_9", 25 0, L_0x7effed2608d0;  1 drivers
E_0x555557518e20/0 .event anyedge, v0x5555575355f0_0, v0x5555575355f0_1, v0x555557536880_0, v0x555557536a20_0;
E_0x555557518e20/1 .event anyedge, v0x55555750c9d0_0, v0x555557535b70_0, v0x55555751cd80_0, v0x555557536e70_0;
v0x555557535210_0 .array/port v0x555557535210, 0;
v0x555557535210_1 .array/port v0x555557535210, 1;
v0x5555575354d0_0 .array/port v0x5555575354d0, 0;
v0x5555575354d0_1 .array/port v0x5555575354d0, 1;
E_0x555557518e20/2 .event anyedge, v0x555557535210_0, v0x555557535210_1, v0x5555575354d0_0, v0x5555575354d0_1;
v0x555557535710_0 .array/port v0x555557535710, 0;
v0x555557535710_1 .array/port v0x555557535710, 1;
E_0x555557518e20/3 .event anyedge, v0x555557537640_0, v0x555557535710_0, v0x555557535710_1, v0x5555575365e0_0;
E_0x555557518e20 .event/or E_0x555557518e20/0, E_0x555557518e20/1, E_0x555557518e20/2, E_0x555557518e20/3;
L_0x555557571a20 .concat [ 6 26 0 0], v0x555557535210_0, L_0x7effed260888;
L_0x555557571b10 .concat [ 6 26 0 0], v0x5555575354d0_0, L_0x7effed2608d0;
L_0x555557571e70 .arith/sub 32, L_0x555557571b10, L_0x7effed260918;
L_0x555557572050 .cmp/gt 32, L_0x555557571e70, L_0x555557571a20;
L_0x5555575721c0 .concat [ 2 30 0 0], v0x5555575355f0_0, L_0x7effed260960;
L_0x5555575722b0 .cmp/eq 32, L_0x5555575721c0, L_0x7effed2609a8;
S_0x555557519900 .scope generate, "genblk1[1]" "genblk1[1]" 10 154, 10 154 0, S_0x555557517f60;
 .timescale -12 -12;
P_0x555557519ad0 .param/l "ep_num" 1 10 154, +C4<01>;
L_0x5555575728c0 .functor AND 1, L_0x555557572a00, L_0x555557572c60, C4<1>, C4<1>;
v0x555557519b90_0 .net *"_ivl_1", 31 0, L_0x555557572640;  1 drivers
L_0x7effed260a80 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555557519c70_0 .net/2u *"_ivl_10", 31 0, L_0x7effed260a80;  1 drivers
v0x555557519d50_0 .net *"_ivl_12", 31 0, L_0x555557572820;  1 drivers
v0x555557519e10_0 .net *"_ivl_14", 0 0, L_0x555557572a00;  1 drivers
v0x555557519ed0_0 .net *"_ivl_17", 31 0, L_0x555557572b70;  1 drivers
L_0x7effed260ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751a000_0 .net *"_ivl_20", 29 0, L_0x7effed260ac8;  1 drivers
L_0x7effed260b10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55555751a0e0_0 .net/2u *"_ivl_21", 31 0, L_0x7effed260b10;  1 drivers
v0x55555751a1c0_0 .net *"_ivl_23", 0 0, L_0x555557572c60;  1 drivers
v0x55555751a280_0 .net *"_ivl_26", 0 0, L_0x5555575728c0;  1 drivers
L_0x7effed2609f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751a340_0 .net *"_ivl_4", 25 0, L_0x7effed2609f0;  1 drivers
v0x55555751a420_0 .net *"_ivl_6", 31 0, L_0x555557572730;  1 drivers
L_0x7effed260a38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555751a500_0 .net *"_ivl_9", 25 0, L_0x7effed260a38;  1 drivers
L_0x555557572640 .concat [ 6 26 0 0], v0x555557535210_1, L_0x7effed2609f0;
L_0x555557572730 .concat [ 6 26 0 0], v0x5555575354d0_1, L_0x7effed260a38;
L_0x555557572820 .arith/sub 32, L_0x555557572730, L_0x7effed260a80;
L_0x555557572a00 .cmp/gt 32, L_0x555557572820, L_0x555557572640;
L_0x555557572b70 .concat [ 2 30 0 0], v0x5555575355f0_1, L_0x7effed260ac8;
L_0x555557572c60 .cmp/eq 32, L_0x555557572b70, L_0x7effed260b10;
S_0x555557537c50 .scope module, "usb_fs_rx_inst" "usb_fs_rx" 6 189, 11 1 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "dp";
    .port_info 4 /INPUT 1 "dn";
    .port_info 5 /OUTPUT 1 "bit_strobe";
    .port_info 6 /OUTPUT 1 "pkt_start";
    .port_info 7 /OUTPUT 1 "pkt_end";
    .port_info 8 /OUTPUT 4 "pid";
    .port_info 9 /OUTPUT 7 "addr";
    .port_info 10 /OUTPUT 4 "endp";
    .port_info 11 /OUTPUT 11 "frame_num";
    .port_info 12 /OUTPUT 1 "rx_data_put";
    .port_info 13 /OUTPUT 8 "rx_data";
    .port_info 14 /OUTPUT 1 "valid_packet";
P_0x555557537e80 .param/l "DJ" 1 11 77, C4<010>;
P_0x555557537ec0 .param/l "DK" 1 11 78, C4<001>;
P_0x555557537f00 .param/l "DT" 1 11 76, C4<100>;
P_0x555557537f40 .param/l "SE0" 1 11 79, C4<000>;
P_0x555557537f80 .param/l "SE1" 1 11 80, C4<011>;
L_0x555557576790 .functor AND 1, v0x55555753e490_0, L_0x5555575766b0, C4<1>, C4<1>;
L_0x555557576990 .functor AND 1, L_0x5555575768a0, v0x55555753e690_0, C4<1>, C4<1>;
L_0x555557576d20 .functor AND 1, v0x55555753dc90_0, L_0x555557576c30, C4<1>, C4<1>;
L_0x555557576f80 .functor NOT 4, L_0x555557576ee0, C4<0000>, C4<0000>, C4<0000>;
L_0x5555575771b0 .functor XOR 1, v0x55555753d7d0_0, L_0x555557577490, C4<0>, C4<0>;
L_0x5555575778d0 .functor XOR 1, v0x55555753d7d0_0, L_0x5555575777e0, C4<0>, C4<0>;
L_0x555557578140 .functor AND 1, L_0x555557577ac0, L_0x555557577600, C4<1>, C4<1>;
L_0x555557578250 .functor OR 1, L_0x555557577fd0, L_0x555557578140, C4<0>, C4<0>;
L_0x5555575783b0 .functor AND 1, L_0x555557577b60, L_0x5555575772c0, C4<1>, C4<1>;
L_0x5555575784c0 .functor OR 1, L_0x555557578250, L_0x5555575783b0, C4<0>, C4<0>;
L_0x555557578630 .functor AND 1, L_0x555557577070, L_0x5555575784c0, C4<1>, C4<1>;
v0x55555753b600_0 .net *"_ivl_10", 31 0, L_0x555557576400;  1 drivers
L_0x7effed260f48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555753b6e0_0 .net *"_ivl_13", 29 0, L_0x7effed260f48;  1 drivers
L_0x7effed260f90 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55555753b7c0_0 .net/2u *"_ivl_14", 31 0, L_0x7effed260f90;  1 drivers
v0x55555753b880_0 .net *"_ivl_19", 0 0, L_0x5555575766b0;  1 drivers
v0x55555753b940_0 .net *"_ivl_2", 31 0, L_0x555557576110;  1 drivers
v0x55555753ba70_0 .net *"_ivl_23", 0 0, L_0x5555575768a0;  1 drivers
L_0x7effed260fd8 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55555753bb30_0 .net/2u *"_ivl_26", 5 0, L_0x7effed260fd8;  1 drivers
v0x55555753bc10_0 .net *"_ivl_28", 0 0, L_0x555557576af0;  1 drivers
v0x55555753bcd0_0 .net *"_ivl_31", 0 0, L_0x555557576c30;  1 drivers
v0x55555753bd90_0 .net *"_ivl_35", 3 0, L_0x555557576de0;  1 drivers
v0x55555753be70_0 .net *"_ivl_37", 3 0, L_0x555557576ee0;  1 drivers
v0x55555753bf50_0 .net *"_ivl_38", 3 0, L_0x555557576f80;  1 drivers
L_0x7effed261020 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x55555753c030_0 .net/2u *"_ivl_44", 4 0, L_0x7effed261020;  1 drivers
v0x55555753c110_0 .net *"_ivl_49", 0 0, L_0x555557577490;  1 drivers
L_0x7effed260eb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555753c1f0_0 .net *"_ivl_5", 29 0, L_0x7effed260eb8;  1 drivers
L_0x7effed261068 .functor BUFT 1, C4<1000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55555753c2d0_0 .net/2u *"_ivl_52", 15 0, L_0x7effed261068;  1 drivers
v0x55555753c3b0_0 .net *"_ivl_57", 0 0, L_0x5555575777e0;  1 drivers
L_0x7effed260f00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555753c490_0 .net/2u *"_ivl_6", 31 0, L_0x7effed260f00;  1 drivers
v0x55555753c570_0 .net *"_ivl_61", 1 0, L_0x555557577a20;  1 drivers
L_0x7effed2610b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55555753c650_0 .net/2u *"_ivl_62", 1 0, L_0x7effed2610b0;  1 drivers
v0x55555753c730_0 .net *"_ivl_67", 1 0, L_0x555557577c50;  1 drivers
L_0x7effed2610f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55555753c810_0 .net/2u *"_ivl_68", 1 0, L_0x7effed2610f8;  1 drivers
v0x55555753c8f0_0 .net *"_ivl_73", 1 0, L_0x555557577e70;  1 drivers
L_0x7effed261140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55555753c9d0_0 .net/2u *"_ivl_74", 1 0, L_0x7effed261140;  1 drivers
v0x55555753cab0_0 .net *"_ivl_79", 0 0, L_0x555557578140;  1 drivers
v0x55555753cb70_0 .net *"_ivl_81", 0 0, L_0x555557578250;  1 drivers
v0x55555753cc30_0 .net *"_ivl_83", 0 0, L_0x5555575783b0;  1 drivers
v0x55555753ccf0_0 .net *"_ivl_85", 0 0, L_0x5555575784c0;  1 drivers
v0x55555753cdb0_0 .net "addr", 6 0, L_0x5555575792a0;  alias, 1 drivers
v0x55555753ce70_0 .var "addr_48", 6 0;
v0x55555753cf50_0 .var "bit_phase", 1 0;
v0x55555753d030_0 .net "bit_strobe", 0 0, L_0x555557576570;  alias, 1 drivers
v0x55555753d0f0_0 .var "bitstuff_history", 5 0;
v0x55555753d1d0_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x55555753d270_0 .net "clk_48mhz", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x55555753d310_0 .var "crc16", 15 0;
v0x55555753d3f0_0 .net "crc16_invert", 0 0, L_0x5555575778d0;  1 drivers
v0x55555753d4b0_0 .net "crc16_valid", 0 0, L_0x555557577600;  1 drivers
v0x55555753d570_0 .var "crc5", 4 0;
v0x55555753d650_0 .net "crc5_invert", 0 0, L_0x5555575771b0;  1 drivers
v0x55555753d710_0 .net "crc5_valid", 0 0, L_0x5555575772c0;  1 drivers
v0x55555753d7d0_0 .var "din", 0 0;
v0x55555753d890_0 .net "dn", 0 0, v0x55555755a390_0;  alias, 1 drivers
v0x55555753d950_0 .net "dp", 0 0, v0x55555755a7a0_0;  alias, 1 drivers
v0x55555753da10_0 .net "dpair", 1 0, L_0x555557576070;  1 drivers
v0x55555753daf0_0 .var "dpair_q", 3 0;
v0x55555753dbd0_0 .net "dvalid", 0 0, L_0x555557576d20;  1 drivers
v0x55555753dc90_0 .var "dvalid_raw", 0 0;
v0x55555753dd50_0 .net "endp", 3 0, L_0x555557579340;  alias, 1 drivers
v0x55555753de60_0 .var "endp_48", 3 0;
v0x55555753df40_0 .net "frame_num", 10 0, L_0x5555575794d0;  alias, 1 drivers
v0x55555753e050_0 .var "frame_num_48", 10 0;
v0x55555753e130_0 .var "full_pid", 8 0;
v0x55555753e210_0 .var "line_history", 5 0;
v0x55555753e2f0_0 .var "line_state", 2 0;
v0x55555753e3d0_0 .net "line_state_valid", 0 0, L_0x555557576290;  1 drivers
v0x55555753e490_0 .var "next_packet_valid", 0 0;
v0x55555753e550_0 .net "packet_end", 0 0, L_0x555557576990;  1 drivers
v0x55555753e5f0_0 .net "packet_start", 0 0, L_0x555557576790;  1 drivers
v0x55555753e690_0 .var "packet_valid", 0 0;
v0x55555753e730_0 .net "pid", 3 0, L_0x5555575790d0;  alias, 1 drivers
v0x55555753e820_0 .net "pid_48", 3 0, L_0x555557579570;  1 drivers
v0x55555753e900_0 .net "pid_complete", 0 0, L_0x555557577220;  1 drivers
v0x55555753e9c0_0 .net "pid_valid", 0 0, L_0x555557577070;  1 drivers
v0x55555753ea80_0 .net "pkt_end", 0 0, L_0x555557578df0;  alias, 1 drivers
v0x55555753ef30_0 .net "pkt_is_data", 0 0, L_0x555557577ac0;  1 drivers
v0x55555753eff0_0 .net "pkt_is_handshake", 0 0, L_0x555557577fd0;  1 drivers
v0x55555753f0b0_0 .net "pkt_is_token", 0 0, L_0x555557577b60;  1 drivers
v0x55555753f170_0 .net "pkt_start", 0 0, L_0x555557578ae0;  alias, 1 drivers
v0x55555753f210_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
v0x55555753f2b0_0 .net "rx_data", 7 0, L_0x555557579a80;  alias, 1 drivers
v0x55555753f3c0_0 .var "rx_data_buffer", 8 0;
v0x55555753f4a0_0 .net "rx_data_buffer_full", 0 0, L_0x555557579710;  1 drivers
v0x55555753f540_0 .net "rx_data_put", 0 0, L_0x5555575799c0;  alias, 1 drivers
v0x55555753f630_0 .var "token_payload", 11 0;
v0x55555753f6f0_0 .net "token_payload_done", 0 0, L_0x5555575787e0;  1 drivers
v0x55555753f7b0_0 .net "valid_packet", 0 0, L_0x555557578740;  alias, 1 drivers
v0x55555753f850_0 .net "valid_packet_48", 0 0, L_0x555557578630;  1 drivers
E_0x555557538390 .event anyedge, v0x55555753e210_0, v0x55555753e690_0, v0x55555753e3d0_0;
E_0x5555575383f0 .event anyedge, v0x55555753e3d0_0, v0x55555753e690_0, v0x55555753e210_0;
L_0x555557576070 .part v0x55555753daf0_0, 2, 2;
L_0x555557576110 .concat [ 2 30 0 0], v0x55555753cf50_0, L_0x7effed260eb8;
L_0x555557576290 .cmp/eq 32, L_0x555557576110, L_0x7effed260f00;
L_0x555557576400 .concat [ 2 30 0 0], v0x55555753cf50_0, L_0x7effed260f48;
L_0x555557576570 .cmp/eq 32, L_0x555557576400, L_0x7effed260f90;
L_0x5555575766b0 .reduce/nor v0x55555753e690_0;
L_0x5555575768a0 .reduce/nor v0x55555753e490_0;
L_0x555557576af0 .cmp/eq 6, v0x55555753d0f0_0, L_0x7effed260fd8;
L_0x555557576c30 .reduce/nor L_0x555557576af0;
L_0x555557576de0 .part v0x55555753e130_0, 1, 4;
L_0x555557576ee0 .part v0x55555753e130_0, 5, 4;
L_0x555557577070 .cmp/eq 4, L_0x555557576de0, L_0x555557576f80;
L_0x555557577220 .part v0x55555753e130_0, 0, 1;
L_0x5555575772c0 .cmp/eq 5, v0x55555753d570_0, L_0x7effed261020;
L_0x555557577490 .part v0x55555753d570_0, 4, 1;
L_0x555557577600 .cmp/eq 16, v0x55555753d310_0, L_0x7effed261068;
L_0x5555575777e0 .part v0x55555753d310_0, 15, 1;
L_0x555557577a20 .part v0x55555753e130_0, 1, 2;
L_0x555557577b60 .cmp/eq 2, L_0x555557577a20, L_0x7effed2610b0;
L_0x555557577c50 .part v0x55555753e130_0, 1, 2;
L_0x555557577ac0 .cmp/eq 2, L_0x555557577c50, L_0x7effed2610f8;
L_0x555557577e70 .part v0x55555753e130_0, 1, 2;
L_0x555557577fd0 .cmp/eq 2, L_0x555557577e70, L_0x7effed261140;
L_0x5555575787e0 .part v0x55555753f630_0, 0, 1;
L_0x555557578f70 .concat [ 11 4 7 4], v0x55555753e050_0, v0x55555753de60_0, v0x55555753ce70_0, L_0x555557579570;
L_0x5555575790d0 .part v0x555557538bd0_0, 22, 4;
L_0x5555575792a0 .part v0x555557538bd0_0, 15, 7;
L_0x555557579340 .part v0x555557538bd0_0, 11, 4;
L_0x5555575794d0 .part v0x555557538bd0_0, 0, 11;
L_0x555557579570 .part v0x55555753e130_0, 1, 4;
L_0x555557579710 .part v0x55555753f3c0_0, 0, 1;
L_0x555557579b80 .part v0x55555753f3c0_0, 1, 8;
S_0x555557538450 .scope module, "pkt_end_strobe" "strobe" 11 354, 12 1 0, S_0x555557537c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 26 "data_in";
    .port_info 5 /OUTPUT 26 "data_out";
P_0x5555572e68a0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x5555572e68e0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000011010>;
L_0x555557578df0 .functor XOR 1, L_0x555557578c60, L_0x555557578d00, C4<0>, C4<0>;
v0x555557538880_0 .net *"_ivl_1", 0 0, L_0x555557578c60;  1 drivers
v0x555557538980_0 .net *"_ivl_3", 0 0, L_0x555557578d00;  1 drivers
v0x555557538a60_0 .net "clk_in", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x555557538b30_0 .net "clk_out", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557538bd0_0 .var "data", 25 0;
v0x555557538d00_0 .net "data_in", 25 0, L_0x555557578f70;  1 drivers
v0x555557538de0_0 .net "data_out", 25 0, v0x555557538bd0_0;  1 drivers
v0x555557538ec0_0 .var "flag", 0 0;
v0x555557538f80_0 .var "prev_strobe", 0 0;
v0x555557539040_0 .net "strobe_in", 0 0, L_0x555557576990;  alias, 1 drivers
v0x555557539100_0 .net "strobe_out", 0 0, L_0x555557578df0;  alias, 1 drivers
v0x5555575391a0_0 .var "sync", 2 0;
E_0x555557538800 .event posedge, v0x555557538a60_0;
L_0x555557578c60 .part v0x5555575391a0_0, 2, 1;
L_0x555557578d00 .part v0x5555575391a0_0, 1, 1;
S_0x555557539380 .scope module, "pkt_start_strobe" "strobe" 11 346, 12 1 0, S_0x555557537c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x5555572beb70 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x5555572bebb0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555557578ae0 .functor XOR 1, L_0x555557578950, L_0x5555575789f0, C4<0>, C4<0>;
L_0x555557578bf0 .functor BUFZ 1, v0x555557539a20_0, C4<0>, C4<0>, C4<0>;
v0x5555575396c0_0 .net *"_ivl_1", 0 0, L_0x555557578950;  1 drivers
v0x5555575397a0_0 .net *"_ivl_3", 0 0, L_0x5555575789f0;  1 drivers
v0x555557539880_0 .net "clk_in", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x555557539980_0 .net "clk_out", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557539a20_0 .var "data", 0 0;
o0x7effed2adab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557539b10_0 .net "data_in", 0 0, o0x7effed2adab8;  0 drivers
v0x555557539bf0_0 .net "data_out", 0 0, L_0x555557578bf0;  1 drivers
v0x555557539cd0_0 .var "flag", 0 0;
v0x555557539d90_0 .var "prev_strobe", 0 0;
v0x555557539e50_0 .net "strobe_in", 0 0, L_0x555557576790;  alias, 1 drivers
v0x555557539f10_0 .net "strobe_out", 0 0, L_0x555557578ae0;  alias, 1 drivers
v0x555557539fb0_0 .var "sync", 2 0;
L_0x555557578950 .part v0x555557539fb0_0, 2, 1;
L_0x5555575789f0 .part v0x555557539fb0_0, 1, 1;
S_0x55555753a190 .scope module, "rx_data_strobe" "strobe" 11 374, 12 1 0, S_0x555557537c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x5555575050d0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555557505110 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000001000>;
L_0x5555575799c0 .functor XOR 1, L_0x555557579800, L_0x5555575798a0, C4<0>, C4<0>;
L_0x555557579a80 .functor BUFZ 8, v0x55555753a8f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55555753a570_0 .net *"_ivl_1", 0 0, L_0x555557579800;  1 drivers
v0x55555753a650_0 .net *"_ivl_3", 0 0, L_0x5555575798a0;  1 drivers
v0x55555753a730_0 .net "clk_in", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x55555753a850_0 .net "clk_out", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x55555753a8f0_0 .var "data", 7 0;
v0x55555753aa00_0 .net "data_in", 7 0, L_0x555557579b80;  1 drivers
v0x55555753aae0_0 .net "data_out", 7 0, L_0x555557579a80;  alias, 1 drivers
v0x55555753aba0_0 .var "flag", 0 0;
v0x55555753ac40_0 .var "prev_strobe", 0 0;
v0x55555753ad00_0 .net "strobe_in", 0 0, L_0x555557579710;  alias, 1 drivers
v0x55555753adc0_0 .net "strobe_out", 0 0, L_0x5555575799c0;  alias, 1 drivers
v0x55555753ae60_0 .var "sync", 2 0;
L_0x555557579800 .part v0x55555753ae60_0, 2, 1;
L_0x5555575798a0 .part v0x55555753ae60_0, 1, 1;
S_0x55555753b020 .scope module, "valid_buffer" "dflip" 11 322, 12 51 0, S_0x555557537c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x55555753b220_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x55555753b2e0_0 .var "d", 2 0;
v0x55555753b3c0_0 .net "in", 0 0, L_0x555557578630;  alias, 1 drivers
v0x55555753b490_0 .net "out", 0 0, L_0x555557578740;  alias, 1 drivers
L_0x555557578740 .part v0x55555753b2e0_0, 2, 1;
S_0x55555753fab0 .scope module, "usb_fs_tx_inst" "usb_fs_tx" 6 221, 13 1 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "bit_strobe";
    .port_info 4 /OUTPUT 1 "oe";
    .port_info 5 /OUTPUT 1 "dp";
    .port_info 6 /OUTPUT 1 "dn";
    .port_info 7 /INPUT 1 "pkt_start";
    .port_info 8 /OUTPUT 1 "pkt_end";
    .port_info 9 /INPUT 4 "pid";
    .port_info 10 /INPUT 1 "tx_data_avail";
    .port_info 11 /OUTPUT 1 "tx_data_get";
    .port_info 12 /INPUT 8 "tx_data";
P_0x55555753fc90 .param/l "CRC16_1" 1 13 102, +C4<00000000000000000000000000000100>;
P_0x55555753fcd0 .param/l "DATA_OR_CRC16_0" 1 13 101, +C4<00000000000000000000000000000011>;
P_0x55555753fd10 .param/l "EOP" 1 13 103, +C4<00000000000000000000000000000101>;
P_0x55555753fd50 .param/l "IDLE" 1 13 98, +C4<00000000000000000000000000000000>;
P_0x55555753fd90 .param/l "PID" 1 13 100, +C4<00000000000000000000000000000010>;
P_0x55555753fdd0 .param/l "SYNC" 1 13 99, +C4<00000000000000000000000000000001>;
L_0x55555757aee0 .functor AND 1, L_0x555557576570, L_0x55555757ada0, C4<1>, C4<1>;
L_0x55555757b430 .functor XOR 1, L_0x55555757a720, L_0x55555757b340, C4<0>, C4<0>;
v0x555557543520_0 .net *"_ivl_13", 1 0, L_0x55555757acb0;  1 drivers
L_0x7effed2611d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555557543620_0 .net/2u *"_ivl_14", 1 0, L_0x7effed2611d0;  1 drivers
v0x555557543700_0 .net *"_ivl_16", 0 0, L_0x55555757ada0;  1 drivers
v0x5555575437d0_0 .net *"_ivl_21", 0 0, L_0x55555757b340;  1 drivers
L_0x7effed261188 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x5555575438b0_0 .net/2u *"_ivl_8", 5 0, L_0x7effed261188;  1 drivers
v0x555557543990_0 .var "bit_count", 2 0;
v0x555557543a70_0 .net "bit_history", 5 0, L_0x55555757a9c0;  1 drivers
v0x555557543b50_0 .var "bit_history_q", 4 0;
v0x555557543c30_0 .net "bit_strobe", 0 0, L_0x555557576570;  alias, 1 drivers
v0x555557543d60_0 .net "bitstuff", 0 0, L_0x55555757ab40;  1 drivers
v0x555557543e00_0 .var "bitstuff_q", 0 0;
v0x555557543ec0_0 .var "bitstuff_qq", 0 0;
v0x555557543f80_0 .var "bitstuff_qqq", 0 0;
v0x555557544040_0 .var "bitstuff_qqqq", 0 0;
v0x555557544100_0 .var "byte_strobe", 0 0;
v0x5555575441c0_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557544260_0 .net "clk_48mhz", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x555557544300_0 .var "crc16", 15 0;
v0x5555575443e0_0 .net "crc16_invert", 0 0, L_0x55555757b430;  1 drivers
v0x5555575444a0_0 .var "data_payload", 0 0;
v0x555557544560_0 .var "data_shift_reg", 7 0;
v0x555557544640_0 .var "dn", 0 0;
v0x555557544700_0 .var "dp", 0 0;
v0x5555575447c0_0 .var "dp_eop", 2 0;
v0x5555575448a0_0 .var "oe", 0 0;
v0x555557544960_0 .var "oe_shift_reg", 7 0;
v0x555557544a40_0 .net "pid", 3 0, L_0x555557579e30;  alias, 1 drivers
v0x555557544b30_0 .net "pidq", 3 0, L_0x55555757a220;  1 drivers
v0x555557544c00_0 .net "pkt_end", 0 0, L_0x55555757b1c0;  alias, 1 drivers
v0x555557544ca0_0 .net "pkt_end_48", 0 0, L_0x55555757aee0;  1 drivers
v0x555557544d70_0 .net "pkt_start", 0 0, L_0x555557579d30;  alias, 1 drivers
v0x555557544e40_0 .net "pkt_start_48", 0 0, L_0x55555757a160;  1 drivers
v0x555557544f10_0 .var "pkt_state", 31 0;
v0x555557544fb0_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
v0x555557545050_0 .var "se0_shift_reg", 7 0;
v0x5555575450f0_0 .net "serial_tx_data", 0 0, L_0x55555757a720;  1 drivers
v0x5555575451b0_0 .net "serial_tx_oe", 0 0, L_0x55555757a7c0;  1 drivers
v0x555557545270_0 .net "serial_tx_se0", 0 0, L_0x55555757a8c0;  1 drivers
v0x555557545330_0 .net "tx_data", 7 0, v0x5555575160c0_0;  alias, 1 drivers
v0x555557545420_0 .net "tx_data_avail", 0 0, L_0x5555575719b0;  alias, 1 drivers
v0x5555575454c0_0 .net "tx_data_avail_48", 0 0, L_0x55555757a2e0;  1 drivers
v0x555557545560_0 .net "tx_data_get", 0 0, L_0x55555757a560;  alias, 1 drivers
v0x555557545600_0 .var "tx_data_get_48", 0 0;
L_0x55555757a720 .part v0x555557544560_0, 0, 1;
L_0x55555757a7c0 .part v0x555557544960_0, 0, 1;
L_0x55555757a8c0 .part v0x555557545050_0, 0, 1;
L_0x55555757a9c0 .concat [ 5 1 0 0], v0x555557543b50_0, L_0x55555757a720;
L_0x55555757ab40 .cmp/eq 6, L_0x55555757a9c0, L_0x7effed261188;
L_0x55555757acb0 .part v0x555557545050_0, 0, 2;
L_0x55555757ada0 .cmp/eq 2, L_0x55555757acb0, L_0x7effed2611d0;
L_0x55555757b340 .part v0x555557544300_0, 15, 1;
S_0x5555575401d0 .scope module, "pkt_end_strobe" "strobe" 13 88, 12 1 0, S_0x55555753fab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x55555753a3c0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55555753a400 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x55555757b1c0 .functor XOR 1, L_0x55555757b030, L_0x55555757b0d0, C4<0>, C4<0>;
L_0x55555757b2d0 .functor BUFZ 1, v0x555557540950_0, C4<0>, C4<0>, C4<0>;
v0x555557540600_0 .net *"_ivl_1", 0 0, L_0x55555757b030;  1 drivers
v0x555557540700_0 .net *"_ivl_3", 0 0, L_0x55555757b0d0;  1 drivers
v0x5555575407e0_0 .net "clk_in", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x5555575408b0_0 .net "clk_out", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557540950_0 .var "data", 0 0;
o0x7effed2aef88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557540a10_0 .net "data_in", 0 0, o0x7effed2aef88;  0 drivers
v0x555557540af0_0 .net "data_out", 0 0, L_0x55555757b2d0;  1 drivers
v0x555557540bd0_0 .var "flag", 0 0;
v0x555557540c90_0 .var "prev_strobe", 0 0;
v0x555557540de0_0 .net "strobe_in", 0 0, L_0x55555757aee0;  alias, 1 drivers
v0x555557540ea0_0 .net "strobe_out", 0 0, L_0x55555757b1c0;  alias, 1 drivers
v0x555557540f40_0 .var "sync", 2 0;
L_0x55555757b030 .part v0x555557540f40_0, 2, 1;
L_0x55555757b0d0 .part v0x555557540f40_0, 1, 1;
S_0x555557541120 .scope module, "pkt_start_strobe" "strobe" 13 34, 12 1 0, S_0x55555753fab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x555557541320 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555557541360 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000100>;
L_0x55555757a160 .functor XOR 1, L_0x555557579ff0, L_0x55555757a090, C4<0>, C4<0>;
L_0x55555757a220 .functor BUFZ 4, v0x5555575418b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555557541580_0 .net *"_ivl_1", 0 0, L_0x555557579ff0;  1 drivers
v0x555557541660_0 .net *"_ivl_3", 0 0, L_0x55555757a090;  1 drivers
v0x555557541740_0 .net "clk_in", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557541810_0 .net "clk_out", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x5555575418b0_0 .var "data", 3 0;
v0x5555575419c0_0 .net "data_in", 3 0, L_0x555557579e30;  alias, 1 drivers
v0x555557541aa0_0 .net "data_out", 3 0, L_0x55555757a220;  alias, 1 drivers
v0x555557541b80_0 .var "flag", 0 0;
v0x555557541c40_0 .var "prev_strobe", 0 0;
v0x555557541d00_0 .net "strobe_in", 0 0, L_0x555557579d30;  alias, 1 drivers
v0x555557541dc0_0 .net "strobe_out", 0 0, L_0x55555757a160;  alias, 1 drivers
v0x555557541e80_0 .var "sync", 2 0;
L_0x555557579ff0 .part v0x555557541e80_0, 2, 1;
L_0x55555757a090 .part v0x555557541e80_0, 1, 1;
S_0x555557542060 .scope module, "tx_data_avail_buffer" "dflip" 13 41, 12 51 0, S_0x55555753fab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555557542240_0 .net "clk", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x555557542300_0 .var "d", 2 0;
v0x5555575423e0_0 .net "in", 0 0, L_0x5555575719b0;  alias, 1 drivers
v0x5555575424e0_0 .net "out", 0 0, L_0x55555757a2e0;  alias, 1 drivers
L_0x55555757a2e0 .part v0x555557542300_0, 2, 1;
S_0x5555575425e0 .scope module, "tx_data_get_strobe" "strobe" 13 50, 12 1 0, S_0x55555753fab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x5555575427c0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555557542800 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x55555757a560 .functor XOR 1, L_0x55555757a3d0, L_0x55555757a470, C4<0>, C4<0>;
L_0x55555757a6b0 .functor BUFZ 1, v0x555557542db0_0, C4<0>, C4<0>, C4<0>;
v0x555557542a80_0 .net *"_ivl_1", 0 0, L_0x55555757a3d0;  1 drivers
v0x555557542b60_0 .net *"_ivl_3", 0 0, L_0x55555757a470;  1 drivers
v0x555557542c40_0 .net "clk_in", 0 0, v0x5555575590d0_0;  alias, 1 drivers
v0x555557542d10_0 .net "clk_out", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557542db0_0 .var "data", 0 0;
o0x7effed2af648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557542ec0_0 .net "data_in", 0 0, o0x7effed2af648;  0 drivers
v0x555557542fa0_0 .net "data_out", 0 0, L_0x55555757a6b0;  1 drivers
v0x555557543080_0 .var "flag", 0 0;
v0x555557543140_0 .var "prev_strobe", 0 0;
v0x555557543200_0 .net "strobe_in", 0 0, v0x555557545600_0;  1 drivers
v0x5555575432c0_0 .net "strobe_out", 0 0, L_0x55555757a560;  alias, 1 drivers
v0x555557543360_0 .var "sync", 2 0;
L_0x55555757a3d0 .part v0x555557543360_0, 2, 1;
L_0x55555757a470 .part v0x555557543360_0, 1, 1;
S_0x5555575457e0 .scope module, "usb_fs_tx_mux_inst" "usb_fs_tx_mux" 6 207, 14 1 0, S_0x55555750bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in_tx_pkt_start";
    .port_info 1 /INPUT 4 "in_tx_pid";
    .port_info 2 /INPUT 1 "out_tx_pkt_start";
    .port_info 3 /INPUT 4 "out_tx_pid";
    .port_info 4 /OUTPUT 1 "tx_pkt_start";
    .port_info 5 /OUTPUT 4 "tx_pid";
L_0x555557579d30 .functor OR 1, v0x555557516580_0, v0x5555575378f0_0, C4<0>, C4<0>;
v0x555557545a60_0 .net "in_tx_pid", 3 0, v0x5555575163e0_0;  alias, 1 drivers
v0x555557545b70_0 .net "in_tx_pkt_start", 0 0, v0x555557516580_0;  alias, 1 drivers
v0x555557545c40_0 .net "out_tx_pid", 3 0, v0x555557537780_0;  alias, 1 drivers
v0x555557545d40_0 .net "out_tx_pkt_start", 0 0, v0x5555575378f0_0;  alias, 1 drivers
v0x555557545e10_0 .net "tx_pid", 3 0, L_0x555557579e30;  alias, 1 drivers
v0x555557545f50_0 .net "tx_pkt_start", 0 0, L_0x555557579d30;  alias, 1 drivers
L_0x555557579e30 .functor MUXZ 4, v0x5555575163e0_0, v0x555557537780_0, v0x5555575378f0_0, C4<>;
S_0x555557548b70 .scope module, "usb_spi_bridge_ep_inst" "usb_spi_bridge_ep" 3 166, 15 1 0, S_0x5555574e9290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out_ep_req";
    .port_info 3 /INPUT 1 "out_ep_grant";
    .port_info 4 /INPUT 1 "out_ep_data_avail";
    .port_info 5 /INPUT 1 "out_ep_setup";
    .port_info 6 /OUTPUT 1 "out_ep_data_get";
    .port_info 7 /INPUT 8 "out_ep_data";
    .port_info 8 /OUTPUT 1 "out_ep_stall";
    .port_info 9 /INPUT 1 "out_ep_acked";
    .port_info 10 /OUTPUT 1 "in_ep_req";
    .port_info 11 /INPUT 1 "in_ep_grant";
    .port_info 12 /INPUT 1 "in_ep_data_free";
    .port_info 13 /OUTPUT 1 "in_ep_data_put";
    .port_info 14 /OUTPUT 8 "in_ep_data";
    .port_info 15 /OUTPUT 1 "in_ep_data_done";
    .port_info 16 /OUTPUT 1 "in_ep_stall";
    .port_info 17 /INPUT 1 "in_ep_acked";
    .port_info 18 /OUTPUT 1 "spi_cs_b";
    .port_info 19 /OUTPUT 1 "spi_sck";
    .port_info 20 /OUTPUT 1 "spi_mosi";
    .port_info 21 /INPUT 1 "spi_miso";
    .port_info 22 /OUTPUT 1 "boot_to_user_design";
P_0x55555740ce00 .param/l "CMD_DO_IN" 1 15 77, +C4<00000000000000000000000000001001>;
P_0x55555740ce40 .param/l "CMD_DO_OUT" 1 15 76, +C4<00000000000000000000000000000111>;
P_0x55555740ce80 .param/l "CMD_IDLE" 1 15 67, +C4<00000000000000000000000000000000>;
P_0x55555740cec0 .param/l "CMD_OP_BOOT" 1 15 69, +C4<00000000000000000000000000000010>;
P_0x55555740cf00 .param/l "CMD_PRE" 1 15 68, +C4<00000000000000000000000000000001>;
P_0x55555740cf40 .param/l "CMD_SAVE_DIL_HI" 1 15 75, +C4<00000000000000000000000000000110>;
P_0x55555740cf80 .param/l "CMD_SAVE_DIL_LO" 1 15 74, +C4<00000000000000000000000000000101>;
P_0x55555740cfc0 .param/l "CMD_SAVE_DOL_HI" 1 15 73, +C4<00000000000000000000000000000100>;
P_0x55555740d000 .param/l "CMD_SAVE_DOL_LO" 1 15 72, +C4<00000000000000000000000000000011>;
P_0x55555740d040 .param/l "SPI_END" 1 15 96, +C4<00000000000000000000000000000100>;
P_0x55555740d080 .param/l "SPI_GET_BIT" 1 15 95, +C4<00000000000000000000000000000011>;
P_0x55555740d0c0 .param/l "SPI_IDLE" 1 15 92, +C4<00000000000000000000000000000000>;
P_0x55555740d100 .param/l "SPI_SEND_BIT" 1 15 94, +C4<00000000000000000000000000000010>;
P_0x55555740d140 .param/l "SPI_START" 1 15 93, +C4<00000000000000000000000000000001>;
L_0x55555756e7f0 .functor AND 1, L_0x55555757b5e0, L_0x55555757b810, C4<1>, C4<1>;
L_0x55555756e900 .functor AND 1, L_0x55555757c690, L_0x55555757c730, C4<1>, C4<1>;
L_0x55555756ea10 .functor BUFZ 1, L_0x55555757b810, C4<0>, C4<0>, C4<0>;
L_0x55555756ead0 .functor OR 1, v0x555557549ff0_0, v0x555557549e70_0, C4<0>, C4<0>;
L_0x55555756eb40 .functor AND 1, L_0x55555756ead0, L_0x55555757b5e0, C4<1>, C4<1>;
L_0x55555756eed0 .functor AND 1, L_0x55555757b5e0, L_0x55555757b810, C4<1>, C4<1>;
v0x5555575497c0_0 .net *"_ivl_11", 0 0, L_0x55555756ead0;  1 drivers
L_0x7effed260570 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5555575498a0_0 .net/2u *"_ivl_18", 3 0, L_0x7effed260570;  1 drivers
v0x555557549980_0 .var "boot_to_user_design", 0 0;
v0x555557549a50_0 .net "clk", 0 0, v0x555557559030_0;  alias, 1 drivers
v0x555557549af0_0 .var "cmd_state", 3 0;
v0x555557549bd0_0 .var "cmd_state_next", 3 0;
v0x555557549cb0_0 .var "data_in_length", 15 0;
v0x555557549d90_0 .var "data_out_length", 15 0;
v0x555557549e70_0 .var "get_cmd_out_data", 0 0;
v0x555557549f30_0 .var "get_cmd_out_data_q", 0 0;
v0x555557549ff0_0 .var "get_spi_out_data", 0 0;
v0x55555754a0b0_0 .var "get_spi_out_data_q", 0 0;
v0x55555754a170_0 .net "in_ep_acked", 0 0, L_0x55555757d440;  alias, 1 drivers
v0x55555754a230_0 .net "in_ep_data", 7 0, L_0x55555756ec50;  alias, 1 drivers
v0x55555754a310_0 .var "in_ep_data_done", 0 0;
v0x55555754a3d0_0 .var "in_ep_data_done_i", 0 0;
v0x55555754a490_0 .var "in_ep_data_done_q", 0 0;
v0x55555754a550_0 .net "in_ep_data_free", 0 0, L_0x55555757c730;  alias, 1 drivers
v0x55555754a610_0 .var "in_ep_data_put", 0 0;
v0x55555754a6d0_0 .net "in_ep_grant", 0 0, L_0x55555757c690;  alias, 1 drivers
v0x55555754a790_0 .var "in_ep_req", 0 0;
v0x55555754a850_0 .var "in_ep_req_i", 0 0;
v0x55555754a910_0 .net "in_ep_stall", 0 0, L_0x7effed260528;  alias, 1 drivers
v0x55555754a9d0_0 .net "out_data_ready", 0 0, L_0x55555756eed0;  1 drivers
v0x55555754aa90_0 .var "out_data_valid", 0 0;
v0x55555754ab50_0 .net "out_ep_acked", 0 0, L_0x55555757bd60;  alias, 1 drivers
v0x55555754ac10_0 .net "out_ep_data", 7 0, v0x5555575362a0_0;  alias, 1 drivers
v0x55555754acd0_0 .net "out_ep_data_avail", 0 0, L_0x55555757b810;  alias, 1 drivers
v0x55555754ad90_0 .net "out_ep_data_get", 0 0, L_0x55555756eb40;  alias, 1 drivers
v0x55555754ae50_0 .net "out_ep_grant", 0 0, L_0x55555757b5e0;  alias, 1 drivers
v0x55555754af10_0 .net "out_ep_req", 0 0, L_0x55555756ea10;  alias, 1 drivers
v0x55555754afd0_0 .net "out_ep_setup", 0 0, L_0x55555757bac0;  alias, 1 drivers
v0x55555754b090_0 .net "out_ep_stall", 0 0, L_0x7effed2604e0;  alias, 1 drivers
v0x55555754b360_0 .var "put_spi_in_data", 0 0;
v0x55555754b420_0 .net "reset", 0 0, v0x555557559b40_0;  alias, 1 drivers
v0x55555754b4c0_0 .var "reset_spi_bit_counter", 0 0;
v0x55555754b580_0 .var "spi_bit_counter", 3 0;
v0x55555754b660_0 .net "spi_byte_done", 0 0, L_0x55555756ede0;  1 drivers
v0x55555754b720_0 .net "spi_byte_in_xfr_ready", 0 0, L_0x55555756e900;  1 drivers
v0x55555754b7e0_0 .net "spi_byte_out_xfr_ready", 0 0, L_0x55555756e7f0;  1 drivers
v0x55555754b8a0_0 .var "spi_cs_b", 0 0;
v0x55555754b960_0 .var "spi_dir_transition", 0 0;
v0x55555754ba20_0 .var "spi_get_bit", 0 0;
v0x55555754bae0_0 .var "spi_get_bit_q", 0 0;
v0x55555754bba0_0 .var "spi_has_more_in_bytes", 0 0;
v0x55555754bc60_0 .var "spi_has_more_out_bytes", 0 0;
v0x55555754bd20_0 .var "spi_in_data", 8 0;
v0x55555754be00_0 .net "spi_miso", 0 0, L_0x55555757d930;  alias, 1 drivers
v0x55555754bec0_0 .net "spi_mosi", 0 0, L_0x55555756ed40;  alias, 1 drivers
v0x55555754bf80_0 .var "spi_out_data", 8 0;
v0x55555754c060_0 .var "spi_put_last_in_byte", 0 0;
v0x55555754c120_0 .var "spi_sck", 0 0;
v0x55555754c1e0_0 .var "spi_send_bit", 0 0;
v0x55555754c2a0_0 .var "spi_start_new_xfr", 0 0;
v0x55555754c360_0 .var "spi_state", 2 0;
v0x55555754c440_0 .var "spi_state_next", 2 0;
v0x55555754c520_0 .var "update_spi_byte_counters", 0 0;
E_0x555557538720/0 .event anyedge, v0x55555754c360_0, v0x55555754c2a0_0, v0x55555754bc60_0, v0x55555754bba0_0;
E_0x555557538720/1 .event anyedge, v0x55555754b960_0, v0x55555754b660_0, v0x55555754b7e0_0, v0x55555754b720_0;
E_0x555557538720/2 .event anyedge, v0x55555754c060_0;
E_0x555557538720 .event/or E_0x555557538720/0, E_0x555557538720/1, E_0x555557538720/2;
E_0x555557549740/0 .event anyedge, v0x555557549af0_0, v0x55555754a9d0_0, v0x55555754aa90_0, v0x55555748c9d0_0;
E_0x555557549740/1 .event anyedge, v0x555557549d90_0, v0x555557549cb0_0;
E_0x555557549740 .event/or E_0x555557549740/0, E_0x555557549740/1;
L_0x55555756ec50 .part v0x55555754bd20_0, 0, 8;
L_0x55555756ed40 .part v0x55555754bf80_0, 8, 1;
L_0x55555756ede0 .cmp/eq 4, v0x55555754b580_0, L_0x7effed260570;
S_0x555557550680 .scope task, "expect_usb_ack" "expect_usb_ack" 2 531, 2 531 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.expect_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555557551650_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555557551470;
    %join;
    %end;
S_0x555557550860 .scope task, "expect_usb_data" "expect_usb_data" 2 549, 2 549 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557550a90_0 .var "data", 1023 0;
v0x555557550b50_0 .var "length", 10 0;
v0x555557550c30_0 .var "pid", 3 0;
TD_top_tb.expect_usb_data ;
    %load/vec4 v0x555557550a90_0;
    %pad/u 512;
    %store/vec4 v0x555557480ca0_0, 0, 512;
    %load/vec4 v0x555557550b50_0;
    %store/vec4 v0x55555747bf90_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x5555574e7240;
    %join;
    %load/vec4 v0x555557550c30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559a60_0, 4, 4;
    %load/vec4 v0x555557550c30_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559a60_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x555557559650_0;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x555557550a90_0;
    %load/vec4 v0x555557559650_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557559650_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
T_3.8 ; for-loop step statement
    %load/vec4 v0x555557559650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %add;
    %addi 16, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
T_3.9 ; Top of for-loop 
    %load/vec4 v0x555557559650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.10, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555557559650_0;
    %store/vec4 v0x555557559a60_0, 4, 1;
T_3.11 ; for-loop step statement
    %load/vec4 v0x555557559650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
    %jmp T_3.9;
T_3.10 ; for-loop exit label
    %fork TD_top_tb.get_usb_raw, S_0x555557551b50;
    %join;
    %load/vec4 v0x555557551d30_0;
    %store/vec4 v0x55555755a9a0_0, 0, 1024;
    %load/vec4 v0x555557551e30_0;
    %store/vec4 v0x55555755ab20_0, 0, 11;
    %load/vec4 v0x55555755ab20_0;
    %pad/u 32;
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 589 "$display", "%d ERROR (%m): %s. usb_tx_len != length + 24", $time, "data length" {0 0 0};
    %vpi_call 2 590 "$display", "    actual:   %x", v0x55555755ab20_0 {0 0 0};
    %load/vec4 v0x555557550b50_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %vpi_call 2 591 "$display", "    expected: %x", S<0,vec4,u32> {1 0 0};
T_3.12 ;
    %load/vec4 v0x55555755a9a0_0;
    %load/vec4 v0x555557559a60_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 590 "$display", "%d ERROR (%m): %s. usb_tx_data != raw_usb_data", $time, "data mismatch" {0 0 0};
    %vpi_call 2 591 "$display", "    actual:   %x", v0x55555755a9a0_0 {0 0 0};
    %vpi_call 2 592 "$display", "    expected: %x", v0x555557559a60_0 {0 0 0};
T_3.14 ;
    %load/vec4 v0x55555755ab20_0;
    %parti/s 3, 0, 2;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 591 "$display", "%d ERROR (%m): %s. usb_tx_len[2:0] != 3'b000", $time, "data packet lengths are a multiple of 8 bits" {0 0 0};
    %vpi_call 2 592 "$display", "    actual:   %x", &PV<v0x55555755ab20_0, 0, 3> {0 0 0};
    %vpi_call 2 593 "$display", "    expected: %x", 3'b000 {0 0 0};
T_3.16 ;
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_3.18, 6;
    %vpi_call 2 592 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 593 "$display", "    actual:   %x", &PV<v0x55555755a9a0_0, 4, 4> {0 0 0};
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 594 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_3.18 ;
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555557550c30_0;
    %cmp/ne;
    %jmp/0xz  T_3.20, 6;
    %vpi_call 2 593 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "data pid mismatch" {0 0 0};
    %vpi_call 2 594 "$display", "    actual:   %x", &PV<v0x55555755a9a0_0, 0, 4> {0 0 0};
    %vpi_call 2 595 "$display", "    expected: %x", v0x555557550c30_0 {0 0 0};
T_3.20 ;
    %end;
S_0x555557550cf0 .scope task, "expect_usb_data0" "expect_usb_data0" 2 603, 2 603 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557550ed0_0 .var "data", 1023 0;
v0x555557550fd0_0 .var "length", 10 0;
TD_top_tb.expect_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555557550c30_0, 0, 4;
    %load/vec4 v0x555557550ed0_0;
    %store/vec4 v0x555557550a90_0, 0, 1024;
    %load/vec4 v0x555557550fd0_0;
    %store/vec4 v0x555557550b50_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555557550860;
    %join;
    %end;
S_0x5555575510b0 .scope task, "expect_usb_data1" "expect_usb_data1" 2 595, 2 595 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557551290_0 .var "data", 1023 0;
v0x555557551390_0 .var "length", 10 0;
TD_top_tb.expect_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555557550c30_0, 0, 4;
    %load/vec4 v0x555557551290_0;
    %store/vec4 v0x555557550a90_0, 0, 1024;
    %load/vec4 v0x555557551390_0;
    %store/vec4 v0x555557550b50_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555557550860;
    %join;
    %end;
S_0x555557551470 .scope task, "expect_usb_handshake" "expect_usb_handshake" 2 521, 2 521 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557551650_0 .var "pid", 3 0;
TD_top_tb.expect_usb_handshake ;
    %fork TD_top_tb.get_usb_raw, S_0x555557551b50;
    %join;
    %load/vec4 v0x555557551d30_0;
    %store/vec4 v0x55555755a9a0_0, 0, 1024;
    %load/vec4 v0x555557551e30_0;
    %store/vec4 v0x55555755ab20_0, 0, 11;
    %load/vec4 v0x55555755ab20_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_6.22, 6;
    %vpi_call 2 527 "$display", "%d ERROR (%m): %s. usb_tx_len != 8", $time, "handshake packets are 8 bits long" {0 0 0};
    %vpi_call 2 528 "$display", "    actual:   %x", v0x55555755ab20_0 {0 0 0};
    %vpi_call 2 529 "$display", "    expected: %x", 32'sb00000000000000000000000000001000 {0 0 0};
T_6.22 ;
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555557551650_0;
    %cmp/ne;
    %jmp/0xz  T_6.24, 6;
    %vpi_call 2 528 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "handshake pid mismatch" {0 0 0};
    %vpi_call 2 529 "$display", "    actual:   %x", &PV<v0x55555755a9a0_0, 0, 4> {0 0 0};
    %vpi_call 2 530 "$display", "    expected: %x", v0x555557551650_0 {0 0 0};
T_6.24 ;
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_6.26, 6;
    %vpi_call 2 529 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 530 "$display", "    actual:   %x", &PV<v0x55555755a9a0_0, 4, 4> {0 0 0};
    %load/vec4 v0x55555755a9a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 531 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_6.26 ;
    %end;
S_0x555557551750 .scope task, "expect_usb_nak" "expect_usb_nak" 2 537, 2 537 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.expect_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555557551650_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555557551470;
    %join;
    %end;
S_0x5555575519c0 .scope task, "expect_usb_stall" "expect_usb_stall" 2 543, 2 543 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.expect_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555557551650_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555557551470;
    %join;
    %end;
S_0x555557551b50 .scope task, "get_usb_raw" "get_usb_raw" 2 462, 2 462 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557551d30_0 .var "data", 1023 0;
v0x555557551e30_0 .var "length", 10 0;
TD_top_tb.get_usb_raw ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555557551e30_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555755a2b0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555557559490_0, 0, 2;
T_9.28 ;
    %load/vec4 v0x55555755a2b0_0;
    %cmpi/ne 84, 0, 8;
    %jmp/0xz T_9.29, 4;
    %load/vec4 v0x55555755a2b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55555755a840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555755a2b0_0, 0, 8;
    %load/vec4 v0x55555755a840_0;
    %store/vec4 v0x5555575599a0_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.28;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559570_0, 0, 32;
T_9.30 ;
    %load/vec4 v0x555557559490_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz T_9.31, 4;
    %load/vec4 v0x55555755a840_0;
    %load/vec4 v0x55555755a430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555557559490_0, 0, 2;
    %load/vec4 v0x555557559490_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.32, 4;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x555557559570_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x55555755a840_0;
    %load/vec4 v0x5555575599a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %vpi_call 2 490 "$display", "%d ERROR (%m): %s. (usb_p_tx != prev_usb_p_tx) == FALSE", $time, "one '0' must follow six '1's" {0 0 0};
T_9.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559570_0, 0, 32;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x555557551e30_0;
    %addi 1, 0, 11;
    %store/vec4 v0x555557551e30_0, 0, 11;
    %load/vec4 v0x55555755a840_0;
    %load/vec4 v0x5555575599a0_0;
    %cmp/e;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555557551d30_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555557551d30_0, 0, 1024;
    %load/vec4 v0x555557559570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559570_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555557551d30_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555557551d30_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559570_0, 0, 32;
T_9.39 ;
T_9.35 ;
T_9.33 ;
    %load/vec4 v0x55555755a840_0;
    %store/vec4 v0x5555575599a0_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.30;
T_9.31 ;
    %load/vec4 v0x55555755a840_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.42, 4;
    %load/vec4 v0x55555755a430_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %vpi_call 2 511 "$display", "%d ERROR (%m): %s. (usb_p_tx == 1'b0 && usb_n_tx == 1'b0) == FALSE", $time, "eop must have two se0 bits" {0 0 0};
T_9.40 ;
    %load/vec4 v0x555557551d30_0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x555557551e30_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555557551d30_0, 0, 1024;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555557558810;
    %join;
    %end;
S_0x555557551f10 .scope task, "prepare_spi_xfer" "prepare_spi_xfer" 2 118, 2 118 0, S_0x555557463a10;
 .timescale -12 -12;
v0x5555575520f0_0 .var "new_length", 31 0;
v0x5555575521f0_0 .var "new_miso_data", 8192 0;
v0x5555575522d0_0 .var "new_mosi_data", 8192 0;
TD_top_tb.prepare_spi_xfer ;
    %load/vec4 v0x5555575522d0_0;
    %store/vec4 v0x5555575598c0_0, 0, 8193;
    %load/vec4 v0x5555575521f0_0;
    %store/vec4 v0x555557559800_0, 0, 8193;
    %load/vec4 v0x5555575520f0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55555755a0e0_0, 0;
    %load/vec4 v0x5555575520f0_0;
    %assign/vec4 v0x555557559f10_0, 0;
    %end;
S_0x555557552390 .scope task, "send_usb_ack" "send_usb_ack" 2 272, 2 272 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555557553e90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555557553cb0;
    %join;
    %end;
S_0x555557552570 .scope task, "send_usb_address_device" "send_usb_address_device" 2 628, 2 628 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557552750_0 .var "new_addr", 7 0;
v0x555557552850_0 .var "old_addr", 7 0;
TD_top_tb.send_usb_address_device ;
    %load/vec4 v0x555557552850_0;
    %store/vec4 v0x555557552b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x555557552750_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 8;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555557552c10_0, 0, 64;
    %fork TD_top_tb.send_usb_ctrl_xfer, S_0x555557552930;
    %join;
    %load/vec4 v0x55555754e170_0;
    %cmpi/ne 30, 0, 7;
    %jmp/0xz  T_12.43, 6;
    %vpi_call 2 635 "$display", "%d ERROR (%m): %s. dut.dev_addr != 7'h1e", $time, "new device address" {0 0 0};
    %vpi_call 2 636 "$display", "    actual:   %x", v0x55555754e170_0 {0 0 0};
    %vpi_call 2 637 "$display", "    expected: %x", 7'b0011110 {0 0 0};
T_12.43 ;
    %end;
S_0x555557552930 .scope task, "send_usb_ctrl_xfer" "send_usb_ctrl_xfer" 2 611, 2 611 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557552b10_0 .var "addr", 7 0;
v0x555557552c10_0 .var "setup_data", 63 0;
TD_top_tb.send_usb_ctrl_xfer ;
    %load/vec4 v0x555557552b10_0;
    %pad/u 7;
    %store/vec4 v0x555557555f30_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555557556030_0, 0, 4;
    %fork TD_top_tb.send_usb_setup, S_0x555557555d50;
    %join;
    %load/vec4 v0x555557552c10_0;
    %pad/u 512;
    %store/vec4 v0x555557553350_0, 0, 512;
    %pushi/vec4 64, 0, 11;
    %store/vec4 v0x555557553450_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555557553170;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555557550680;
    %join;
    %load/vec4 v0x555557552b10_0;
    %pad/u 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x555557551290_0, 0, 1024;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555557551390_0, 0, 11;
    %fork TD_top_tb.expect_usb_data1, S_0x5555575510b0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555557552390;
    %join;
    %end;
S_0x555557552cf0 .scope task, "send_usb_data" "send_usb_data" 2 390, 2 390 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557552ed0_0 .var "data", 511 0;
v0x555557552fd0_0 .var "length", 10 0;
v0x5555575530b0_0 .var "pid", 3 0;
TD_top_tb.send_usb_data ;
    %load/vec4 v0x555557552ed0_0;
    %store/vec4 v0x555557480ca0_0, 0, 512;
    %load/vec4 v0x555557552fd0_0;
    %store/vec4 v0x55555747bf90_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x5555574e7240;
    %join;
    %load/vec4 v0x5555575530b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559a60_0, 4, 4;
    %load/vec4 v0x5555575530b0_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557559a60_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
T_14.45 ; Top of for-loop 
    %load/vec4 v0x555557559650_0;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_14.46, 5;
    %load/vec4 v0x555557552ed0_0;
    %load/vec4 v0x555557559650_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557559650_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
T_14.47 ; for-loop step statement
    %load/vec4 v0x555557559650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
    %jmp T_14.45;
T_14.46 ; for-loop exit label
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559170_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555557552fd0_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555557559a60_0, 4, 1;
    %load/vec4 v0x555557559a60_0;
    %store/vec4 v0x555557555710_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %load/vec4 v0x555557552fd0_0;
    %add;
    %addi 16, 0, 11;
    %store/vec4 v0x555557555610_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555557555430;
    %join;
    %end;
S_0x555557553170 .scope task, "send_usb_data0" "send_usb_data0" 2 424, 2 424 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557553350_0 .var "data", 511 0;
v0x555557553450_0 .var "length", 10 0;
TD_top_tb.send_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5555575530b0_0, 0, 4;
    %load/vec4 v0x555557553350_0;
    %store/vec4 v0x555557552ed0_0, 0, 512;
    %load/vec4 v0x555557553450_0;
    %store/vec4 v0x555557552fd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555557552cf0;
    %join;
    %end;
S_0x555557553530 .scope task, "send_usb_data1" "send_usb_data1" 2 432, 2 432 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557553710_0 .var "data", 511 0;
v0x555557553810_0 .var "length", 10 0;
TD_top_tb.send_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5555575530b0_0, 0, 4;
    %load/vec4 v0x555557553710_0;
    %store/vec4 v0x555557552ed0_0, 0, 512;
    %load/vec4 v0x555557553810_0;
    %store/vec4 v0x555557552fd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555557552cf0;
    %join;
    %end;
S_0x5555575538f0 .scope task, "send_usb_data2" "send_usb_data2" 2 440, 2 440 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557553ad0_0 .var "data", 511 0;
v0x555557553bd0_0 .var "length", 10 0;
TD_top_tb.send_usb_data2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555575530b0_0, 0, 4;
    %load/vec4 v0x555557553ad0_0;
    %store/vec4 v0x555557552ed0_0, 0, 512;
    %load/vec4 v0x555557553bd0_0;
    %store/vec4 v0x555557552fd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555557552cf0;
    %join;
    %end;
S_0x555557553cb0 .scope task, "send_usb_handshake" "send_usb_handshake" 2 265, 2 265 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557553e90_0 .var "pid", 3 0;
TD_top_tb.send_usb_handshake ;
    %load/vec4 v0x555557553e90_0;
    %inv;
    %load/vec4 v0x555557553e90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555557555710_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x555557555610_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555557555430;
    %join;
    %end;
S_0x555557553f90 .scope task, "send_usb_in" "send_usb_in" 2 324, 2 324 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557554170_0 .var "addr", 6 0;
v0x555557554270_0 .var "endp", 3 0;
TD_top_tb.send_usb_in ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5555575568b0_0, 0, 4;
    %load/vec4 v0x555557554270_0;
    %load/vec4 v0x555557554170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555575567b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555575565d0;
    %join;
    %end;
S_0x555557554350 .scope task, "send_usb_j" "send_usb_j" 2 189, 2 189 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_j ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557555ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575559d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555575557f0;
    %join;
    %end;
S_0x555557554530 .scope task, "send_usb_k" "send_usb_k" 2 183, 2 183 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_k ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557555ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555575559d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555575557f0;
    %join;
    %end;
S_0x555557554710 .scope task, "send_usb_mdata" "send_usb_mdata" 2 448, 2 448 0, S_0x555557463a10;
 .timescale -12 -12;
v0x5555575548f0_0 .var "data", 511 0;
v0x5555575549f0_0 .var "length", 10 0;
TD_top_tb.send_usb_mdata ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5555575530b0_0, 0, 4;
    %load/vec4 v0x5555575548f0_0;
    %store/vec4 v0x555557552ed0_0, 0, 512;
    %load/vec4 v0x5555575549f0_0;
    %store/vec4 v0x555557552fd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555557552cf0;
    %join;
    %end;
S_0x555557554ad0 .scope task, "send_usb_nak" "send_usb_nak" 2 278, 2 278 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555557553e90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555557553cb0;
    %join;
    %end;
S_0x555557554cb0 .scope task, "send_usb_nyet" "send_usb_nyet" 2 290, 2 290 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_nyet ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555557553e90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555557553cb0;
    %join;
    %end;
S_0x555557554e90 .scope task, "send_usb_out" "send_usb_out" 2 332, 2 332 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557555070_0 .var "addr", 6 0;
v0x555557555170_0 .var "endp", 3 0;
TD_top_tb.send_usb_out ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5555575568b0_0, 0, 4;
    %load/vec4 v0x555557555170_0;
    %load/vec4 v0x555557555070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555575567b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555575565d0;
    %join;
    %end;
S_0x555557555250 .scope task, "send_usb_port_reset" "send_usb_port_reset" 2 201, 2 201 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_port_reset ;
    %fork TD_top_tb.send_usb_se0, S_0x555557555b70;
    %join;
    %delay 1250000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557559b40_0, 0, 1;
    %fork TD_top_tb.send_usb_j, S_0x555557554350;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557559b40_0, 0, 1;
    %end;
S_0x555557555430 .scope task, "send_usb_raw" "send_usb_raw" 2 214, 2 214 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557555610_0 .var "length", 10 0;
v0x555557555710_0 .var "payload", 1023 0;
TD_top_tb.send_usb_raw ;
    %fork TD_top_tb.send_usb_k, S_0x555557554530;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555557554350;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555557554530;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555557554350;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555557554530;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555557554350;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555557554530;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555557554530;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557559cc0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555557559be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
T_27.48 ; Top of for-loop 
    %load/vec4 v0x555557559650_0;
    %load/vec4 v0x555557555610_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_27.49, 5;
    %load/vec4 v0x555557555710_0;
    %load/vec4 v0x555557559650_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x555557559cc0_0;
    %nor/r;
    %store/vec4 v0x555557559cc0_0, 0, 1;
T_27.51 ;
    %load/vec4 v0x555557559cc0_0;
    %store/vec4 v0x555557555ab0_0, 0, 1;
    %load/vec4 v0x555557559cc0_0;
    %nor/r;
    %store/vec4 v0x5555575559d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555575557f0;
    %join;
    %load/vec4 v0x555557555710_0;
    %load/vec4 v0x555557559650_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.53, 8;
    %load/vec4 v0x555557559be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559be0_0, 0, 32;
    %jmp T_27.54;
T_27.53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559be0_0, 0, 32;
T_27.54 ;
    %load/vec4 v0x555557559be0_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559be0_0, 0, 32;
    %load/vec4 v0x555557559cc0_0;
    %nor/r;
    %store/vec4 v0x555557559cc0_0, 0, 1;
    %load/vec4 v0x555557559cc0_0;
    %store/vec4 v0x555557555ab0_0, 0, 1;
    %load/vec4 v0x555557559cc0_0;
    %nor/r;
    %store/vec4 v0x5555575559d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555575557f0;
    %join;
T_27.55 ;
T_27.50 ; for-loop step statement
    %load/vec4 v0x555557559650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557559650_0, 0, 32;
    %jmp T_27.48;
T_27.49 ; for-loop exit label
    %fork TD_top_tb.send_usb_se0, S_0x555557555b70;
    %join;
    %fork TD_top_tb.send_usb_se0, S_0x555557555b70;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555557554350;
    %join;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555557558810;
    %join;
    %end;
S_0x5555575557f0 .scope task, "send_usb_raw_bit" "send_usb_raw_bit" 2 173, 2 173 0, S_0x555557463a10;
 .timescale -12 -12;
v0x5555575559d0_0 .var "usbn", 0 0;
v0x555557555ab0_0 .var "usbp", 0 0;
TD_top_tb.send_usb_raw_bit ;
    %load/vec4 v0x555557555ab0_0;
    %assign/vec4 v0x55555755a7a0_0, 0;
    %load/vec4 v0x5555575559d0_0;
    %assign/vec4 v0x55555755a390_0, 0;
    %delay 83328, 0;
    %end;
S_0x555557555b70 .scope task, "send_usb_se0" "send_usb_se0" 2 195, 2 195 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_se0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557555ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575559d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x5555575557f0;
    %join;
    %end;
S_0x555557555d50 .scope task, "send_usb_setup" "send_usb_setup" 2 340, 2 340 0, S_0x555557463a10;
 .timescale -12 -12;
v0x555557555f30_0 .var "addr", 6 0;
v0x555557556030_0 .var "endp", 3 0;
TD_top_tb.send_usb_setup ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5555575568b0_0, 0, 4;
    %load/vec4 v0x555557556030_0;
    %load/vec4 v0x555557555f30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555575567b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555575565d0;
    %join;
    %end;
S_0x555557556110 .scope task, "send_usb_sof" "send_usb_sof" 2 348, 2 348 0, S_0x555557463a10;
 .timescale -12 -12;
v0x5555575562f0_0 .var "frame", 10 0;
TD_top_tb.send_usb_sof ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5555575568b0_0, 0, 4;
    %load/vec4 v0x5555575562f0_0;
    %store/vec4 v0x5555575567b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x5555575565d0;
    %join;
    %end;
S_0x5555575563f0 .scope task, "send_usb_stall" "send_usb_stall" 2 284, 2 284 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.send_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555557553e90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555557553cb0;
    %join;
    %end;
S_0x5555575565d0 .scope task, "send_usb_token" "send_usb_token" 2 315, 2 315 0, S_0x555557463a10;
 .timescale -12 -12;
v0x5555575567b0_0 .var "data", 10 0;
v0x5555575568b0_0 .var "pid", 3 0;
TD_top_tb.send_usb_token ;
    %load/vec4 v0x5555575567b0_0;
    %store/vec4 v0x55555744c050_0, 0, 11;
    %fork TD_top_tb.calc_crc5, S_0x5555574e8dc0;
    %join;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 3, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555575592f0_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555575567b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555575568b0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555575568b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555557555710_0, 0, 1024;
    %pushi/vec4 24, 0, 11;
    %store/vec4 v0x555557555610_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555557555430;
    %join;
    %end;
S_0x555557556990 .scope module, "vtg" "vlog_tap_generator" 2 42, 16 19 0, S_0x555557463a10;
 .timescale -12 -12;
P_0x55555736d0e0 .param/l "MAX_FILENAME_LEN" 0 16 23, +C4<00000000000000000000010000000000>;
P_0x55555736d120 .param/l "MAX_STRING_LEN" 0 16 22, +C4<00000000000000000000000001010000>;
P_0x55555736d160 .param/l "NUM_TESTS" 0 16 21, +C4<00000000000000000000000000000000>;
P_0x55555736d1a0 .param/str "TAPFILE" 0 16 20, "test.tap";
v0x555557557c70_0 .var/i "cur_tc", 31 0;
v0x555557557d70_0 .var/i "f", 31 0;
v0x555557557e50_0 .var/i "numtests", 31 0;
v0x555557557f10_0 .var "tapfile", 8191 0;
S_0x555557556cd0 .scope task, "nok" "nok" 16 89, 16 89 0, S_0x555557556990;
 .timescale -12 -12;
v0x555557556ed0_0 .var "description", 639 0;
TD_top_tb.vtg.nok ;
    %load/vec4 v0x555557556ed0_0;
    %store/vec4 v0x555557557ab0_0, 0, 640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557557bb0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555557557880;
    %join;
    %end;
S_0x555557556fd0 .scope task, "ok" "ok" 16 82, 16 82 0, S_0x555557556990;
 .timescale -12 -12;
v0x5555575571d0_0 .var "description", 639 0;
TD_top_tb.vtg.ok ;
    %load/vec4 v0x5555575571d0_0;
    %store/vec4 v0x555557557ab0_0, 0, 640;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557557bb0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555557557880;
    %join;
    %end;
S_0x5555575572b0 .scope task, "set_file" "set_file" 16 37, 16 37 0, S_0x555557556990;
 .timescale -12 -12;
v0x5555575574c0_0 .var "f", 8191 0;
TD_top_tb.vtg.set_file ;
    %load/vec4 v0x555557557c70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.57, 4;
    %vpi_call 16 41 "$display", "Error: Can't change file. Already started writing to %0s", v0x555557557f10_0 {0 0 0};
    %jmp T_36.58;
T_36.57 ;
    %load/vec4 v0x5555575574c0_0;
    %store/vec4 v0x555557557f10_0, 0, 8192;
T_36.58 ;
    %end;
S_0x5555575575a0 .scope task, "set_numtests" "set_numtests" 16 47, 16 47 0, S_0x555557556990;
 .timescale -12 -12;
v0x555557557780_0 .var/i "i", 31 0;
TD_top_tb.vtg.set_numtests ;
    %load/vec4 v0x555557557c70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.59, 4;
    %vpi_call 16 51 "$display", "Error: Can't change number of tests. Already started writing to %0s", v0x555557557f10_0 {0 0 0};
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x555557557780_0;
    %store/vec4 v0x555557557e50_0, 0, 32;
T_37.60 ;
    %end;
S_0x555557557880 .scope task, "write_tc" "write_tc" 16 57, 16 57 0, S_0x555557556990;
 .timescale -12 -12;
v0x555557557ab0_0 .var "description", 639 0;
v0x555557557bb0_0 .var "ok_i", 0 0;
TD_top_tb.vtg.write_tc ;
    %load/vec4 v0x555557557d70_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_38.61, 6;
    %load/vec4 v0x555557557f10_0;
    %cmpi/e 0, 0, 8192;
    %jmp/0xz  T_38.63, 4;
    %vpi_call 16 63 "$display", "No TAP file specified" {0 0 0};
    %jmp T_38.64;
T_38.63 ;
    %load/vec4 v0x555557557e50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.65, 4;
    %vpi_call 16 65 "$display", "Number of tests must be specified" {0 0 0};
    %jmp T_38.66;
T_38.65 ;
    %vpi_func 16 67 "$fopen" 32, v0x555557557f10_0, "w" {0 0 0};
    %store/vec4 v0x555557557d70_0, 0, 32;
    %vpi_call 16 68 "$fwrite", v0x555557557d70_0, "1..%0d\012", v0x555557557e50_0 {0 0 0};
T_38.66 ;
T_38.64 ;
T_38.61 ;
    %load/vec4 v0x555557557d70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.67, 4;
    %load/vec4 v0x555557557c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557557c70_0, 0, 32;
    %load/vec4 v0x555557557bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.69, 8;
    %vpi_call 16 76 "$fwrite", v0x555557557d70_0, "not " {0 0 0};
T_38.69 ;
    %vpi_call 16 77 "$fwrite", v0x555557557d70_0, "ok %0d - %0s\012", v0x555557557c70_0, v0x555557557ab0_0 {0 0 0};
T_38.67 ;
    %end;
S_0x555557557ff0 .scope module, "vtu" "vlog_tb_utils" 2 32, 17 19 0, S_0x555557463a10;
 .timescale -12 -12;
P_0x555557551930 .param/l "CHAR_WIDTH" 1 17 21, +C4<00000000000000000000000000001000>;
P_0x555557551970 .param/l "MAX_STRING_LEN" 0 17 20, +C4<00000000000000000000000010000000>;
v0x555557558360_0 .var "heartbeat", 63 0;
v0x555557558460_0 .var "testcase", 1023 0;
v0x555557558540_0 .var "timeout", 63 0;
S_0x555557558630 .scope task, "wait_usb_eop" "wait_usb_eop" 2 165, 2 165 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.wait_usb_eop ;
T_39.71 ;
    %load/vec4 v0x55555755aa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.72, 8;
    %delay 83328, 0;
    %jmp T_39.71;
T_39.72 ;
T_39.73 ;
    %load/vec4 v0x55555755aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz T_39.74, 8;
    %delay 83328, 0;
    %jmp T_39.73;
T_39.74 ;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555557558810;
    %join;
    %end;
S_0x555557558810 .scope task, "wait_usb_interpacket_delay" "wait_usb_interpacket_delay" 2 154, 2 154 0, S_0x555557463a10;
 .timescale -12 -12;
TD_top_tb.wait_usb_interpacket_delay ;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %end;
    .scope S_0x555557557ff0;
T_41 ;
    %vpi_func 17 26 "$value$plusargs" 32, "timeout=%d", v0x555557558540_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x555557558540_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 27 "$display", "Timeout: Forcing end of simulation" {0 0 0};
    %vpi_call 17 28 "$finish" {0 0 0};
T_41.0 ;
    %end;
    .thread T_41;
    .scope S_0x555557557ff0;
T_42 ;
    %vpi_func 17 35 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %vpi_func 17 36 "$value$plusargs" 32, "testcase=%s", v0x555557558460_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x555557558460_0;
    %pushi/vec4 779510628, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 17 37 "$dumpfile", S<0,vec4,u1056> {1 0 0};
    %jmp T_42.3;
T_42.2 ;
    %vpi_call 17 39 "$dumpfile", "testlog.vcd" {0 0 0};
T_42.3 ;
    %vpi_call 17 40 "$dumpvars" {0 0 0};
T_42.0 ;
    %end;
    .thread T_42;
    .scope S_0x555557557ff0;
T_43 ;
    %vpi_func 17 47 "$value$plusargs" 32, "heartbeat=%d", v0x555557558360_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
T_43.2 ;
    %load/vec4 v0x555557558360_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 48 "$display", "Heartbeat : Time=%0t", $time {0 0 0};
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %end;
    .thread T_43;
    .scope S_0x555557556990;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557557c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557557e50_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x555557556990;
T_45 ;
    %vpi_func 16 33 "$value$plusargs" 32, "tapfile=%s", v0x555557557f10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3905611496, 0, 8161;
    %concati/vec4 779379056, 0, 31;
    %store/vec4 v0x555557557f10_0, 0, 8192;
T_45.0 ;
    %end;
    .thread T_45;
    .scope S_0x5555574e2d10;
T_46 ;
    %wait E_0x555557267690;
    %load/vec4 v0x5555574e3e00_0;
    %assign/vec4 v0x5555574e3ea0_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555557463580;
T_47 ;
    %wait E_0x555557267690;
    %load/vec4 v0x5555574ff370_0;
    %assign/vec4 v0x5555574fe4a0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5555574626a0;
T_48 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557439360_0;
    %assign/vec4 v0x5555575046a0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555557474380;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5555574c4220_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5555574b4a80_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555748bc10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555574cb190_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555743d140_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55555743d570_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555743d220_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5555574b7430_0, 0, 7;
    %end;
    .thread T_49;
    .scope S_0x555557474380;
T_50 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555748cab0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x55555748ac20_0;
    %and;
T_50.0;
    %assign/vec4 v0x55555748bc10_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x555557474380;
T_51 ;
    %wait E_0x555557267c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555574d1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555574c2bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555748faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555743add0_0, 0;
    %load/vec4 v0x5555574c4220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %jmp T_51.7;
T_51.0 ;
    %load/vec4 v0x5555574d1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
T_51.9 ;
    %jmp T_51.7;
T_51.1 ;
    %load/vec4 v0x555557448bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555574d1fa0_0, 0;
    %load/vec4 v0x5555574b26a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %jmp T_51.13;
T_51.12 ;
    %load/vec4 v0x55555748f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %jmp T_51.15;
T_51.14 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555743add0_0, 0;
T_51.15 ;
T_51.13 ;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
T_51.11 ;
    %jmp T_51.7;
T_51.2 ;
    %load/vec4 v0x5555574aeda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555574c2bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555748faa0_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %load/vec4 v0x5555574b1310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.20, 9;
    %load/vec4 v0x5555574ead00_0;
    %and;
T_51.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555574c2bf0_0, 0;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
T_51.19 ;
T_51.17 ;
    %jmp T_51.7;
T_51.3 ;
    %load/vec4 v0x55555748f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.21, 8;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555743add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555574c2bf0_0, 0;
    %jmp T_51.22;
T_51.21 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
T_51.22 ;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0x5555574b1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.23, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555748faa0_0, 0;
    %jmp T_51.24;
T_51.23 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
T_51.24 ;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0x55555748f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.25, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555748faa0_0, 0;
    %jmp T_51.26;
T_51.25 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x5555574c2b10_0, 0;
T_51.26 ;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555557474380;
T_52 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555743d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555574c4220_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5555574c2b10_0;
    %assign/vec4 v0x5555574c4220_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555557474380;
T_53 ;
    %wait E_0x555557267690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555574aeda0_0, 0;
    %load/vec4 v0x555557489ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x55555748bc10_0;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x55555748c9d0_0;
    %pad/u 10;
    %load/vec4 v0x55555743ae90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574477c0, 0, 4;
    %load/vec4 v0x55555743ae90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555743ae90_0, 0;
T_53.0 ;
    %load/vec4 v0x5555574d1fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x5555574eada0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.13;
T_53.5 ;
    %load/vec4 v0x5555574c3360_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 67, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.17;
T_53.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555574aeda0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
    %jmp T_53.13;
T_53.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555743d220_0, 0;
    %load/vec4 v0x5555574c3360_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5555574b7430_0, 0;
    %jmp T_53.13;
T_53.7 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.13;
T_53.8 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.13;
T_53.9 ;
    %pushi/vec4 85, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.13;
T_53.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.13;
T_53.11 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %jmp T_53.13;
T_53.13 ;
    %pop/vec4 1;
T_53.3 ;
    %load/vec4 v0x5555574c4220_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_53.22, 4;
    %load/vec4 v0x5555574b7370_0;
    %and;
T_53.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.21, 10;
    %load/vec4 v0x5555574afe20_0;
    %and;
T_53.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.20, 9;
    %load/vec4 v0x5555574b0d80_0;
    %and;
T_53.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v0x55555743d570_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %load/vec4 v0x5555574cb190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555574cb190_0, 0;
T_53.18 ;
    %load/vec4 v0x55555748faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.23, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555743ae90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555574cb190_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55555743d140_0, 0;
    %load/vec4 v0x55555743d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555743d220_0, 0;
    %load/vec4 v0x5555574b7430_0;
    %assign/vec4 v0x5555574b4a80_0, 0;
T_53.25 ;
T_53.23 ;
    %load/vec4 v0x55555743d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.27, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5555574b4a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555743ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555743d220_0, 0;
T_53.27 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555557474380;
T_54 ;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 29, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 192, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555574b39a0, 0, 4;
    %end;
    .thread T_54;
    .scope S_0x555557548b70;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557549980_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555557549d90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555557549cb0_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555754bf80_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555557549af0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555557549bd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557549e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557549f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754c2a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555754c360_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555754c440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557549ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754c520_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555754b580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754c060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754bae0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x555557548b70;
T_56 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754bba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_56.1, 8;
    %load/vec4 v0x55555754c060_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_56.1;
    %flag_get/vec4 8;
    %jmp/0 T_56.0, 8;
    %load/vec4 v0x55555754a550_0;
    %and;
T_56.0;
    %assign/vec4 v0x55555754a850_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555557548b70;
T_57 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754a850_0;
    %assign/vec4 v0x55555754a790_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555557548b70;
T_58 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754b360_0;
    %assign/vec4 v0x55555754a610_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555557548b70;
T_59 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754a3d0_0;
    %assign/vec4 v0x55555754a490_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555557548b70;
T_60 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754a490_0;
    %assign/vec4 v0x55555754a310_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555557548b70;
T_61 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754a9d0_0;
    %assign/vec4 v0x55555754aa90_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x555557548b70;
T_62 ;
    %wait E_0x555557549740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557549e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557549980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754c060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754bba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754a3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754c2a0_0, 0;
    %load/vec4 v0x555557549af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.9;
T_62.0 ;
    %load/vec4 v0x55555754a9d0_0;
    %assign/vec4 v0x555557549e70_0, 0;
    %load/vec4 v0x55555754aa90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v0x55555754ac10_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.11;
T_62.10 ;
    %load/vec4 v0x55555754aa90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.15, 9;
    %load/vec4 v0x55555754ac10_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.13, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.14;
T_62.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
T_62.14 ;
T_62.11 ;
    %jmp T_62.9;
T_62.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557549980_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x55555754a9d0_0;
    %assign/vec4 v0x555557549e70_0, 0;
    %load/vec4 v0x55555754aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.16, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.17;
T_62.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
T_62.17 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x55555754a9d0_0;
    %assign/vec4 v0x555557549e70_0, 0;
    %load/vec4 v0x55555754aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.18, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.19;
T_62.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x55555754a9d0_0;
    %assign/vec4 v0x555557549e70_0, 0;
    %load/vec4 v0x55555754aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.21;
T_62.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
T_62.21 ;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x55555754aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.22, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c2a0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %load/vec4 v0x55555754a9d0_0;
    %assign/vec4 v0x555557549e70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
T_62.23 ;
    %jmp T_62.9;
T_62.6 ;
    %load/vec4 v0x555557549d90_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.24, 4;
    %load/vec4 v0x555557549cb0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %jmp T_62.27;
T_62.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b960_0, 0;
T_62.27 ;
    %jmp T_62.25;
T_62.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754bc60_0, 0;
T_62.25 ;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x555557549cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754a3d0_0, 0;
    %jmp T_62.29;
T_62.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555557549bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754bba0_0, 0;
T_62.29 ;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555557548b70;
T_63 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557549bd0_0;
    %assign/vec4 v0x555557549af0_0, 0;
    %load/vec4 v0x555557549e70_0;
    %assign/vec4 v0x555557549f30_0, 0;
    %load/vec4 v0x555557549f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x555557549af0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %jmp T_63.6;
T_63.2 ;
    %load/vec4 v0x55555754ac10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557549d90_0, 4, 5;
    %jmp T_63.6;
T_63.3 ;
    %load/vec4 v0x55555754ac10_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557549d90_0, 4, 5;
    %jmp T_63.6;
T_63.4 ;
    %load/vec4 v0x55555754ac10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557549cb0_0, 4, 5;
    %jmp T_63.6;
T_63.5 ;
    %load/vec4 v0x55555754ac10_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557549cb0_0, 4, 5;
    %jmp T_63.6;
T_63.6 ;
    %pop/vec4 1;
T_63.0 ;
    %load/vec4 v0x55555754c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0x555557549af0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v0x555557549d90_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555557549d90_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x555557549cb0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555557549cb0_0, 0;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
T_63.7 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555557548b70;
T_64 ;
    %wait E_0x555557538720;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754ba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557549ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754c520_0, 0;
    %load/vec4 v0x55555754c360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.6;
T_64.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c120_0, 0;
    %load/vec4 v0x55555754c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b4c0_0, 0;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.8 ;
    %jmp T_64.6;
T_64.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c120_0, 0;
    %load/vec4 v0x55555754bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557549ff0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.10;
T_64.9 ;
    %load/vec4 v0x55555754bba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.13, 8;
    %load/vec4 v0x55555754b960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.13;
    %jmp/0xz  T_64.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.12;
T_64.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.12 ;
T_64.10 ;
    %jmp T_64.6;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c1e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.6;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754ba20_0, 0;
    %load/vec4 v0x55555754b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c520_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.15;
T_64.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.15 ;
    %jmp T_64.6;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754b8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b4c0_0, 0;
    %load/vec4 v0x55555754bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %load/vec4 v0x55555754b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %load/vec4 v0x55555754b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %load/vec4 v0x55555754bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.22, 8;
    %load/vec4 v0x55555754b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b360_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.25;
T_64.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.25 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x55555754c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x55555754b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754b360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.29 ;
    %jmp T_64.27;
T_64.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555754c440_0, 0;
T_64.27 ;
T_64.23 ;
T_64.21 ;
T_64.17 ;
    %jmp T_64.6;
T_64.6 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555557548b70;
T_65 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557549ff0_0;
    %assign/vec4 v0x55555754a0b0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555557548b70;
T_66 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754ba20_0;
    %assign/vec4 v0x55555754bae0_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555557548b70;
T_67 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754c440_0;
    %assign/vec4 v0x55555754c360_0, 0;
    %load/vec4 v0x55555754bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x55555754bd20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555754be00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555754bd20_0, 0;
    %load/vec4 v0x55555754b580_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555754b580_0, 0;
T_67.0 ;
    %load/vec4 v0x55555754b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555754b580_0, 0;
T_67.2 ;
    %load/vec4 v0x55555754c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x55555754a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x55555754ac10_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55555754bf80_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x55555754bf80_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55555754bf80_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x55555754a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v0x55555754ac10_0;
    %pad/u 9;
    %assign/vec4 v0x55555754bf80_0, 0;
T_67.8 ;
T_67.5 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5555572605c0;
T_68 ;
    %wait E_0x5555572678e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555750bf10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555574500f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555725eae0_0, 0, 32;
T_68.0 ; Top of for-loop 
    %load/vec4 v0x55555725eae0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55555725eae0_0;
    %assign/vec4/off/d v0x55555725ec80_0, 4, 5;
    %load/vec4 v0x55555725edb0_0;
    %load/vec4 v0x55555725eae0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.5, 9;
    %load/vec4 v0x55555750bf10_0;
    %nor/r;
    %and;
T_68.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55555725eae0_0;
    %assign/vec4/off/d v0x55555725ec80_0, 4, 5;
    %load/vec4 v0x55555725eba0_0;
    %load/vec4 v0x55555725eae0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %assign/vec4 v0x5555574500f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555750bf10_0, 0, 1;
T_68.3 ;
T_68.2 ; for-loop step statement
    %load/vec4 v0x55555725eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555725eae0_0, 0, 32;
    %jmp T_68.0;
T_68.1 ; for-loop exit label
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x555557516920;
T_69 ;
    %wait E_0x5555574c3420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557516b40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557516c20_0, 0, 32;
T_69.0 ; Top of for-loop 
    %load/vec4 v0x555557516c20_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555557516c20_0;
    %assign/vec4/off/d v0x555557516d00_0, 4, 5;
    %load/vec4 v0x555557516df0_0;
    %load/vec4 v0x555557516c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.5, 9;
    %load/vec4 v0x555557516b40_0;
    %nor/r;
    %and;
T_69.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555557516c20_0;
    %assign/vec4/off/d v0x555557516d00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557516b40_0, 0, 1;
T_69.3 ;
T_69.2 ; for-loop step statement
    %load/vec4 v0x555557516c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557516c20_0, 0, 32;
    %jmp T_69.0;
T_69.1 ; for-loop exit label
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5555571b0ff0;
T_70 ;
    %wait E_0x5555572607a0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557256330_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %load/vec4 v0x555557252fe0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_70.7;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_70.7;
T_70.3 ;
    %load/vec4 v0x5555572564d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_70.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_70.10;
    %jmp/0xz  T_70.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_70.9;
T_70.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_70.9 ;
    %jmp T_70.7;
T_70.4 ;
    %load/vec4 v0x555557266d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.13, 9;
    %load/vec4 v0x555557343780_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557256330_0, 4, 5;
    %jmp T_70.12;
T_70.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_70.12 ;
    %jmp T_70.7;
T_70.5 ;
    %load/vec4 v0x555557515f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.16, 9;
    %load/vec4 v0x55555750c9d0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_70.15;
T_70.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_70.15 ;
    %jmp T_70.7;
T_70.7 ;
    %pop/vec4 1;
T_70.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557347080_0, 4, 1;
    %load/vec4 v0x555557347080_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_70.17, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557252d40_0, 4, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5555571b0ff0;
T_71 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555750c6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x55555750c770_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555572560d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %jmp T_71.7;
T_71.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
    %jmp T_71.7;
T_71.4 ;
    %load/vec4 v0x555557252e20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %addi 1, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
T_71.8 ;
    %jmp T_71.7;
T_71.5 ;
    %jmp T_71.7;
T_71.6 ;
    %jmp T_71.7;
T_71.7 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55555727f8e0;
T_72 ;
    %wait E_0x5555572607a0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557256330_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %load/vec4 v0x555557252fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_72.7;
T_72.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x5555572564d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_72.10, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.10;
    %jmp/0xz  T_72.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_72.9;
T_72.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_72.9 ;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x555557266d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.13, 9;
    %load/vec4 v0x555557343780_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557256330_0, 4, 5;
    %jmp T_72.12;
T_72.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_72.12 ;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x555557515f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.16, 9;
    %load/vec4 v0x55555750c9d0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_72.15;
T_72.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_72.15 ;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
T_72.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557347080_0, 4, 1;
    %load/vec4 v0x555557347080_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557252d40_0, 4, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55555727f8e0;
T_73 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555750c6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_73.2, 8;
    %load/vec4 v0x55555750c770_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.2;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555572560d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %jmp T_73.7;
T_73.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
    %jmp T_73.7;
T_73.4 ;
    %load/vec4 v0x555557252e20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %addi 1, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
T_73.8 ;
    %jmp T_73.7;
T_73.5 ;
    %jmp T_73.7;
T_73.6 ;
    %jmp T_73.7;
T_73.7 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5555572839b0;
T_74 ;
    %wait E_0x5555572607a0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557256330_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %load/vec4 v0x555557252fe0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_74.7;
T_74.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v0x5555572564d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/1 T_74.10, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.10;
    %jmp/0xz  T_74.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_74.9;
T_74.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_74.9 ;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v0x555557266d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.13, 9;
    %load/vec4 v0x555557343780_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557256330_0, 4, 5;
    %jmp T_74.12;
T_74.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_74.12 ;
    %jmp T_74.7;
T_74.5 ;
    %load/vec4 v0x555557515f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.16, 9;
    %load/vec4 v0x55555750c9d0_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
    %jmp T_74.15;
T_74.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555572560d0, 0, 4;
T_74.15 ;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
T_74.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557347080_0, 4, 1;
    %load/vec4 v0x555557347080_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557252d40_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5555572839b0;
T_75 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555750c6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x55555750c770_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.2;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555572560d0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %jmp T_75.7;
T_75.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x555557252e20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555737a280, 4;
    %addi 1, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
T_75.8 ;
    %jmp T_75.7;
T_75.5 ;
    %jmp T_75.7;
T_75.6 ;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555557261c00;
T_76 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557252d40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557256330_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555557343780_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557266ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557266e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557266d50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557346ee0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557256190_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557347140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557347080_0, 0, 3;
    %end;
    .thread T_76;
    .scope S_0x555557261c00;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557256190_0, 0, 32;
T_77.0 ; Top of for-loop 
    %load/vec4 v0x555557256190_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555557256190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a280, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555557256190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a0e0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x555557256190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a3c0, 0, 4;
T_77.2 ; for-loop step statement
    %load/vec4 v0x555557256190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557256190_0, 0, 32;
    %jmp T_77.0;
T_77.1 ; for-loop exit label
    %end;
    .thread T_77;
    .scope S_0x555557261c00;
T_78 ;
    %wait E_0x5555574d2060;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555557252f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555737a1a0_0, 0, 32;
T_78.0 ; Top of for-loop 
    %load/vec4 v0x55555737a1a0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_78.1, 5;
    %load/vec4 v0x555557252e20_0;
    %load/vec4 v0x55555737a1a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x55555737a1a0_0;
    %pad/s 4;
    %assign/vec4 v0x555557252f00_0, 0;
T_78.3 ;
T_78.2 ; for-loop step statement
    %load/vec4 v0x55555737a1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555737a1a0_0, 0, 32;
    %jmp T_78.0;
T_78.1 ; for-loop exit label
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x555557261c00;
T_79 ;
    %wait E_0x555557267690;
    %ix/getv 4, v0x555557252f00_0;
    %load/vec4a v0x55555737a3c0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x555557252e20_0;
    %load/vec4 v0x555557252f00_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %ix/getv 4, v0x555557252f00_0;
    %load/vec4a v0x55555737a280, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x555557256410_0;
    %ix/getv 3, v0x555557343600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557256270, 0, 4;
T_79.2 ;
    %jmp T_79.1;
T_79.1 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x555557261c00;
T_80 ;
    %wait E_0x5555571d4140;
    %load/vec4 v0x555557266ed0_0;
    %assign/vec4 v0x555557266fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557266e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557266d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557516580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555575163e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555750c830_0, 0;
    %load/vec4 v0x555557266ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %jmp T_80.4;
T_80.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555750c830_0, 0;
    %load/vec4 v0x5555572530c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
T_80.6 ;
    %jmp T_80.4;
T_80.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557516580_0, 0;
    %ix/getv 4, v0x555557343780_0;
    %load/vec4a v0x55555737a3c0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_80.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5555575163e0_0, 0;
    %jmp T_80.8;
T_80.7 ;
    %ix/getv 4, v0x555557343780_0;
    %load/vec4a v0x55555737a3c0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_80.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %load/vec4 v0x555557346ee0_0;
    %load/vec4 v0x555557343780_0;
    %part/u 1;
    %concati/vec4 3, 0, 3;
    %assign/vec4 v0x5555575163e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557266e10_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5555575163e0_0, 0;
T_80.10 ;
T_80.8 ;
    %jmp T_80.4;
T_80.2 ;
    %load/vec4 v0x55555750c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
T_80.12 ;
    %jmp T_80.4;
T_80.3 ;
    %load/vec4 v0x555557343460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557266d50_0, 0;
    %jmp T_80.14;
T_80.13 ;
    %load/vec4 v0x5555572530c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555750c830_0, 0;
    %jmp T_80.16;
T_80.15 ;
    %load/vec4 v0x55555750cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.17, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555750c830_0, 0;
    %jmp T_80.18;
T_80.17 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557266fb0_0, 0;
T_80.18 ;
T_80.16 ;
T_80.14 ;
    %jmp T_80.4;
T_80.4 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555557261c00;
T_81 ;
    %wait E_0x555557267690;
    %ix/getv 4, v0x555557343520_0;
    %load/vec4a v0x555557256270, 4;
    %assign/vec4 v0x5555575160c0_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x555557261c00;
T_82 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555750c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557266ed0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x555557266fb0_0;
    %assign/vec4 v0x555557266ed0_0, 0;
    %load/vec4 v0x555557515f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55555750c9d0_0;
    %assign/vec4/off/d v0x555557346ee0_0, 4, 5;
T_82.2 ;
    %load/vec4 v0x5555572530c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x55555750c9d0_0;
    %assign/vec4 v0x555557343780_0, 0;
T_82.4 ;
    %load/vec4 v0x55555750c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555557343780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a0e0, 0, 4;
T_82.6 ;
    %load/vec4 v0x555557266ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %jmp T_82.12;
T_82.8 ;
    %jmp T_82.12;
T_82.9 ;
    %jmp T_82.12;
T_82.10 ;
    %load/vec4 v0x555557516320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.15, 9;
    %load/vec4 v0x555557516260_0;
    %and;
T_82.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %ix/getv 4, v0x555557343780_0;
    %load/vec4a v0x55555737a0e0, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555557343780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a0e0, 0, 4;
T_82.13 ;
    %jmp T_82.12;
T_82.11 ;
    %load/vec4 v0x555557343460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.16, 8;
    %load/vec4 v0x555557346ee0_0;
    %load/vec4 v0x555557343780_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555557343780_0;
    %assign/vec4/off/d v0x555557346ee0_0, 4, 5;
T_82.16 ;
    %jmp T_82.12;
T_82.12 ;
    %pop/vec4 1;
T_82.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557267090_0, 0, 32;
T_82.18 ; Top of for-loop 
    %load/vec4 v0x555557267090_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_82.19, 5;
    %load/vec4 v0x55555750c6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.23, 8;
    %load/vec4 v0x55555750c770_0;
    %load/vec4 v0x555557267090_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.23;
    %jmp/0xz  T_82.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555557267090_0;
    %assign/vec4/off/d v0x555557346ee0_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555557267090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555737a0e0, 0, 4;
T_82.21 ;
T_82.20 ; for-loop step statement
    %load/vec4 v0x555557267090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557267090_0, 0, 32;
    %jmp T_82.18;
T_82.19 ; for-loop exit label
    %jmp T_82;
    .thread T_82;
    .scope S_0x555557518b20;
T_83 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555575355f0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535210, 4, 0;
    %end;
    .thread T_83;
    .scope S_0x555557518b20;
T_84 ;
    %wait E_0x555557518e20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555575355f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %load/vec4 v0x555557536880_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.1;
T_84.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555575355f0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.7;
T_84.2 ;
    %load/vec4 v0x555557536a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.10, 9;
    %load/vec4 v0x555557537170_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.9;
T_84.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_84.9 ;
    %jmp T_84.7;
T_84.3 ;
    %load/vec4 v0x555557535b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.13, 9;
    %load/vec4 v0x55555751cd80_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.12;
T_84.11 ;
    %load/vec4 v0x555557536e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.16, 9;
    %load/vec4 v0x55555751cd80_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.15;
T_84.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_84.15 ;
T_84.12 ;
    %jmp T_84.7;
T_84.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555575354d0, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535210, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.18;
T_84.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_84.18 ;
    %jmp T_84.7;
T_84.5 ;
    %load/vec4 v0x555557537640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.21, 9;
    %load/vec4 v0x555557537170_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_84.20;
T_84.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_84.20 ;
    %jmp T_84.7;
T_84.7 ;
    %pop/vec4 1;
T_84.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535710, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
    %jmp T_84.23;
T_84.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535710, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_84.26, 4;
    %load/vec4 v0x5555575365e0_0;
    %parti/s 1, 0, 2;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535210, 4;
    %addi 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
    %jmp T_84.25;
T_84.24 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
T_84.25 ;
T_84.23 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x555557518b20;
T_85 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557536ca0_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v0x555557536d90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575355f0, 0, 4;
    %jmp T_85.1;
T_85.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575355f0, 0, 4;
T_85.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535330, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557535210, 0, 4;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555557519900;
T_86 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555575355f0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535210, 4, 0;
    %end;
    .thread T_86;
    .scope S_0x555557519900;
T_87 ;
    %wait E_0x555557518e20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555575355f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %load/vec4 v0x555557536880_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555575355f0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.7;
T_87.2 ;
    %load/vec4 v0x555557536a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.10, 9;
    %load/vec4 v0x555557537170_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.9;
T_87.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %load/vec4 v0x555557535b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.13, 9;
    %load/vec4 v0x55555751cd80_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.12;
T_87.11 ;
    %load/vec4 v0x555557536e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.16, 9;
    %load/vec4 v0x55555751cd80_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.15;
T_87.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_87.15 ;
T_87.12 ;
    %jmp T_87.7;
T_87.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555575354d0, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535210, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_87.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.18;
T_87.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_87.18 ;
    %jmp T_87.7;
T_87.5 ;
    %load/vec4 v0x555557537640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.21, 9;
    %load/vec4 v0x555557537170_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
    %jmp T_87.20;
T_87.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535710, 4, 0;
T_87.20 ;
    %jmp T_87.7;
T_87.7 ;
    %pop/vec4 1;
T_87.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535710, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
    %jmp T_87.23;
T_87.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535710, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.26, 4;
    %load/vec4 v0x5555575365e0_0;
    %parti/s 1, 1, 2;
    %and;
T_87.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.24, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535210, 4;
    %addi 1, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
    %jmp T_87.25;
T_87.24 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555557535330, 4, 0;
T_87.25 ;
T_87.23 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x555557519900;
T_88 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557536ca0_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.2, 8;
    %load/vec4 v0x555557536d90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.2;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575355f0, 0, 4;
    %jmp T_88.1;
T_88.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535710, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575355f0, 0, 4;
T_88.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555557535330, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557535210, 0, 4;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555557517f60;
T_89 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555575361c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557536ae0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557535b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557536e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557536420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557536500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557535ab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555575350b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555751cd80_0, 0, 4;
    %end;
    .thread T_89;
    .scope S_0x555557517f60;
T_90 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557536ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555575367a0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x555557537640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555557537170_0;
    %assign/vec4/off/d v0x5555575367a0_0, 4, 5;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x555557536960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555557537170_0;
    %assign/vec4/off/d v0x5555575367a0_0, 4, 5;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557535830_0, 0, 32;
T_90.6 ; Top of for-loop 
    %load/vec4 v0x555557535830_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_90.7, 5;
    %load/vec4 v0x555557536d90_0;
    %load/vec4 v0x555557535830_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555557535830_0;
    %assign/vec4/off/d v0x5555575367a0_0, 4, 5;
T_90.9 ;
T_90.8 ; for-loop step statement
    %load/vec4 v0x555557535830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557535830_0, 0, 32;
    %jmp T_90.6;
T_90.7 ; for-loop exit label
    %jmp T_90;
    .thread T_90;
    .scope S_0x555557517f60;
T_91 ;
    %wait E_0x555557267690;
    %ix/getv 4, v0x55555751cb20_0;
    %load/vec4a v0x555557536100, 4;
    %assign/vec4 v0x5555575362a0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555557517f60;
T_92 ;
    %wait E_0x555557518ac0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555575366c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555575353f0_0, 0, 32;
T_92.0 ; Top of for-loop 
    %load/vec4 v0x5555575353f0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0x5555575365e0_0;
    %load/vec4 v0x5555575353f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.3, 8;
    %load/vec4 v0x5555575353f0_0;
    %pad/s 4;
    %assign/vec4 v0x5555575366c0_0, 0;
T_92.3 ;
T_92.2 ; for-loop step statement
    %load/vec4 v0x5555575353f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555575353f0_0, 0, 32;
    %jmp T_92.0;
T_92.1 ; for-loop exit label
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x555557517f60;
T_93 ;
    %wait E_0x55555748fc20;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555575361c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557536a20_0, 0;
    %load/vec4 v0x555557536ae0_0;
    %assign/vec4 v0x555557536bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575378f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555557537780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557535b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557536e70_0, 0;
    %load/vec4 v0x555557536ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %jmp T_93.5;
T_93.0 ;
    %load/vec4 v0x555557536960_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x555557537640_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %jmp/0xz  T_93.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557536a20_0, 0;
    %jmp T_93.7;
T_93.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
T_93.7 ;
    %jmp T_93.5;
T_93.1 ;
    %load/vec4 v0x5555575374a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %jmp T_93.10;
T_93.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
T_93.10 ;
    %jmp T_93.5;
T_93.2 ;
    %load/vec4 v0x55555751ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557536e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575378f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555557537780_0, 0;
    %jmp T_93.12;
T_93.11 ;
    %load/vec4 v0x555557535910_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.15, 8;
    %load/vec4 v0x555557536040_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.15;
    %jmp/0xz  T_93.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557536e70_0, 0;
    %jmp T_93.14;
T_93.13 ;
    %load/vec4 v0x555557535010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.16, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %jmp T_93.17;
T_93.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
T_93.17 ;
T_93.14 ;
T_93.12 ;
    %jmp T_93.5;
T_93.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557536bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575378f0_0, 0;
    %ix/getv 4, v0x55555751cd80_0;
    %load/vec4a v0x5555575355f0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_93.18, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555557537780_0, 0;
    %jmp T_93.19;
T_93.18 ;
    %load/vec4 v0x555557535ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.20, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555557537780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557536e70_0, 0;
    %jmp T_93.21;
T_93.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555557537780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557535b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55555751cd80_0;
    %assign/vec4/off/d v0x5555575361c0_0, 4, 5;
T_93.21 ;
T_93.19 ;
    %jmp T_93.5;
T_93.5 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x555557517f60;
T_94 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557536ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557536ae0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x555557536bc0_0;
    %assign/vec4 v0x555557536ae0_0, 0;
    %load/vec4 v0x555557536a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555557537170_0;
    %assign/vec4 v0x55555751cd80_0, 0;
T_94.2 ;
    %load/vec4 v0x555557535b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x5555575350b0_0;
    %load/vec4 v0x55555751cd80_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55555751cd80_0;
    %assign/vec4/off/d v0x5555575350b0_0, 4, 5;
T_94.4 ;
    %load/vec4 v0x555557537640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555557537170_0;
    %assign/vec4/off/d v0x5555575350b0_0, 4, 5;
T_94.6 ;
    %load/vec4 v0x555557536ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.11, 6;
    %jmp T_94.12;
T_94.8 ;
    %jmp T_94.12;
T_94.9 ;
    %load/vec4 v0x55555751ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557535ab0_0, 0;
    %jmp T_94.14;
T_94.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557535ab0_0, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x55555751cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575354d0, 0, 4;
T_94.14 ;
    %jmp T_94.12;
T_94.10 ;
    %load/vec4 v0x555557535ab0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.18, 10;
    %load/vec4 v0x5555575370b0_0;
    %and;
T_94.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.17, 9;
    %ix/getv 4, v0x55555751cd80_0;
    %load/vec4a v0x5555575354d0, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_94.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.15, 8;
    %load/vec4 v0x555557536ff0_0;
    %ix/getv 3, v0x55555751cc00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555557536100, 0, 4;
T_94.15 ;
    %load/vec4 v0x555557535ab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.21, 9;
    %load/vec4 v0x5555575370b0_0;
    %and;
T_94.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.19, 8;
    %ix/getv 4, v0x55555751cd80_0;
    %load/vec4a v0x5555575354d0, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x55555751cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575354d0, 0, 4;
T_94.19 ;
    %jmp T_94.12;
T_94.11 ;
    %jmp T_94.12;
T_94.12 ;
    %pop/vec4 1;
T_94.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555575359d0_0, 0, 32;
T_94.22 ; Top of for-loop 
    %load/vec4 v0x5555575359d0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_94.23, 5;
    %load/vec4 v0x555557536ca0_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.27, 8;
    %load/vec4 v0x555557536d90_0;
    %load/vec4 v0x5555575359d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.27;
    %jmp/0xz  T_94.25, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555575359d0_0;
    %assign/vec4/off/d v0x5555575350b0_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x5555575359d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555575354d0, 0, 4;
T_94.25 ;
T_94.24 ; for-loop step statement
    %load/vec4 v0x5555575359d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555575359d0_0, 0, 32;
    %jmp T_94.22;
T_94.23 ; for-loop exit label
    %jmp T_94;
    .thread T_94;
    .scope S_0x55555753b020;
T_95 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555753b2e0_0, 0, 3;
    %end;
    .thread T_95;
    .scope S_0x55555753b020;
T_96 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555753b2e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555753b3c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753b2e0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x555557539380;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557539cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557539d90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557539fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557539a20_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x555557539380;
T_98 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557539cd0_0;
    %load/vec4 v0x555557539e50_0;
    %xor;
    %assign/vec4 v0x555557539cd0_0, 0;
    %load/vec4 v0x555557539e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555557539b10_0;
    %assign/vec4 v0x555557539a20_0, 0;
T_98.0 ;
    %load/vec4 v0x555557539e50_0;
    %assign/vec4 v0x555557539d90_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555557539380;
T_99 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557539fb0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555557539cd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557539fb0_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555557538450;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557538ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557538f80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555575391a0_0, 0, 3;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x555557538bd0_0, 0, 26;
    %end;
    .thread T_100;
    .scope S_0x555557538450;
T_101 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557538ec0_0;
    %load/vec4 v0x555557539040_0;
    %xor;
    %assign/vec4 v0x555557538ec0_0, 0;
    %load/vec4 v0x555557539040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x555557538d00_0;
    %assign/vec4 v0x555557538bd0_0, 0;
T_101.0 ;
    %load/vec4 v0x555557539040_0;
    %assign/vec4 v0x555557538f80_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x555557538450;
T_102 ;
    %wait E_0x555557267690;
    %load/vec4 v0x5555575391a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555557538ec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555575391a0_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x55555753a190;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555753aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555753ac40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555753ae60_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555753a8f0_0, 0, 8;
    %end;
    .thread T_103;
    .scope S_0x55555753a190;
T_104 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753aba0_0;
    %load/vec4 v0x55555753ad00_0;
    %xor;
    %assign/vec4 v0x55555753aba0_0, 0;
    %load/vec4 v0x55555753ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x55555753aa00_0;
    %assign/vec4 v0x55555753a8f0_0, 0;
T_104.0 ;
    %load/vec4 v0x55555753ad00_0;
    %assign/vec4 v0x55555753ac40_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x55555753a190;
T_105 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555753ae60_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555753aba0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753ae60_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x555557537c50;
T_106 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555753daf0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555753e2f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555753cf50_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55555753e210_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555753e690_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55555753d0f0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555753e130_0, 0, 9;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555753d570_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555753d310_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55555753f630_0, 0, 12;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555753f3c0_0, 0, 9;
    %end;
    .thread T_106;
    .scope S_0x555557537c50;
T_107 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753daf0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55555753d950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555753d890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753daf0_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x555557537c50;
T_108 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e2f0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
    %jmp T_108.6;
T_108.0 ;
    %load/vec4 v0x55555753da10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.10, 6;
    %jmp T_108.11;
T_108.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
    %jmp T_108.11;
T_108.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
    %jmp T_108.11;
T_108.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
    %jmp T_108.11;
T_108.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
    %jmp T_108.11;
T_108.11 ;
    %pop/vec4 1;
    %jmp T_108.6;
T_108.1 ;
    %load/vec4 v0x55555753da10_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_108.12, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
T_108.12 ;
    %jmp T_108.6;
T_108.2 ;
    %load/vec4 v0x55555753da10_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_108.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
T_108.14 ;
    %jmp T_108.6;
T_108.3 ;
    %load/vec4 v0x55555753da10_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_108.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
T_108.16 ;
    %jmp T_108.6;
T_108.4 ;
    %load/vec4 v0x55555753da10_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_108.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555753e2f0_0, 0;
T_108.18 ;
    %jmp T_108.6;
T_108.6 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555557537c50;
T_109 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e2f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_109.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555753cf50_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55555753cf50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55555753cf50_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555557537c50;
T_110 ;
    %wait E_0x5555575383f0;
    %load/vec4 v0x55555753e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x55555753e690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.4, 9;
    %load/vec4 v0x55555753e210_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753e490_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x55555753e690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.7, 9;
    %load/vec4 v0x55555753e210_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753e490_0, 0;
    %jmp T_110.6;
T_110.5 ;
    %load/vec4 v0x55555753e690_0;
    %assign/vec4 v0x55555753e490_0, 0;
T_110.6 ;
T_110.3 ;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x55555753e690_0;
    %assign/vec4 v0x55555753e490_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x555557537c50;
T_111 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v0x55555753e210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753e690_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x55555753e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x55555753e210_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55555753e2f0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753e210_0, 0;
T_111.2 ;
T_111.1 ;
    %load/vec4 v0x55555753e490_0;
    %assign/vec4 v0x55555753e690_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x555557537c50;
T_112 ;
    %wait E_0x555557538390;
    %load/vec4 v0x55555753e210_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753d7d0_0, 0;
    %jmp T_112.5;
T_112.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753d7d0_0, 0;
    %jmp T_112.5;
T_112.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753d7d0_0, 0;
    %jmp T_112.5;
T_112.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753d7d0_0, 0;
    %jmp T_112.5;
T_112.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753d7d0_0, 0;
    %jmp T_112.5;
T_112.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55555753e690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.8, 9;
    %load/vec4 v0x55555753e3d0_0;
    %and;
T_112.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x55555753e210_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.12, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753dc90_0, 0;
    %jmp T_112.14;
T_112.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753dc90_0, 0;
    %jmp T_112.14;
T_112.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753dc90_0, 0;
    %jmp T_112.14;
T_112.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753dc90_0, 0;
    %jmp T_112.14;
T_112.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555753dc90_0, 0;
    %jmp T_112.14;
T_112.14 ;
    %pop/vec4 1;
    %jmp T_112.7;
T_112.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555753dc90_0, 0;
T_112.7 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555557537c50;
T_113 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753f210_0;
    %flag_set/vec4 8;
    %jmp/1 T_113.2, 8;
    %load/vec4 v0x55555753e550_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_113.2;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555753d0f0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x55555753dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.3, 8;
    %load/vec4 v0x55555753d0f0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55555753d7d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753d0f0_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555557537c50;
T_114 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x55555753e130_0, 0;
T_114.0 ;
    %load/vec4 v0x55555753dbd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_114.4, 9;
    %load/vec4 v0x55555753e900_0;
    %nor/r;
    %and;
T_114.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x55555753d7d0_0;
    %load/vec4 v0x55555753e130_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753e130_0, 0;
T_114.2 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x555557537c50;
T_115 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55555753d570_0, 0;
T_115.0 ;
    %load/vec4 v0x55555753dbd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v0x55555753e900_0;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x55555753d570_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d570_0, 4, 5;
    %load/vec4 v0x55555753d570_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d570_0, 4, 5;
    %load/vec4 v0x55555753d570_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55555753d650_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d570_0, 4, 5;
    %load/vec4 v0x55555753d570_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d570_0, 4, 5;
    %load/vec4 v0x55555753d650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d570_0, 4, 5;
T_115.2 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555557537c50;
T_116 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x55555753d310_0, 0;
T_116.0 ;
    %load/vec4 v0x55555753dbd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.4, 9;
    %load/vec4 v0x55555753e900_0;
    %and;
T_116.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x55555753d3f0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55555753d3f0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d310_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
    %load/vec4 v0x55555753d3f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555753d310_0, 4, 5;
T_116.2 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555557537c50;
T_117 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x55555753f630_0, 0;
T_117.0 ;
    %load/vec4 v0x55555753dbd0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_117.6, 11;
    %load/vec4 v0x55555753e900_0;
    %and;
T_117.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_117.5, 10;
    %load/vec4 v0x55555753f0b0_0;
    %and;
T_117.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.4, 9;
    %load/vec4 v0x55555753f6f0_0;
    %nor/r;
    %and;
T_117.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x55555753d7d0_0;
    %load/vec4 v0x55555753f630_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753f630_0, 0;
T_117.2 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555557537c50;
T_118 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753f6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x55555753f0b0_0;
    %and;
T_118.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x55555753f630_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x55555753ce70_0, 0;
    %load/vec4 v0x55555753f630_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x55555753de60_0, 0;
    %load/vec4 v0x55555753f630_0;
    %parti/s 11, 1, 2;
    %assign/vec4 v0x55555753e050_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555557537c50;
T_119 ;
    %wait E_0x555557538800;
    %load/vec4 v0x55555753e5f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_119.2, 8;
    %load/vec4 v0x55555753f4a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.2;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x55555753f3c0_0, 0;
T_119.0 ;
    %load/vec4 v0x55555753dbd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_119.6, 10;
    %load/vec4 v0x55555753e900_0;
    %and;
T_119.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.5, 9;
    %load/vec4 v0x55555753ef30_0;
    %and;
T_119.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.3, 8;
    %load/vec4 v0x55555753d7d0_0;
    %load/vec4 v0x55555753f3c0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555753f3c0_0, 0;
T_119.3 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555557541120;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557541b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557541c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557541e80_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555575418b0_0, 0, 4;
    %end;
    .thread T_120;
    .scope S_0x555557541120;
T_121 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557541b80_0;
    %load/vec4 v0x555557541d00_0;
    %xor;
    %assign/vec4 v0x555557541b80_0, 0;
    %load/vec4 v0x555557541d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x5555575419c0_0;
    %assign/vec4 v0x5555575418b0_0, 0;
T_121.0 ;
    %load/vec4 v0x555557541d00_0;
    %assign/vec4 v0x555557541c40_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x555557541120;
T_122 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557541e80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555557541b80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557541e80_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x555557542060;
T_123 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557542300_0, 0, 3;
    %end;
    .thread T_123;
    .scope S_0x555557542060;
T_124 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557542300_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5555575423e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557542300_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x5555575425e0;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557543080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557543140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557543360_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557542db0_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x5555575425e0;
T_126 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557543080_0;
    %load/vec4 v0x555557543200_0;
    %xor;
    %assign/vec4 v0x555557543080_0, 0;
    %load/vec4 v0x555557543200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x555557542ec0_0;
    %assign/vec4 v0x555557542db0_0, 0;
T_126.0 ;
    %load/vec4 v0x555557543200_0;
    %assign/vec4 v0x555557543140_0, 0;
    %jmp T_126;
    .thread T_126;
    .scope S_0x5555575425e0;
T_127 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557543360_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555557543080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557543360_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x5555575401d0;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557540bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557540c90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557540f40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557540950_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x5555575401d0;
T_129 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557540bd0_0;
    %load/vec4 v0x555557540de0_0;
    %xor;
    %assign/vec4 v0x555557540bd0_0, 0;
    %load/vec4 v0x555557540de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x555557540a10_0;
    %assign/vec4 v0x555557540950_0, 0;
T_129.0 ;
    %load/vec4 v0x555557540de0_0;
    %assign/vec4 v0x555557540c90_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x5555575401d0;
T_130 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557540f40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555557540bd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557540f40_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x55555753fab0;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575448a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557544700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557544640_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557544560_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557544960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557545050_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557544100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557543990_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555557543b50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557543e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557543ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557543f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557544040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555575444a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557544f10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555557544300_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555575447c0_0, 0, 3;
    %end;
    .thread T_131;
    .scope S_0x55555753fab0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557545600_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x55555753fab0;
T_133 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557543d60_0;
    %assign/vec4 v0x555557543e00_0, 0;
    %load/vec4 v0x555557543e00_0;
    %assign/vec4 v0x555557543ec0_0, 0;
    %load/vec4 v0x555557543ec0_0;
    %assign/vec4 v0x555557543f80_0, 0;
    %load/vec4 v0x555557543f80_0;
    %assign/vec4 v0x555557544040_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x55555753fab0;
T_134 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557544f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %jmp T_134.6;
T_134.0 ;
    %load/vec4 v0x555557544e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
T_134.7 ;
    %jmp T_134.6;
T_134.1 ;
    %load/vec4 v0x555557544100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.9, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x555557544560_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555557544960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557545050_0, 0;
T_134.9 ;
    %jmp T_134.6;
T_134.2 ;
    %load/vec4 v0x555557544100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.11, 8;
    %load/vec4 v0x555557544b30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_134.13, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
    %jmp T_134.14;
T_134.13 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
T_134.14 ;
    %load/vec4 v0x555557544b30_0;
    %inv;
    %load/vec4 v0x555557544b30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557544560_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555557544960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557545050_0, 0;
T_134.11 ;
    %jmp T_134.6;
T_134.3 ;
    %load/vec4 v0x555557544100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.15, 8;
    %load/vec4 v0x5555575454c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.17, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555575444a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557545600_0, 0;
    %load/vec4 v0x555557545330_0;
    %assign/vec4 v0x555557544560_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555557544960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557545050_0, 0;
    %jmp T_134.18;
T_134.17 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575444a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557545600_0, 0;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555557544560_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555557544960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557545050_0, 0;
T_134.18 ;
    %jmp T_134.16;
T_134.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557545600_0, 0;
T_134.16 ;
    %jmp T_134.6;
T_134.4 ;
    %load/vec4 v0x555557544100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.19, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555557544560_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555557544960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557545050_0, 0;
T_134.19 ;
    %jmp T_134.6;
T_134.5 ;
    %load/vec4 v0x555557544100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555557544f10_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555557544960_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555557545050_0, 0;
T_134.21 ;
    %jmp T_134.6;
T_134.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555557543c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.25, 9;
    %load/vec4 v0x555557543d60_0;
    %nor/r;
    %and;
T_134.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.23, 8;
    %load/vec4 v0x555557543990_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x555557544100_0, 0;
    %jmp T_134.24;
T_134.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557544100_0, 0;
T_134.24 ;
    %load/vec4 v0x555557544e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555557543990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555557543b50_0, 0;
    %jmp T_134.27;
T_134.26 ;
    %load/vec4 v0x555557543c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.28, 8;
    %load/vec4 v0x555557543d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.30, 8;
    %load/vec4 v0x555557543a70_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555557543b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544560_0, 4, 5;
    %jmp T_134.31;
T_134.30 ;
    %load/vec4 v0x555557543990_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555557543990_0, 0;
    %load/vec4 v0x555557544560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555557544560_0, 0;
    %load/vec4 v0x555557544960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555557544960_0, 0;
    %load/vec4 v0x555557545050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555557545050_0, 0;
    %load/vec4 v0x555557543a70_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555557543b50_0, 0;
T_134.31 ;
T_134.28 ;
T_134.27 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x55555753fab0;
T_135 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557544e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555557544300_0, 0;
T_135.0 ;
    %load/vec4 v0x555557543c30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_135.6, 11;
    %load/vec4 v0x5555575444a0_0;
    %and;
T_135.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_135.5, 10;
    %load/vec4 v0x555557544040_0;
    %nor/r;
    %and;
T_135.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_135.4, 9;
    %load/vec4 v0x555557544e40_0;
    %nor/r;
    %and;
T_135.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555575443e0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555575443e0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x555557544300_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
    %load/vec4 v0x5555575443e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555557544300_0, 4, 5;
T_135.2 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55555753fab0;
T_136 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557544e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557544700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557544640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555575447c0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x555557543c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0x5555575451b0_0;
    %assign/vec4 v0x5555575448a0_0, 0;
    %load/vec4 v0x555557545270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %load/vec4 v0x5555575447c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555557544700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557544640_0, 0;
    %load/vec4 v0x5555575447c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5555575447c0_0, 0;
    %jmp T_136.5;
T_136.4 ;
    %load/vec4 v0x5555575450f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.6, 8;
    %jmp T_136.7;
T_136.6 ;
    %load/vec4 v0x555557544700_0;
    %nor/r;
    %assign/vec4 v0x555557544700_0, 0;
    %load/vec4 v0x555557544640_0;
    %nor/r;
    %assign/vec4 v0x555557544640_0, 0;
T_136.7 ;
T_136.5 ;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x5555574e9290;
T_137 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555754e6d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555754ec00_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55555754e950_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555575501d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754d500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555754e590_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555754e4f0_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x5555574e9290;
T_138 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55555754e950_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x55555754e950_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55555754e950_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x5555574e9290;
T_139 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557550270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555575501d0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x55555754e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x5555575501d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555575501d0_0, 0;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x5555574e9290;
T_140 ;
    %wait E_0x555557267690;
    %load/vec4 v0x555557550270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x55555754d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x55555754e6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_140.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754d500_0, 0;
    %jmp T_140.5;
T_140.4 ;
    %load/vec4 v0x55555754e6d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55555754e6d0_0, 0;
T_140.5 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x55555754e6d0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_140.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754d500_0, 0;
    %jmp T_140.7;
T_140.6 ;
    %load/vec4 v0x55555754e6d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555754e6d0_0, 0;
T_140.7 ;
T_140.3 ;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x5555574e9290;
T_141 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754ec00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555754ec00_0, 0;
    %jmp T_141;
    .thread T_141;
    .scope S_0x5555574e9290;
T_142 ;
    %wait E_0x555557267690;
    %load/vec4 v0x55555754f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555754e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555754e4f0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x55555754e590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555754e590_0, 0;
T_142.1 ;
    %load/vec4 v0x55555754e590_0;
    %cmpi/u 196000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555754e4f0_0, 0;
T_142.2 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555557463a10;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557559030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557559b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555755a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555755a390_0, 0, 1;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x5555575598c0_0, 0, 8193;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555557559800_0, 0, 8193;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555755a0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557559f10_0, 0, 32;
    %end;
    .thread T_143;
    .scope S_0x555557463a10;
T_144 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555575590d0_0, 0;
T_144.0 ;
    %delay 10416, 0;
    %load/vec4 v0x5555575590d0_0;
    %nor/r;
    %assign/vec4 v0x5555575590d0_0, 0;
    %jmp T_144.0;
T_144.1 ;
    %end;
    .thread T_144;
    .scope S_0x555557463a10;
T_145 ;
    %wait E_0x555557538800;
    %load/vec4 v0x555557559030_0;
    %nor/r;
    %assign/vec4 v0x555557559030_0, 0;
    %jmp T_145;
    .thread T_145;
    .scope S_0x555557463a10;
T_146 ;
    %wait E_0x555557267400;
    %load/vec4 v0x555557559d80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_146.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555557559f10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_146.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555557559f10_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555557559f10_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x555557463a10;
T_147 ;
    %wait E_0x5555572678a0;
    %load/vec4 v0x555557559d80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_147.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55555755a0e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_147.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555557559ff0_0;
    %load/vec4 v0x5555575598c0_0;
    %load/vec4 v0x55555755a0e0_0;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_147.3, 6;
    %vpi_call 2 142 "$display", "%d ERROR (%m): %s. spi_mosi != mosi_data[spi_mosi_length]", $time, "SPI MOSI data" {0 0 0};
    %vpi_call 2 143 "$display", "    actual:   %x", v0x555557559ff0_0 {0 0 0};
    %vpi_call 2 144 "$display", "    expected: %x", &PV<v0x5555575598c0_0, v0x55555755a0e0_0, 1> {0 0 0};
T_147.3 ;
    %load/vec4 v0x55555755a0e0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55555755a0e0_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x555557463a10;
T_148 ;
    %pushi/vec4 3405691582, 0, 7681;
    %concati/vec4 0, 0, 512;
    %store/vec4 v0x5555575522d0_0, 0, 8193;
    %pushi/vec4 2164359682, 0, 7720;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2231731718, 0, 32;
    %concati/vec4 2265417736, 0, 32;
    %concati/vec4 2299103754, 0, 32;
    %concati/vec4 2332789772, 0, 32;
    %concati/vec4 2366475790, 0, 32;
    %concati/vec4 2400161808, 0, 32;
    %concati/vec4 2433847826, 0, 32;
    %concati/vec4 2467533844, 0, 32;
    %concati/vec4 2501219862, 0, 32;
    %concati/vec4 2534905880, 0, 32;
    %concati/vec4 2568591898, 0, 32;
    %concati/vec4 2602277916, 0, 32;
    %concati/vec4 2635963934, 0, 32;
    %concati/vec4 20856640, 0, 25;
    %store/vec4 v0x5555575521f0_0, 0, 8193;
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0x5555575520f0_0, 0, 32;
    %fork TD_top_tb.prepare_spi_xfer, S_0x555557551f10;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557555070_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557555170_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555557554e90;
    %join;
    %pushi/vec4 3199925962, 0, 472;
    %concati/vec4 1073742849, 0, 40;
    %store/vec4 v0x555557553350_0, 0, 512;
    %pushi/vec4 72, 0, 11;
    %store/vec4 v0x555557553450_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555557553170;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555557550680;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555557551750;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555557551750;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %pushi/vec4 2155640948, 0, 802;
    %concati/vec4 3772305608, 0, 33;
    %concati/vec4 3233329320, 0, 32;
    %concati/vec4 2694353032, 0, 32;
    %concati/vec4 2155376744, 0, 32;
    %concati/vec4 3232800912, 0, 33;
    %concati/vec4 2154848336, 0, 32;
    %concati/vec4 67305985, 0, 28;
    %store/vec4 v0x555557550ed0_0, 0, 1024;
    %pushi/vec4 256, 0, 11;
    %store/vec4 v0x555557550fd0_0, 0, 11;
    %fork TD_top_tb.expect_usb_data0, S_0x555557550cf0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555557552390;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555557551750;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555557551750;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %pushi/vec4 2155773050, 0, 801;
    %concati/vec4 4042057956, 0, 33;
    %concati/vec4 3772569812, 0, 32;
    %concati/vec4 3503081668, 0, 32;
    %concati/vec4 3233593524, 0, 32;
    %concati/vec4 2964105380, 0, 32;
    %concati/vec4 2694617236, 0, 32;
    %concati/vec4 606282273, 0, 30;
    %store/vec4 v0x555557551290_0, 0, 1024;
    %pushi/vec4 256, 0, 11;
    %store/vec4 v0x555557551390_0, 0, 11;
    %fork TD_top_tb.expect_usb_data1, S_0x5555575510b0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555557552390;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555557554170_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555557554270_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555557553f90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555557551750;
    %join;
    %vpi_call 18 46 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_148;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "../top_tb_header.vh";
    "../../common/tinyfpga_bootloader.v";
    "../../common/usb_serial_ctrl_ep.v";
    "../../common/edge_detect.v";
    "../../common/usb_fs_pe.v";
    "../../common/usb_fs_in_arb.v";
    "../../common/usb_fs_in_pe.v";
    "../../common/usb_fs_out_arb.v";
    "../../common/usb_fs_out_pe.v";
    "../../common/usb_fs_rx.v";
    "../../common/strobe.v";
    "../../common/usb_fs_tx.v";
    "../../common/usb_fs_tx_mux.v";
    "../../common/usb_spi_bridge_ep.v";
    "../vlog_tb_utils/vlog_tap_generator.v";
    "../vlog_tb_utils/vlog_tb_utils.v";
    "test.v";
