{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702225640616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225640616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:27:20 2023 " "Processing started: Sun Dec 10 19:27:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225640616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225640616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225640616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702225640852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702225640852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_32 " "Found entity 1: and_gate_32" {  } { { "and_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/and_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_32 " "Found entity 1: or_gate_32" {  } { { "or_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/or_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_32 " "Found entity 1: xor_gate_32" {  } { { "xor_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/xor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_32 " "Found entity 1: nor_gate_32" {  } { { "nor_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/nor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_1bit " "Found entity 1: mux_2x1_1bit" {  } { { "mux_2x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_2x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/my_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_1bit " "Found entity 1: mux_4x1_1bit" {  } { { "mux_4x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_4x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_out.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_out " "Found entity 1: sum_out" {  } { { "sum_out.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sum_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_out_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_out_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_out_generator " "Found entity 1: carry_out_generator" {  } { { "carry_out_generator.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/carry_out_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit_2level.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bit_2level.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit_2level " "Found entity 1: CLA_16bit_2level" {  } { { "CLA_16bit_2level.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_and_propagate_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file generator_and_propagate_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator_and_propagate_4bit " "Found entity 1: generator_and_propagate_4bit" {  } { { "generator_and_propagate_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/generator_and_propagate_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "Adder_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/Adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_over_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_over_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_over_flow " "Found entity 1: control_over_flow" {  } { { "control_over_flow.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/control_over_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32bit " "Found entity 1: mux_2x1_32bit" {  } { { "mux_2x1_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_32 " "Found entity 1: not_gate_32" {  } { { "not_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/not_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sett_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file sett_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 sett_less_than " "Found entity 1: sett_less_than" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_controller " "Found entity 1: Basic_controller" {  } { { "Basic_controller.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/Basic_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "result Result mod_cu.v(10) " "Verilog HDL Declaration information at mod_cu.v(10): object \"result\" differs only in case from object \"Result\" in the same scope" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_dp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702225645635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_32 not_gate_32:not_1 " "Elaborating entity \"not_gate_32\" for hierarchy \"not_gate_32:not_1\"" {  } { { "alu.v" "not_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Basic_controller Basic_controller:cont " "Elaborating entity \"Basic_controller\" for hierarchy \"Basic_controller:cont\"" {  } { { "alu.v" "cont" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_32 and_gate_32:and_1 " "Elaborating entity \"and_gate_32\" for hierarchy \"and_gate_32:and_1\"" {  } { { "alu.v" "and_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_32 or_gate_32:or_1 " "Elaborating entity \"or_gate_32\" for hierarchy \"or_gate_32:or_1\"" {  } { { "alu.v" "or_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_32 xor_gate_32:xor_1 " "Elaborating entity \"xor_gate_32\" for hierarchy \"xor_gate_32:xor_1\"" {  } { { "alu.v" "xor_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate_32 nor_gate_32:nor_1 " "Elaborating entity \"nor_gate_32\" for hierarchy \"nor_gate_32:nor_1\"" {  } { { "alu.v" "nor_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_32bit mux_2x1_32bit:mux_1 " "Elaborating entity \"mux_2x1_32bit\" for hierarchy \"mux_2x1_32bit:mux_1\"" {  } { { "alu.v" "mux_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_1bit mux_2x1_32bit:mux_1\|mux_2x1_1bit:mux_0 " "Elaborating entity \"mux_2x1_1bit\" for hierarchy \"mux_2x1_32bit:mux_1\|mux_2x1_1bit:mux_0\"" {  } { { "mux_2x1_32bit.v" "mux_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_2x1_32bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_32 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_32\"" {  } { { "alu.v" "adder_32" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16bit_2level adder:adder_32\|CLA_16bit_2level:add_1 " "Elaborating entity \"CLA_16bit_2level\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\"" {  } { { "adder.v" "add_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/adder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 CLA_16bit_2level.v(32) " "Verilog HDL warning at CLA_16bit_2level.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "CLA_16bit_2level.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 "|ALU|Adder_32bit:adder|CLA_16bit_2level:add_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator_and_propagate_4bit adder:adder_32\|CLA_16bit_2level:add_1\|generator_and_propagate_4bit:p_and_g_0 " "Elaborating entity \"generator_and_propagate_4bit\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|generator_and_propagate_4bit:p_and_g_0\"" {  } { { "CLA_16bit_2level.v" "p_and_g_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_out_generator adder:adder_32\|CLA_16bit_2level:add_1\|carry_out_generator:generator " "Elaborating entity \"carry_out_generator\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|carry_out_generator:generator\"" {  } { { "CLA_16bit_2level.v" "generator" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0\"" {  } { { "CLA_16bit_2level.v" "layer0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 CLA_4bit.v(41) " "Verilog HDL warning at CLA_4bit.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "CLA_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_4bit.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645637 "|CLA_16bit_2level|CLA_4bit:layer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_out adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0\|sum_out:sum_0 " "Elaborating entity \"sum_out\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0\|sum_out:sum_0\"" {  } { { "CLA_4bit.v" "sum_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_4bit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_over_flow control_over_flow:control " "Elaborating entity \"control_over_flow\" for hierarchy \"control_over_flow:control\"" {  } { { "alu.v" "control" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sett_less_than sett_less_than:stl " "Elaborating entity \"sett_less_than\" for hierarchy \"sett_less_than:stl\"" {  } { { "alu.v" "stl" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(8) " "Verilog HDL warning at sett_less_than.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(9) " "Verilog HDL warning at sett_less_than.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(10) " "Verilog HDL warning at sett_less_than.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(11) " "Verilog HDL warning at sett_less_than.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(12) " "Verilog HDL warning at sett_less_than.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(13) " "Verilog HDL warning at sett_less_than.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(14) " "Verilog HDL warning at sett_less_than.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(15) " "Verilog HDL warning at sett_less_than.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(16) " "Verilog HDL warning at sett_less_than.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(17) " "Verilog HDL warning at sett_less_than.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(18) " "Verilog HDL warning at sett_less_than.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(19) " "Verilog HDL warning at sett_less_than.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(20) " "Verilog HDL warning at sett_less_than.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(21) " "Verilog HDL warning at sett_less_than.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(22) " "Verilog HDL warning at sett_less_than.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(23) " "Verilog HDL warning at sett_less_than.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(24) " "Verilog HDL warning at sett_less_than.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(25) " "Verilog HDL warning at sett_less_than.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(26) " "Verilog HDL warning at sett_less_than.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(27) " "Verilog HDL warning at sett_less_than.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(28) " "Verilog HDL warning at sett_less_than.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(29) " "Verilog HDL warning at sett_less_than.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(30) " "Verilog HDL warning at sett_less_than.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(31) " "Verilog HDL warning at sett_less_than.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(32) " "Verilog HDL warning at sett_less_than.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(33) " "Verilog HDL warning at sett_less_than.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(34) " "Verilog HDL warning at sett_less_than.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(35) " "Verilog HDL warning at sett_less_than.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(36) " "Verilog HDL warning at sett_less_than.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(37) " "Verilog HDL warning at sett_less_than.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(38) " "Verilog HDL warning at sett_less_than.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(39) " "Verilog HDL warning at sett_less_than.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|sett_less_than:stl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod_op " "Elaborating entity \"mod\" for hierarchy \"mod:mod_op\"" {  } { { "alu.v" "mod_op" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod_op\|mod_cu:control " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod_op\|mod_cu:control\"" {  } { { "mod.v" "control" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(44) " "Verilog HDL Always Construct warning at mod_cu.v(44): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_cu.v(44) " "Verilog HDL Always Construct warning at mod_cu.v(44): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_cu.v(44) " "Inferred latch for \"result\[0\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_cu.v(44) " "Inferred latch for \"result\[1\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_cu.v(44) " "Inferred latch for \"result\[2\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_cu.v(44) " "Inferred latch for \"result\[3\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_cu.v(44) " "Inferred latch for \"result\[4\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_cu.v(44) " "Inferred latch for \"result\[5\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_cu.v(44) " "Inferred latch for \"result\[6\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_cu.v(44) " "Inferred latch for \"result\[7\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_cu.v(44) " "Inferred latch for \"result\[8\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_cu.v(44) " "Inferred latch for \"result\[9\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_cu.v(44) " "Inferred latch for \"result\[10\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_cu.v(44) " "Inferred latch for \"result\[11\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_cu.v(44) " "Inferred latch for \"result\[12\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_cu.v(44) " "Inferred latch for \"result\[13\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_cu.v(44) " "Inferred latch for \"result\[14\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_cu.v(44) " "Inferred latch for \"result\[15\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_cu.v(44) " "Inferred latch for \"result\[16\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_cu.v(44) " "Inferred latch for \"result\[17\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_cu.v(44) " "Inferred latch for \"result\[18\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_cu.v(44) " "Inferred latch for \"result\[19\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_cu.v(44) " "Inferred latch for \"result\[20\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_cu.v(44) " "Inferred latch for \"result\[21\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_cu.v(44) " "Inferred latch for \"result\[22\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_cu.v(44) " "Inferred latch for \"result\[23\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_cu.v(44) " "Inferred latch for \"result\[24\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_cu.v(44) " "Inferred latch for \"result\[25\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_cu.v(44) " "Inferred latch for \"result\[26\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_cu.v(44) " "Inferred latch for \"result\[27\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_cu.v(44) " "Inferred latch for \"result\[28\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_cu.v(44) " "Inferred latch for \"result\[29\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_cu.v(44) " "Inferred latch for \"result\[30\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_cu.v(44) " "Inferred latch for \"result\[31\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Result mod_cu.v(44) " "Inferred latch for \"next_state.Result\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Substract mod_cu.v(44) " "Inferred latch for \"next_state.Substract\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod_op\|mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod_op\|mod_dp:datapath\"" {  } { { "mod.v" "datapath" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_32bit mux_8x1_32bit:mux " "Elaborating entity \"mux_8x1_32bit\" for hierarchy \"mux_8x1_32bit:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_1bit mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0 " "Elaborating entity \"mux_8x1_1bit\" for hierarchy \"mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0\"" {  } { { "mux_8x1_32bit.v" "mux_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_1bit mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0\|mux_4x1_1bit:mux_4_1bit_0 " "Elaborating entity \"mux_4x1_1bit\" for hierarchy \"mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0\|mux_4x1_1bit:mux_4_1bit_0\"" {  } { { "mux_8x1_1bit.v" "mux_4_1bit_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_1bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225645683 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702225645871 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702225645871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702225646343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702225646642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/zktok/Desktop/CSE 331/Quartus_project2/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225647161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702225647256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225647256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702225647296 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702225647296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702225647296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702225647296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225647307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:27:27 2023 " "Processing ended: Sun Dec 10 19:27:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225647307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225647307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225647307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225647307 ""}
