
================================================================================
                         TIMING ANALYSIS REPORT
================================================================================
Design: counter_32bit
Operating Conditions: typical (25C, 1.0V)
Timing Library: typical_1.0V_25C.db
================================================================================

CLOCK SUMMARY
--------------------------------------------------------------------------------
Clock Name:    clk
Period:        10.00 ns
Frequency:     100.00 MHz
Uncertainty:   0.50 ns
Latency:       1.50 ns

SETUP TIMING CHECK (Max Delay Analysis)
================================================================================
Startpoint: count_reg[0] (rising edge-triggered flip-flop clocked by clk)
Endpoint:   count_reg[31] (rising edge-triggered flip-flop clocked by clk)
Path Type:  max

Point                                    Incr      Path
------------------------------------------------------------------------
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)              1.50      1.50
count_reg[0]/CK (DFFQX1)                 0.00      1.50 r
count_reg[0]/Q (DFFQX1)                  0.52      2.02 r
U45/Y (XOR2X1)                           0.18      2.20 f
U46/Y (AND2X2)                           0.15      2.35 f
U47/Y (XOR2X1)                           0.21      2.56 r
U48/Y (AND2X2)                           0.16      2.72 r
U49/Y (XOR2X1)                           0.19      2.91 f
U50/Y (AND2X2)                           0.14      3.05 f
... (propagation through 32-bit adder)
U78/Y (XOR2X1)                           0.22      7.28 r
count_reg[31]/D (DFFQX1)                 0.00      7.28 r
data arrival time                                  7.28

clock clk (rise edge)                   10.00     10.00
clock network delay (ideal)              1.50     11.50
clock uncertainty                       -0.50     11.00
count_reg[31]/CK (DFFQX1)                0.00     11.00 r
library setup time                      -0.48     10.52
data required time                                10.52
------------------------------------------------------------------------
data required time                                10.52
data arrival time                                 -7.28
------------------------------------------------------------------------
slack (MET)                                        1.23

HOLD TIMING CHECK (Min Delay Analysis)
================================================================================
Startpoint: enable (input port clocked by clk)
Endpoint:   count_reg[0] (rising edge-triggered flip-flop clocked by clk)
Path Type:  min

Point                                    Incr      Path
------------------------------------------------------------------------
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)              1.50      1.50
input external delay                     3.00      4.50 r
enable (in)                              0.00      4.50 r
U12/Y (BUFX2)                            0.28      4.78 r
U13/Y (AND2X2)                           0.15      4.93 r
count_reg[0]/D (DFFQX1)                  0.00      4.93 r
data arrival time                                  4.93

clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)              1.50      1.50
count_reg[0]/CK (DFFQX1)                 0.00      1.50 r
library hold time                        0.08      1.58
data required time                                 1.58
------------------------------------------------------------------------
data required time                                 1.58
data arrival time                                 -4.93
------------------------------------------------------------------------
slack (MET)                                        3.35

SUMMARY OF CRITICAL PATHS
================================================================================
Path #  From                To                  Slack     Type
------------------------------------------------------------------------
   1    count_reg[0]        count_reg[31]       1.23 ns   setup
   2    count_reg[1]        count_reg[31]       1.28 ns   setup
   3    count_reg[2]        count_reg[31]       1.35 ns   setup
   4    count_reg[0]        count_reg[30]       1.42 ns   setup
   5    count_reg[1]        count_reg[30]       1.48 ns   setup
   6    enable              count_reg[0]        3.35 ns   hold
   7    rst_n               count_reg[0]        N/A       false_path
   8    count_reg[15]       count_reg[16]       1.89 ns   setup
   9    count_reg[7]        count_reg[8]        2.12 ns   setup
  10    count_reg[23]       count_reg[24]       1.76 ns   setup

ALL TIMING CONSTRAINTS MET
================================================================================
Total Endpoints:              32
Failing Endpoints:             0
Critical Path Slack:        1.23 ns
Worst Negative Slack:       0.00 ns
Total Negative Slack:       0.00 ns

Timing margin:              12.3% above target frequency
================================================================================
