-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity axi4_lu_forward_forwardSubstitution is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    L_0_0_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    L_0_0_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    L_0_0_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    L_1_0_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    L_1_0_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    L_2_0_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of axi4_lu_forward_forwardSubstitution is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal L_2_0_3_val_read_reg_373 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal L_2_0_3_val_read_reg_373_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_read_reg_373_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_read_reg_381_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_read_reg_388_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_read_reg_395_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_read_reg_401_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_read_reg_407_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_143_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_1_reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_149_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_2_reg_418 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_58_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_8_reg_423 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_fu_208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_11_reg_429_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_63_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_437 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_437_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_437_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_437_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_437_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_437_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_3_reg_443 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_159_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_2_1_reg_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_68_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_73_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_1_1_reg_458_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_fu_222_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_1_reg_465_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_78_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_3_reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_163_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_227_1_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_83_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_5_reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_167_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_338_1_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_2_1_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_88_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_reg_497 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_3_1_reg_503 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_93_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_14_reg_508 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_14_reg_508_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_3_1_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_15_reg_519_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_97_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_4_reg_525 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_530_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_530_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_530_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_530_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_105_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_10_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_109_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_12_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_12_reg_540_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_12_reg_540_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_12_reg_540_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_12_reg_540_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal Y_2_2_reg_545_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_118_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_15_reg_551 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_15_reg_551_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_15_reg_551_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_15_reg_551_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_15_reg_551_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_183_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_3_2_reg_557 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_fu_251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_3_reg_562_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_fu_265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_7_reg_568_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_338_2_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_3_2_reg_579 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_3_2_reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_17_reg_589 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_7_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_130_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_13_reg_599 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_134_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_16_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_159_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_183_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_187_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_191_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_10_fu_199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_5_fu_202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_fu_216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_14_fu_228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_7_fu_231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_2_fu_242_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_1_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_6_fu_256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_3_fu_259_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_4_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_2_fu_273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_8_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_4_fu_286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_12_fu_296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln127_6_fu_299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_5_fu_279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_9_fu_292_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln127_13_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_1_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_2_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_0_3_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_2_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_0_3_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal L_2_0_3_val_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    fadd_32ns_32ns_32_5_full_dsp_1_U109 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_1_1_reg_413,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_58_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U110 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_1_2_reg_418,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_63_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U111 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => L_0_0_1_val_read_reg_407_pp0_iter8_reg,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_68_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U112 : component axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => sum_8_reg_423,
        ce => ap_const_logic_1,
        dout => grp_fu_73_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U113 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => L_0_0_2_val_read_reg_401_pp0_iter12_reg,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_78_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U114 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => L_0_0_3_val_read_reg_395_pp0_iter12_reg,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_83_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U115 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_1_3_reg_443,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_88_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U116 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_9_reg_437,
        din1 => mul_2_2_1_reg_448,
        ce => ap_const_logic_1,
        dout => grp_fu_93_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U117 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_3_reg_472,
        din1 => mul_227_1_reg_477,
        ce => ap_const_logic_1,
        dout => grp_fu_97_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U118 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_5_reg_482,
        din1 => mul_338_1_reg_487,
        ce => ap_const_logic_1,
        dout => grp_fu_101_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U119 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_9_reg_437_pp0_iter17_reg,
        din1 => mul_1_2_1_reg_492,
        ce => ap_const_logic_1,
        dout => grp_fu_105_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U120 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_11_reg_497,
        din1 => mul_1_3_1_reg_503,
        ce => ap_const_logic_1,
        dout => grp_fu_109_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U121 : component axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => sum_14_reg_508,
        ce => ap_const_logic_1,
        dout => grp_fu_113_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U122 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_11_reg_497,
        din1 => mul_2_3_1_reg_514,
        ce => ap_const_logic_1,
        dout => grp_fu_118_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U123 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_15_reg_551,
        din1 => mul_3_3_2_reg_557,
        ce => ap_const_logic_1,
        dout => grp_fu_122_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U124 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_6_reg_530_pp0_iter26_reg,
        din1 => mul_338_2_reg_574,
        ce => ap_const_logic_1,
        dout => grp_fu_126_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U125 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_12_reg_540_pp0_iter26_reg,
        din1 => mul_1_3_2_reg_579,
        ce => ap_const_logic_1,
        dout => grp_fu_130_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U126 : component axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_15_reg_551_pp0_iter26_reg,
        din1 => mul_2_3_2_reg_584,
        ce => ap_const_logic_1,
        dout => grp_fu_134_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U127 : component axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => sum_17_reg_589,
        ce => ap_const_logic_1,
        dout => grp_fu_138_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U128 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => L_0_0_1_val_int_reg,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_143_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U129 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => L_0_0_2_val_read_reg_401_pp0_iter3_reg,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_149_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U130 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => L_0_0_3_val_read_reg_395_pp0_iter8_reg,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_154_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U131 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_159_p0,
        din1 => L_1_0_2_val_read_reg_388_pp0_iter8_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_159_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U132 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln127_1_fu_222_p1,
        din1 => L_1_0_2_val_read_reg_388_pp0_iter13_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_163_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U133 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln127_1_fu_222_p1,
        din1 => L_1_0_3_val_read_reg_381_pp0_iter13_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_167_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U134 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Y_1_1_reg_458,
        din1 => L_1_0_2_val_read_reg_388_pp0_iter13_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_171_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U135 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Y_1_1_reg_458,
        din1 => L_1_0_3_val_read_reg_381_pp0_iter13_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_175_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U136 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln127_11_reg_429_pp0_iter13_reg,
        din1 => L_1_0_3_val_read_reg_381_pp0_iter13_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_179_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U137 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_183_p0,
        din1 => L_2_0_3_val_read_reg_373_pp0_iter18_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_183_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U138 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_187_p0,
        din1 => L_2_0_3_val_read_reg_373_pp0_iter22_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_187_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U139 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_191_p0,
        din1 => L_2_0_3_val_read_reg_373_pp0_iter22_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_191_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U140 : component axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Y_2_2_reg_545,
        din1 => L_2_0_3_val_read_reg_373_pp0_iter22_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_195_p2);





    L_0_0_1_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            L_0_0_1_val_int_reg <= L_0_0_1_val;
        end if;
    end process;

    L_0_0_2_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            L_0_0_2_val_int_reg <= L_0_0_2_val;
        end if;
    end process;

    L_0_0_3_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            L_0_0_3_val_int_reg <= L_0_0_3_val;
        end if;
    end process;

    L_1_0_2_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            L_1_0_2_val_int_reg <= L_1_0_2_val;
        end if;
    end process;

    L_1_0_3_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            L_1_0_3_val_int_reg <= L_1_0_3_val;
        end if;
    end process;

    L_2_0_3_val_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            L_2_0_3_val_int_reg <= L_2_0_3_val;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                L_0_0_1_val_read_reg_407 <= L_0_0_1_val_int_reg;
                L_0_0_1_val_read_reg_407_pp0_iter1_reg <= L_0_0_1_val_read_reg_407;
                L_0_0_1_val_read_reg_407_pp0_iter2_reg <= L_0_0_1_val_read_reg_407_pp0_iter1_reg;
                L_0_0_1_val_read_reg_407_pp0_iter3_reg <= L_0_0_1_val_read_reg_407_pp0_iter2_reg;
                L_0_0_1_val_read_reg_407_pp0_iter4_reg <= L_0_0_1_val_read_reg_407_pp0_iter3_reg;
                L_0_0_1_val_read_reg_407_pp0_iter5_reg <= L_0_0_1_val_read_reg_407_pp0_iter4_reg;
                L_0_0_1_val_read_reg_407_pp0_iter6_reg <= L_0_0_1_val_read_reg_407_pp0_iter5_reg;
                L_0_0_1_val_read_reg_407_pp0_iter7_reg <= L_0_0_1_val_read_reg_407_pp0_iter6_reg;
                L_0_0_1_val_read_reg_407_pp0_iter8_reg <= L_0_0_1_val_read_reg_407_pp0_iter7_reg;
                L_0_0_2_val_read_reg_401 <= L_0_0_2_val_int_reg;
                L_0_0_2_val_read_reg_401_pp0_iter10_reg <= L_0_0_2_val_read_reg_401_pp0_iter9_reg;
                L_0_0_2_val_read_reg_401_pp0_iter11_reg <= L_0_0_2_val_read_reg_401_pp0_iter10_reg;
                L_0_0_2_val_read_reg_401_pp0_iter12_reg <= L_0_0_2_val_read_reg_401_pp0_iter11_reg;
                L_0_0_2_val_read_reg_401_pp0_iter1_reg <= L_0_0_2_val_read_reg_401;
                L_0_0_2_val_read_reg_401_pp0_iter2_reg <= L_0_0_2_val_read_reg_401_pp0_iter1_reg;
                L_0_0_2_val_read_reg_401_pp0_iter3_reg <= L_0_0_2_val_read_reg_401_pp0_iter2_reg;
                L_0_0_2_val_read_reg_401_pp0_iter4_reg <= L_0_0_2_val_read_reg_401_pp0_iter3_reg;
                L_0_0_2_val_read_reg_401_pp0_iter5_reg <= L_0_0_2_val_read_reg_401_pp0_iter4_reg;
                L_0_0_2_val_read_reg_401_pp0_iter6_reg <= L_0_0_2_val_read_reg_401_pp0_iter5_reg;
                L_0_0_2_val_read_reg_401_pp0_iter7_reg <= L_0_0_2_val_read_reg_401_pp0_iter6_reg;
                L_0_0_2_val_read_reg_401_pp0_iter8_reg <= L_0_0_2_val_read_reg_401_pp0_iter7_reg;
                L_0_0_2_val_read_reg_401_pp0_iter9_reg <= L_0_0_2_val_read_reg_401_pp0_iter8_reg;
                L_0_0_3_val_read_reg_395 <= L_0_0_3_val_int_reg;
                L_0_0_3_val_read_reg_395_pp0_iter10_reg <= L_0_0_3_val_read_reg_395_pp0_iter9_reg;
                L_0_0_3_val_read_reg_395_pp0_iter11_reg <= L_0_0_3_val_read_reg_395_pp0_iter10_reg;
                L_0_0_3_val_read_reg_395_pp0_iter12_reg <= L_0_0_3_val_read_reg_395_pp0_iter11_reg;
                L_0_0_3_val_read_reg_395_pp0_iter1_reg <= L_0_0_3_val_read_reg_395;
                L_0_0_3_val_read_reg_395_pp0_iter2_reg <= L_0_0_3_val_read_reg_395_pp0_iter1_reg;
                L_0_0_3_val_read_reg_395_pp0_iter3_reg <= L_0_0_3_val_read_reg_395_pp0_iter2_reg;
                L_0_0_3_val_read_reg_395_pp0_iter4_reg <= L_0_0_3_val_read_reg_395_pp0_iter3_reg;
                L_0_0_3_val_read_reg_395_pp0_iter5_reg <= L_0_0_3_val_read_reg_395_pp0_iter4_reg;
                L_0_0_3_val_read_reg_395_pp0_iter6_reg <= L_0_0_3_val_read_reg_395_pp0_iter5_reg;
                L_0_0_3_val_read_reg_395_pp0_iter7_reg <= L_0_0_3_val_read_reg_395_pp0_iter6_reg;
                L_0_0_3_val_read_reg_395_pp0_iter8_reg <= L_0_0_3_val_read_reg_395_pp0_iter7_reg;
                L_0_0_3_val_read_reg_395_pp0_iter9_reg <= L_0_0_3_val_read_reg_395_pp0_iter8_reg;
                L_1_0_2_val_read_reg_388 <= L_1_0_2_val_int_reg;
                L_1_0_2_val_read_reg_388_pp0_iter10_reg <= L_1_0_2_val_read_reg_388_pp0_iter9_reg;
                L_1_0_2_val_read_reg_388_pp0_iter11_reg <= L_1_0_2_val_read_reg_388_pp0_iter10_reg;
                L_1_0_2_val_read_reg_388_pp0_iter12_reg <= L_1_0_2_val_read_reg_388_pp0_iter11_reg;
                L_1_0_2_val_read_reg_388_pp0_iter13_reg <= L_1_0_2_val_read_reg_388_pp0_iter12_reg;
                L_1_0_2_val_read_reg_388_pp0_iter1_reg <= L_1_0_2_val_read_reg_388;
                L_1_0_2_val_read_reg_388_pp0_iter2_reg <= L_1_0_2_val_read_reg_388_pp0_iter1_reg;
                L_1_0_2_val_read_reg_388_pp0_iter3_reg <= L_1_0_2_val_read_reg_388_pp0_iter2_reg;
                L_1_0_2_val_read_reg_388_pp0_iter4_reg <= L_1_0_2_val_read_reg_388_pp0_iter3_reg;
                L_1_0_2_val_read_reg_388_pp0_iter5_reg <= L_1_0_2_val_read_reg_388_pp0_iter4_reg;
                L_1_0_2_val_read_reg_388_pp0_iter6_reg <= L_1_0_2_val_read_reg_388_pp0_iter5_reg;
                L_1_0_2_val_read_reg_388_pp0_iter7_reg <= L_1_0_2_val_read_reg_388_pp0_iter6_reg;
                L_1_0_2_val_read_reg_388_pp0_iter8_reg <= L_1_0_2_val_read_reg_388_pp0_iter7_reg;
                L_1_0_2_val_read_reg_388_pp0_iter9_reg <= L_1_0_2_val_read_reg_388_pp0_iter8_reg;
                L_1_0_3_val_read_reg_381 <= L_1_0_3_val_int_reg;
                L_1_0_3_val_read_reg_381_pp0_iter10_reg <= L_1_0_3_val_read_reg_381_pp0_iter9_reg;
                L_1_0_3_val_read_reg_381_pp0_iter11_reg <= L_1_0_3_val_read_reg_381_pp0_iter10_reg;
                L_1_0_3_val_read_reg_381_pp0_iter12_reg <= L_1_0_3_val_read_reg_381_pp0_iter11_reg;
                L_1_0_3_val_read_reg_381_pp0_iter13_reg <= L_1_0_3_val_read_reg_381_pp0_iter12_reg;
                L_1_0_3_val_read_reg_381_pp0_iter1_reg <= L_1_0_3_val_read_reg_381;
                L_1_0_3_val_read_reg_381_pp0_iter2_reg <= L_1_0_3_val_read_reg_381_pp0_iter1_reg;
                L_1_0_3_val_read_reg_381_pp0_iter3_reg <= L_1_0_3_val_read_reg_381_pp0_iter2_reg;
                L_1_0_3_val_read_reg_381_pp0_iter4_reg <= L_1_0_3_val_read_reg_381_pp0_iter3_reg;
                L_1_0_3_val_read_reg_381_pp0_iter5_reg <= L_1_0_3_val_read_reg_381_pp0_iter4_reg;
                L_1_0_3_val_read_reg_381_pp0_iter6_reg <= L_1_0_3_val_read_reg_381_pp0_iter5_reg;
                L_1_0_3_val_read_reg_381_pp0_iter7_reg <= L_1_0_3_val_read_reg_381_pp0_iter6_reg;
                L_1_0_3_val_read_reg_381_pp0_iter8_reg <= L_1_0_3_val_read_reg_381_pp0_iter7_reg;
                L_1_0_3_val_read_reg_381_pp0_iter9_reg <= L_1_0_3_val_read_reg_381_pp0_iter8_reg;
                L_2_0_3_val_read_reg_373 <= L_2_0_3_val_int_reg;
                L_2_0_3_val_read_reg_373_pp0_iter10_reg <= L_2_0_3_val_read_reg_373_pp0_iter9_reg;
                L_2_0_3_val_read_reg_373_pp0_iter11_reg <= L_2_0_3_val_read_reg_373_pp0_iter10_reg;
                L_2_0_3_val_read_reg_373_pp0_iter12_reg <= L_2_0_3_val_read_reg_373_pp0_iter11_reg;
                L_2_0_3_val_read_reg_373_pp0_iter13_reg <= L_2_0_3_val_read_reg_373_pp0_iter12_reg;
                L_2_0_3_val_read_reg_373_pp0_iter14_reg <= L_2_0_3_val_read_reg_373_pp0_iter13_reg;
                L_2_0_3_val_read_reg_373_pp0_iter15_reg <= L_2_0_3_val_read_reg_373_pp0_iter14_reg;
                L_2_0_3_val_read_reg_373_pp0_iter16_reg <= L_2_0_3_val_read_reg_373_pp0_iter15_reg;
                L_2_0_3_val_read_reg_373_pp0_iter17_reg <= L_2_0_3_val_read_reg_373_pp0_iter16_reg;
                L_2_0_3_val_read_reg_373_pp0_iter18_reg <= L_2_0_3_val_read_reg_373_pp0_iter17_reg;
                L_2_0_3_val_read_reg_373_pp0_iter19_reg <= L_2_0_3_val_read_reg_373_pp0_iter18_reg;
                L_2_0_3_val_read_reg_373_pp0_iter1_reg <= L_2_0_3_val_read_reg_373;
                L_2_0_3_val_read_reg_373_pp0_iter20_reg <= L_2_0_3_val_read_reg_373_pp0_iter19_reg;
                L_2_0_3_val_read_reg_373_pp0_iter21_reg <= L_2_0_3_val_read_reg_373_pp0_iter20_reg;
                L_2_0_3_val_read_reg_373_pp0_iter22_reg <= L_2_0_3_val_read_reg_373_pp0_iter21_reg;
                L_2_0_3_val_read_reg_373_pp0_iter2_reg <= L_2_0_3_val_read_reg_373_pp0_iter1_reg;
                L_2_0_3_val_read_reg_373_pp0_iter3_reg <= L_2_0_3_val_read_reg_373_pp0_iter2_reg;
                L_2_0_3_val_read_reg_373_pp0_iter4_reg <= L_2_0_3_val_read_reg_373_pp0_iter3_reg;
                L_2_0_3_val_read_reg_373_pp0_iter5_reg <= L_2_0_3_val_read_reg_373_pp0_iter4_reg;
                L_2_0_3_val_read_reg_373_pp0_iter6_reg <= L_2_0_3_val_read_reg_373_pp0_iter5_reg;
                L_2_0_3_val_read_reg_373_pp0_iter7_reg <= L_2_0_3_val_read_reg_373_pp0_iter6_reg;
                L_2_0_3_val_read_reg_373_pp0_iter8_reg <= L_2_0_3_val_read_reg_373_pp0_iter7_reg;
                L_2_0_3_val_read_reg_373_pp0_iter9_reg <= L_2_0_3_val_read_reg_373_pp0_iter8_reg;
                Y_1_1_reg_458 <= grp_fu_73_p2;
                Y_1_1_reg_458_pp0_iter14_reg <= Y_1_1_reg_458;
                Y_1_1_reg_458_pp0_iter15_reg <= Y_1_1_reg_458_pp0_iter14_reg;
                Y_1_1_reg_458_pp0_iter16_reg <= Y_1_1_reg_458_pp0_iter15_reg;
                Y_1_1_reg_458_pp0_iter17_reg <= Y_1_1_reg_458_pp0_iter16_reg;
                Y_1_1_reg_458_pp0_iter18_reg <= Y_1_1_reg_458_pp0_iter17_reg;
                Y_1_1_reg_458_pp0_iter19_reg <= Y_1_1_reg_458_pp0_iter18_reg;
                Y_1_1_reg_458_pp0_iter20_reg <= Y_1_1_reg_458_pp0_iter19_reg;
                Y_1_1_reg_458_pp0_iter21_reg <= Y_1_1_reg_458_pp0_iter20_reg;
                Y_1_1_reg_458_pp0_iter22_reg <= Y_1_1_reg_458_pp0_iter21_reg;
                Y_1_1_reg_458_pp0_iter23_reg <= Y_1_1_reg_458_pp0_iter22_reg;
                Y_1_1_reg_458_pp0_iter24_reg <= Y_1_1_reg_458_pp0_iter23_reg;
                Y_1_1_reg_458_pp0_iter25_reg <= Y_1_1_reg_458_pp0_iter24_reg;
                Y_1_1_reg_458_pp0_iter26_reg <= Y_1_1_reg_458_pp0_iter25_reg;
                Y_1_1_reg_458_pp0_iter27_reg <= Y_1_1_reg_458_pp0_iter26_reg;
                Y_1_1_reg_458_pp0_iter28_reg <= Y_1_1_reg_458_pp0_iter27_reg;
                Y_1_1_reg_458_pp0_iter29_reg <= Y_1_1_reg_458_pp0_iter28_reg;
                Y_1_1_reg_458_pp0_iter30_reg <= Y_1_1_reg_458_pp0_iter29_reg;
                Y_1_1_reg_458_pp0_iter31_reg <= Y_1_1_reg_458_pp0_iter30_reg;
                Y_2_2_reg_545 <= grp_fu_113_p2;
                Y_2_2_reg_545_pp0_iter23_reg <= Y_2_2_reg_545;
                Y_2_2_reg_545_pp0_iter24_reg <= Y_2_2_reg_545_pp0_iter23_reg;
                Y_2_2_reg_545_pp0_iter25_reg <= Y_2_2_reg_545_pp0_iter24_reg;
                Y_2_2_reg_545_pp0_iter26_reg <= Y_2_2_reg_545_pp0_iter25_reg;
                Y_2_2_reg_545_pp0_iter27_reg <= Y_2_2_reg_545_pp0_iter26_reg;
                Y_2_2_reg_545_pp0_iter28_reg <= Y_2_2_reg_545_pp0_iter27_reg;
                Y_2_2_reg_545_pp0_iter29_reg <= Y_2_2_reg_545_pp0_iter28_reg;
                Y_2_2_reg_545_pp0_iter30_reg <= Y_2_2_reg_545_pp0_iter29_reg;
                Y_2_2_reg_545_pp0_iter31_reg <= Y_2_2_reg_545_pp0_iter30_reg;
                bitcast_ln127_11_reg_429 <= bitcast_ln127_11_fu_208_p1;
                bitcast_ln127_11_reg_429_pp0_iter10_reg <= bitcast_ln127_11_reg_429;
                bitcast_ln127_11_reg_429_pp0_iter11_reg <= bitcast_ln127_11_reg_429_pp0_iter10_reg;
                bitcast_ln127_11_reg_429_pp0_iter12_reg <= bitcast_ln127_11_reg_429_pp0_iter11_reg;
                bitcast_ln127_11_reg_429_pp0_iter13_reg <= bitcast_ln127_11_reg_429_pp0_iter12_reg;
                bitcast_ln127_11_reg_429_pp0_iter14_reg <= bitcast_ln127_11_reg_429_pp0_iter13_reg;
                bitcast_ln127_11_reg_429_pp0_iter15_reg <= bitcast_ln127_11_reg_429_pp0_iter14_reg;
                bitcast_ln127_11_reg_429_pp0_iter16_reg <= bitcast_ln127_11_reg_429_pp0_iter15_reg;
                bitcast_ln127_11_reg_429_pp0_iter17_reg <= bitcast_ln127_11_reg_429_pp0_iter16_reg;
                bitcast_ln127_11_reg_429_pp0_iter18_reg <= bitcast_ln127_11_reg_429_pp0_iter17_reg;
                bitcast_ln127_11_reg_429_pp0_iter19_reg <= bitcast_ln127_11_reg_429_pp0_iter18_reg;
                bitcast_ln127_11_reg_429_pp0_iter20_reg <= bitcast_ln127_11_reg_429_pp0_iter19_reg;
                bitcast_ln127_11_reg_429_pp0_iter21_reg <= bitcast_ln127_11_reg_429_pp0_iter20_reg;
                bitcast_ln127_11_reg_429_pp0_iter22_reg <= bitcast_ln127_11_reg_429_pp0_iter21_reg;
                bitcast_ln127_11_reg_429_pp0_iter23_reg <= bitcast_ln127_11_reg_429_pp0_iter22_reg;
                bitcast_ln127_11_reg_429_pp0_iter24_reg <= bitcast_ln127_11_reg_429_pp0_iter23_reg;
                bitcast_ln127_11_reg_429_pp0_iter25_reg <= bitcast_ln127_11_reg_429_pp0_iter24_reg;
                bitcast_ln127_11_reg_429_pp0_iter26_reg <= bitcast_ln127_11_reg_429_pp0_iter25_reg;
                bitcast_ln127_11_reg_429_pp0_iter27_reg <= bitcast_ln127_11_reg_429_pp0_iter26_reg;
                bitcast_ln127_11_reg_429_pp0_iter28_reg <= bitcast_ln127_11_reg_429_pp0_iter27_reg;
                bitcast_ln127_11_reg_429_pp0_iter29_reg <= bitcast_ln127_11_reg_429_pp0_iter28_reg;
                bitcast_ln127_11_reg_429_pp0_iter30_reg <= bitcast_ln127_11_reg_429_pp0_iter29_reg;
                bitcast_ln127_11_reg_429_pp0_iter31_reg <= bitcast_ln127_11_reg_429_pp0_iter30_reg;
                bitcast_ln127_15_reg_519 <= bitcast_ln127_15_fu_237_p1;
                bitcast_ln127_15_reg_519_pp0_iter20_reg <= bitcast_ln127_15_reg_519;
                bitcast_ln127_15_reg_519_pp0_iter21_reg <= bitcast_ln127_15_reg_519_pp0_iter20_reg;
                bitcast_ln127_15_reg_519_pp0_iter22_reg <= bitcast_ln127_15_reg_519_pp0_iter21_reg;
                bitcast_ln127_15_reg_519_pp0_iter23_reg <= bitcast_ln127_15_reg_519_pp0_iter22_reg;
                bitcast_ln127_15_reg_519_pp0_iter24_reg <= bitcast_ln127_15_reg_519_pp0_iter23_reg;
                bitcast_ln127_15_reg_519_pp0_iter25_reg <= bitcast_ln127_15_reg_519_pp0_iter24_reg;
                bitcast_ln127_15_reg_519_pp0_iter26_reg <= bitcast_ln127_15_reg_519_pp0_iter25_reg;
                bitcast_ln127_15_reg_519_pp0_iter27_reg <= bitcast_ln127_15_reg_519_pp0_iter26_reg;
                bitcast_ln127_15_reg_519_pp0_iter28_reg <= bitcast_ln127_15_reg_519_pp0_iter27_reg;
                bitcast_ln127_15_reg_519_pp0_iter29_reg <= bitcast_ln127_15_reg_519_pp0_iter28_reg;
                bitcast_ln127_15_reg_519_pp0_iter30_reg <= bitcast_ln127_15_reg_519_pp0_iter29_reg;
                bitcast_ln127_15_reg_519_pp0_iter31_reg <= bitcast_ln127_15_reg_519_pp0_iter30_reg;
                bitcast_ln127_1_reg_465 <= bitcast_ln127_1_fu_222_p1;
                bitcast_ln127_1_reg_465_pp0_iter15_reg <= bitcast_ln127_1_reg_465;
                bitcast_ln127_1_reg_465_pp0_iter16_reg <= bitcast_ln127_1_reg_465_pp0_iter15_reg;
                bitcast_ln127_1_reg_465_pp0_iter17_reg <= bitcast_ln127_1_reg_465_pp0_iter16_reg;
                bitcast_ln127_1_reg_465_pp0_iter18_reg <= bitcast_ln127_1_reg_465_pp0_iter17_reg;
                bitcast_ln127_1_reg_465_pp0_iter19_reg <= bitcast_ln127_1_reg_465_pp0_iter18_reg;
                bitcast_ln127_1_reg_465_pp0_iter20_reg <= bitcast_ln127_1_reg_465_pp0_iter19_reg;
                bitcast_ln127_1_reg_465_pp0_iter21_reg <= bitcast_ln127_1_reg_465_pp0_iter20_reg;
                bitcast_ln127_1_reg_465_pp0_iter22_reg <= bitcast_ln127_1_reg_465_pp0_iter21_reg;
                bitcast_ln127_1_reg_465_pp0_iter23_reg <= bitcast_ln127_1_reg_465_pp0_iter22_reg;
                bitcast_ln127_1_reg_465_pp0_iter24_reg <= bitcast_ln127_1_reg_465_pp0_iter23_reg;
                bitcast_ln127_1_reg_465_pp0_iter25_reg <= bitcast_ln127_1_reg_465_pp0_iter24_reg;
                bitcast_ln127_1_reg_465_pp0_iter26_reg <= bitcast_ln127_1_reg_465_pp0_iter25_reg;
                bitcast_ln127_1_reg_465_pp0_iter27_reg <= bitcast_ln127_1_reg_465_pp0_iter26_reg;
                bitcast_ln127_1_reg_465_pp0_iter28_reg <= bitcast_ln127_1_reg_465_pp0_iter27_reg;
                bitcast_ln127_1_reg_465_pp0_iter29_reg <= bitcast_ln127_1_reg_465_pp0_iter28_reg;
                bitcast_ln127_1_reg_465_pp0_iter30_reg <= bitcast_ln127_1_reg_465_pp0_iter29_reg;
                bitcast_ln127_1_reg_465_pp0_iter31_reg <= bitcast_ln127_1_reg_465_pp0_iter30_reg;
                bitcast_ln127_3_reg_562 <= bitcast_ln127_3_fu_251_p1;
                bitcast_ln127_3_reg_562_pp0_iter24_reg <= bitcast_ln127_3_reg_562;
                bitcast_ln127_3_reg_562_pp0_iter25_reg <= bitcast_ln127_3_reg_562_pp0_iter24_reg;
                bitcast_ln127_3_reg_562_pp0_iter26_reg <= bitcast_ln127_3_reg_562_pp0_iter25_reg;
                bitcast_ln127_3_reg_562_pp0_iter27_reg <= bitcast_ln127_3_reg_562_pp0_iter26_reg;
                bitcast_ln127_3_reg_562_pp0_iter28_reg <= bitcast_ln127_3_reg_562_pp0_iter27_reg;
                bitcast_ln127_3_reg_562_pp0_iter29_reg <= bitcast_ln127_3_reg_562_pp0_iter28_reg;
                bitcast_ln127_3_reg_562_pp0_iter30_reg <= bitcast_ln127_3_reg_562_pp0_iter29_reg;
                bitcast_ln127_3_reg_562_pp0_iter31_reg <= bitcast_ln127_3_reg_562_pp0_iter30_reg;
                bitcast_ln127_7_reg_568 <= bitcast_ln127_7_fu_265_p1;
                bitcast_ln127_7_reg_568_pp0_iter24_reg <= bitcast_ln127_7_reg_568;
                bitcast_ln127_7_reg_568_pp0_iter25_reg <= bitcast_ln127_7_reg_568_pp0_iter24_reg;
                bitcast_ln127_7_reg_568_pp0_iter26_reg <= bitcast_ln127_7_reg_568_pp0_iter25_reg;
                bitcast_ln127_7_reg_568_pp0_iter27_reg <= bitcast_ln127_7_reg_568_pp0_iter26_reg;
                bitcast_ln127_7_reg_568_pp0_iter28_reg <= bitcast_ln127_7_reg_568_pp0_iter27_reg;
                bitcast_ln127_7_reg_568_pp0_iter29_reg <= bitcast_ln127_7_reg_568_pp0_iter28_reg;
                bitcast_ln127_7_reg_568_pp0_iter30_reg <= bitcast_ln127_7_reg_568_pp0_iter29_reg;
                bitcast_ln127_7_reg_568_pp0_iter31_reg <= bitcast_ln127_7_reg_568_pp0_iter30_reg;
                mul_1_1_reg_413 <= grp_fu_143_p2;
                mul_1_2_1_reg_492 <= grp_fu_171_p2;
                mul_1_2_reg_418 <= grp_fu_149_p2;
                mul_1_3_1_reg_503 <= grp_fu_175_p2;
                mul_1_3_2_reg_579 <= grp_fu_191_p2;
                mul_1_3_reg_443 <= grp_fu_154_p2;
                mul_227_1_reg_477 <= grp_fu_163_p2;
                mul_2_2_1_reg_448 <= grp_fu_159_p2;
                mul_2_3_1_reg_514 <= grp_fu_179_p2;
                mul_2_3_2_reg_584 <= grp_fu_195_p2;
                mul_338_1_reg_487 <= grp_fu_167_p2;
                mul_338_2_reg_574 <= grp_fu_187_p2;
                mul_3_3_2_reg_557 <= grp_fu_183_p2;
                sum_10_reg_535 <= grp_fu_105_p2;
                sum_11_reg_497 <= grp_fu_88_p2;
                sum_12_reg_540 <= grp_fu_109_p2;
                sum_12_reg_540_pp0_iter23_reg <= sum_12_reg_540;
                sum_12_reg_540_pp0_iter24_reg <= sum_12_reg_540_pp0_iter23_reg;
                sum_12_reg_540_pp0_iter25_reg <= sum_12_reg_540_pp0_iter24_reg;
                sum_12_reg_540_pp0_iter26_reg <= sum_12_reg_540_pp0_iter25_reg;
                sum_13_reg_599 <= grp_fu_130_p2;
                sum_14_reg_508 <= grp_fu_93_p2;
                sum_14_reg_508_pp0_iter18_reg <= sum_14_reg_508;
                sum_15_reg_551 <= grp_fu_118_p2;
                sum_15_reg_551_pp0_iter23_reg <= sum_15_reg_551;
                sum_15_reg_551_pp0_iter24_reg <= sum_15_reg_551_pp0_iter23_reg;
                sum_15_reg_551_pp0_iter25_reg <= sum_15_reg_551_pp0_iter24_reg;
                sum_15_reg_551_pp0_iter26_reg <= sum_15_reg_551_pp0_iter25_reg;
                sum_16_reg_604 <= grp_fu_134_p2;
                sum_17_reg_589 <= grp_fu_122_p2;
                sum_3_reg_472 <= grp_fu_78_p2;
                sum_4_reg_525 <= grp_fu_97_p2;
                sum_5_reg_482 <= grp_fu_83_p2;
                sum_6_reg_530 <= grp_fu_101_p2;
                sum_6_reg_530_pp0_iter23_reg <= sum_6_reg_530;
                sum_6_reg_530_pp0_iter24_reg <= sum_6_reg_530_pp0_iter23_reg;
                sum_6_reg_530_pp0_iter25_reg <= sum_6_reg_530_pp0_iter24_reg;
                sum_6_reg_530_pp0_iter26_reg <= sum_6_reg_530_pp0_iter25_reg;
                sum_7_reg_594 <= grp_fu_126_p2;
                sum_8_reg_423 <= grp_fu_58_p2;
                sum_9_reg_437 <= grp_fu_63_p2;
                sum_9_reg_437_pp0_iter13_reg <= sum_9_reg_437;
                sum_9_reg_437_pp0_iter14_reg <= sum_9_reg_437_pp0_iter13_reg;
                sum_9_reg_437_pp0_iter15_reg <= sum_9_reg_437_pp0_iter14_reg;
                sum_9_reg_437_pp0_iter16_reg <= sum_9_reg_437_pp0_iter15_reg;
                sum_9_reg_437_pp0_iter17_reg <= sum_9_reg_437_pp0_iter16_reg;
                sum_reg_453 <= grp_fu_68_p2;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= bitcast_ln127_1_reg_465_pp0_iter31_reg;
    ap_return_1 <= Y_1_1_reg_458_pp0_iter31_reg;
    ap_return_10 <= bitcast_ln127_13_fu_305_p1;
    ap_return_11 <= grp_fu_138_p2;
    ap_return_2 <= bitcast_ln127_11_reg_429_pp0_iter31_reg;
    ap_return_3 <= bitcast_ln127_11_reg_429_pp0_iter31_reg;
    ap_return_4 <= bitcast_ln127_3_reg_562_pp0_iter31_reg;
    ap_return_5 <= bitcast_ln127_7_reg_568_pp0_iter31_reg;
    ap_return_6 <= Y_2_2_reg_545_pp0_iter31_reg;
    ap_return_7 <= bitcast_ln127_15_reg_519_pp0_iter31_reg;
    ap_return_8 <= bitcast_ln127_5_fu_279_p1;
    ap_return_9 <= bitcast_ln127_9_fu_292_p1;
    bitcast_ln127_10_fu_199_p1 <= sum_8_reg_423;
    bitcast_ln127_11_fu_208_p1 <= xor_ln127_5_fu_202_p2;
    bitcast_ln127_12_fu_296_p1 <= sum_16_reg_604;
    bitcast_ln127_13_fu_305_p1 <= xor_ln127_6_fu_299_p2;
    bitcast_ln127_14_fu_228_p1 <= sum_14_reg_508_pp0_iter18_reg;
    bitcast_ln127_15_fu_237_p1 <= xor_ln127_7_fu_231_p2;
    bitcast_ln127_1_fu_222_p1 <= xor_ln127_fu_216_p2;
    bitcast_ln127_2_fu_242_p1 <= sum_4_reg_525;
    bitcast_ln127_3_fu_251_p1 <= xor_ln127_1_fu_245_p2;
    bitcast_ln127_4_fu_270_p1 <= sum_7_reg_594;
    bitcast_ln127_5_fu_279_p1 <= xor_ln127_2_fu_273_p2;
    bitcast_ln127_6_fu_256_p1 <= sum_10_reg_535;
    bitcast_ln127_7_fu_265_p1 <= xor_ln127_3_fu_259_p2;
    bitcast_ln127_8_fu_283_p1 <= sum_13_reg_599;
    bitcast_ln127_9_fu_292_p1 <= xor_ln127_4_fu_286_p2;
    bitcast_ln127_fu_213_p1 <= sum_reg_453;
    grp_fu_159_p0 <= xor_ln127_5_fu_202_p2;
    grp_fu_183_p0 <= xor_ln127_7_fu_231_p2;
    grp_fu_187_p0 <= xor_ln127_1_fu_245_p2;
    grp_fu_191_p0 <= xor_ln127_3_fu_259_p2;
    xor_ln127_1_fu_245_p2 <= (bitcast_ln127_2_fu_242_p1 xor ap_const_lv32_80000000);
    xor_ln127_2_fu_273_p2 <= (bitcast_ln127_4_fu_270_p1 xor ap_const_lv32_80000000);
    xor_ln127_3_fu_259_p2 <= (bitcast_ln127_6_fu_256_p1 xor ap_const_lv32_80000000);
    xor_ln127_4_fu_286_p2 <= (bitcast_ln127_8_fu_283_p1 xor ap_const_lv32_80000000);
    xor_ln127_5_fu_202_p2 <= (bitcast_ln127_10_fu_199_p1 xor ap_const_lv32_80000000);
    xor_ln127_6_fu_299_p2 <= (bitcast_ln127_12_fu_296_p1 xor ap_const_lv32_80000000);
    xor_ln127_7_fu_231_p2 <= (bitcast_ln127_14_fu_228_p1 xor ap_const_lv32_80000000);
    xor_ln127_fu_216_p2 <= (bitcast_ln127_fu_213_p1 xor ap_const_lv32_80000000);
end behav;
