{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 17:27:32 2019 " "Info: Processing started: Tue Dec 24 17:27:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuat_xung.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xuat_xung " "Info: Found entity 1: xuat_xung" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(39) " "Warning (10268): Verilog HDL information at test.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enc_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enc_filter " "Info: Found entity 1: enc_filter" {  } { { "enc_filter.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/enc_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_module " "Info: Found entity 1: encoder_module" {  } { { "encoder_module.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/encoder_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/lpm_bustri0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_xor0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/lpm_xor0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xuat_xung " "Info: Elaborating entity \"xuat_xung\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LIMIT " "Warning: Pin \"LIMIT\" is missing source" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 216 1000 1176 232 "LIMIT" "" } { 208 928 1000 224 "LIMIT" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "NOE " "Warning: Pin \"NOE\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 232 -304 -136 248 "NOE" "" } { 224 -136 -80 240 "NOE" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STOP " "Warning: Pin \"STOP\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 264 -304 -136 280 "STOP" "" } { 256 -136 -80 272 "STOP" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "LS0 " "Warning: Pin \"LS0\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 328 -304 -136 344 "LS0" "" } { 320 -136 -80 336 "LS0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "LS1 " "Warning: Pin \"LS1\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 352 -304 -136 368 "LS1" "" } { 344 -136 -80 360 "LS1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "LS2 " "Warning: Pin \"LS2\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 376 -304 -136 392 "LS2" "" } { 368 -136 -80 384 "LS2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "LS3 " "Warning: Pin \"LS3\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 400 -304 -136 416 "LS3" "" } { 392 -136 -80 408 "LS3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_1_A " "Warning: Pin \"ENC_1_A\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 448 -304 -136 464 "ENC_1_A" "" } { 440 -136 -80 456 "ENC_1_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_1_B " "Warning: Pin \"ENC_1_B\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 472 -304 -136 488 "ENC_1_B" "" } { 464 -136 -80 480 "ENC_1_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_2_A " "Warning: Pin \"ENC_2_A\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 496 -304 -136 512 "ENC_2_A" "" } { 488 -136 -80 504 "ENC_2_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_2_B " "Warning: Pin \"ENC_2_B\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 520 -304 -136 536 "ENC_2_B" "" } { 512 -136 -80 528 "ENC_2_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_3_A " "Warning: Pin \"ENC_3_A\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 544 -304 -136 560 "ENC_3_A" "" } { 536 -136 -80 552 "ENC_3_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENC_3_B " "Warning: Pin \"ENC_3_B\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 568 -304 -136 584 "ENC_3_B" "" } { 560 -136 -80 576 "ENC_3_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dda_module.bdf 1 1 " "Warning: Using design file dda_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst\"" {  } { { "xuat_xung.bdf" "inst" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 0 600 760 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test dda_module:inst\|test:inst " "Info: Elaborating entity \"test\" for hierarchy \"dda_module:inst\|test:inst\"" {  } { { "dda_module.bdf" "inst" { Schematic "F:/THESIS/FPGA/fpga/CPLD/dda_module.bdf" { { 88 1240 1352 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp test.v(22) " "Warning (10036): Verilog HDL or VHDL warning at test.v(22): object \"temp\" assigned a value but never read" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(17) " "Warning (10230): Verilog HDL assignment warning at test.v(17): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(51) " "Warning (10230): Verilog HDL assignment warning at test.v(51): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(57) " "Warning (10230): Verilog HDL assignment warning at test.v(57): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(64) " "Warning (10230): Verilog HDL assignment warning at test.v(64): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(70) " "Warning (10230): Verilog HDL assignment warning at test.v(70): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "F:/THESIS/FPGA/fpga/CPLD/test.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b dda_module:inst\|74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"dda_module:inst\|74373b:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "F:/THESIS/FPGA/fpga/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst\|74373b:inst2 " "Info: Elaborated megafunction instantiation \"dda_module:inst\|74373b:inst2\"" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst\|74138:inst41 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst\|74138:inst41\"" {  } { { "dda_module.bdf" "inst41" { Schematic "F:/THESIS/FPGA/fpga/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst\|74138:inst41 " "Info: Elaborated megafunction instantiation \"dda_module:inst\|74138:inst41\"" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|73 " "Warning: Converted tri-state buffer \"74373b:inst1\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|72 " "Warning: Converted tri-state buffer \"74373b:inst1\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|71 " "Warning: Converted tri-state buffer \"74373b:inst1\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|69 " "Warning: Converted tri-state buffer \"74373b:inst1\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|68 " "Warning: Converted tri-state buffer \"74373b:inst1\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|67 " "Warning: Converted tri-state buffer \"74373b:inst1\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "Warning: Bidir \"Data\" has no driver" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LIMIT GND " "Warning (13410): Pin \"LIMIT\" is stuck at GND" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 216 1000 1176 232 "LIMIT" "" } { 208 928 1000 224 "LIMIT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NOE " "Warning (15610): No output dependent on input pin \"NOE\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 232 -304 -136 248 "NOE" "" } { 224 -136 -80 240 "NOE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOP " "Warning (15610): No output dependent on input pin \"STOP\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 264 -304 -136 280 "STOP" "" } { 256 -136 -80 272 "STOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LS0 " "Warning (15610): No output dependent on input pin \"LS0\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 328 -304 -136 344 "LS0" "" } { 320 -136 -80 336 "LS0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LS1 " "Warning (15610): No output dependent on input pin \"LS1\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 352 -304 -136 368 "LS1" "" } { 344 -136 -80 360 "LS1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LS2 " "Warning (15610): No output dependent on input pin \"LS2\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 376 -304 -136 392 "LS2" "" } { 368 -136 -80 384 "LS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LS3 " "Warning (15610): No output dependent on input pin \"LS3\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 400 -304 -136 416 "LS3" "" } { 392 -136 -80 408 "LS3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_1_A " "Warning (15610): No output dependent on input pin \"ENC_1_A\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 448 -304 -136 464 "ENC_1_A" "" } { 440 -136 -80 456 "ENC_1_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_1_B " "Warning (15610): No output dependent on input pin \"ENC_1_B\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 472 -304 -136 488 "ENC_1_B" "" } { 464 -136 -80 480 "ENC_1_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_2_A " "Warning (15610): No output dependent on input pin \"ENC_2_A\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 496 -304 -136 512 "ENC_2_A" "" } { 488 -136 -80 504 "ENC_2_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_2_B " "Warning (15610): No output dependent on input pin \"ENC_2_B\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 520 -304 -136 536 "ENC_2_B" "" } { 512 -136 -80 528 "ENC_2_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_3_A " "Warning (15610): No output dependent on input pin \"ENC_3_A\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 544 -304 -136 560 "ENC_3_A" "" } { 536 -136 -80 552 "ENC_3_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENC_3_B " "Warning (15610): No output dependent on input pin \"ENC_3_B\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/FPGA/fpga/CPLD/xuat_xung.bdf" { { 568 -304 -136 584 "ENC_3_B" "" } { 560 -136 -80 576 "ENC_3_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Info: Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Info: Implemented 258 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/THESIS/FPGA/fpga/CPLD/test.map.smsg " "Info: Generated suppressed messages file F:/THESIS/FPGA/fpga/CPLD/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 17:27:35 2019 " "Info: Processing ended: Tue Dec 24 17:27:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
