###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       500497   # Number of WRITE/WRITEP commands
num_reads_done                 =      1030447   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       779268   # Number of read row buffer hits
num_read_cmds                  =      1030438   # Number of READ/READP commands
num_writes_done                =       500537   # Number of read requests issued
num_write_row_hits             =       406693   # Number of write row buffer hits
num_act_cmds                   =       347180   # Number of ACT commands
num_pre_cmds                   =       347151   # Number of PRE commands
num_ondemand_pres              =       320848   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9564271   # Cyles of rank active rank.0
rank_active_cycles.1           =      9412090   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       435729   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       587910   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1462018   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18930   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4942   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5770   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4237   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5431   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2119   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1600   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1162   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          651   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24132   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          136   # Write cmd latency (cycles)
write_latency[20-39]           =         1464   # Write cmd latency (cycles)
write_latency[40-59]           =         2107   # Write cmd latency (cycles)
write_latency[60-79]           =         3699   # Write cmd latency (cycles)
write_latency[80-99]           =         5777   # Write cmd latency (cycles)
write_latency[100-119]         =         8121   # Write cmd latency (cycles)
write_latency[120-139]         =        10786   # Write cmd latency (cycles)
write_latency[140-159]         =        13582   # Write cmd latency (cycles)
write_latency[160-179]         =        16423   # Write cmd latency (cycles)
write_latency[180-199]         =        19376   # Write cmd latency (cycles)
write_latency[200-]            =       419026   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       268913   # Read request latency (cycles)
read_latency[40-59]            =       106715   # Read request latency (cycles)
read_latency[60-79]            =       126569   # Read request latency (cycles)
read_latency[80-99]            =        64518   # Read request latency (cycles)
read_latency[100-119]          =        50470   # Read request latency (cycles)
read_latency[120-139]          =        44218   # Read request latency (cycles)
read_latency[140-159]          =        32347   # Read request latency (cycles)
read_latency[160-179]          =        26596   # Read request latency (cycles)
read_latency[180-199]          =        22527   # Read request latency (cycles)
read_latency[200-]             =       287566   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.49848e+09   # Write energy
read_energy                    =  4.15473e+09   # Read energy
act_energy                     =  9.49884e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.0915e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.82197e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96811e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87314e+09   # Active standby energy rank.1
average_read_latency           =      197.202   # Average read request latency (cycles)
average_interarrival           =      6.53171   # Average request interarrival latency (cycles)
total_energy                   =  2.06403e+10   # Total energy (pJ)
average_power                  =      2064.03   # Average power (mW)
average_bandwidth              =      13.0644   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       501908   # Number of WRITE/WRITEP commands
num_reads_done                 =      1018537   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       766715   # Number of read row buffer hits
num_read_cmds                  =      1018537   # Number of READ/READP commands
num_writes_done                =       501961   # Number of read requests issued
num_write_row_hits             =       408403   # Number of write row buffer hits
num_act_cmds                   =       347543   # Number of ACT commands
num_pre_cmds                   =       347513   # Number of PRE commands
num_ondemand_pres              =       322062   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516692   # Cyles of rank active rank.0
rank_active_cycles.1           =      9497490   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483308   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       502510   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1450768   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19682   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4995   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5773   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4249   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5330   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2197   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1610   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1133   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          649   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24129   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          230   # Write cmd latency (cycles)
write_latency[20-39]           =         2098   # Write cmd latency (cycles)
write_latency[40-59]           =         2383   # Write cmd latency (cycles)
write_latency[60-79]           =         4013   # Write cmd latency (cycles)
write_latency[80-99]           =         6085   # Write cmd latency (cycles)
write_latency[100-119]         =         8186   # Write cmd latency (cycles)
write_latency[120-139]         =        10960   # Write cmd latency (cycles)
write_latency[140-159]         =        13456   # Write cmd latency (cycles)
write_latency[160-179]         =        16911   # Write cmd latency (cycles)
write_latency[180-199]         =        19650   # Write cmd latency (cycles)
write_latency[200-]            =       417936   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       267086   # Read request latency (cycles)
read_latency[40-59]            =       106825   # Read request latency (cycles)
read_latency[60-79]            =       128996   # Read request latency (cycles)
read_latency[80-99]            =        65369   # Read request latency (cycles)
read_latency[100-119]          =        52022   # Read request latency (cycles)
read_latency[120-139]          =        44444   # Read request latency (cycles)
read_latency[140-159]          =        32492   # Read request latency (cycles)
read_latency[160-179]          =        26885   # Read request latency (cycles)
read_latency[180-199]          =        22630   # Read request latency (cycles)
read_latency[200-]             =       271785   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.50552e+09   # Write energy
read_energy                    =  4.10674e+09   # Read energy
act_energy                     =  9.50878e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.31988e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.41205e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93842e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92643e+09   # Active standby energy rank.1
average_read_latency           =      185.629   # Average read request latency (cycles)
average_interarrival           =      6.57672   # Average request interarrival latency (cycles)
total_energy                   =  2.06058e+10   # Total energy (pJ)
average_power                  =      2060.58   # Average power (mW)
average_bandwidth              =      12.9749   # Average bandwidth
