eagle_s20
13 3006 3476 29038 21083462 0 0
2.889 0.095 TOP_L2_SWITCH eagle_s20 BG256 Detail 11 10
clock: phy0_ref_clk
13 18858 572 4
Setup check
23 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
23 7.936000 1850 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
25 7.936000 23.336000 15.400000 14 18
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
85 8.080000 23.336000 15.256000 14 18
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.a[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
145 8.145000 23.336000 15.191000 14 16
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u10556.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u10557.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
201 7.936000 1850 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
203 7.936000 23.336000 15.400000 14 18
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
263 7.998000 23.336000 15.338000 14 16
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u10556.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u10557.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
319 8.080000 23.336000 15.256000 14 18
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.a[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
379 9.551000 1881 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
381 9.551000 23.336000 13.785000 12 16
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4] _al_u2823|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.a[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c5 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
437 9.683000 23.336000 13.653000 11 15
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[2] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c5 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
491 9.820000 23.336000 13.516000 12 16
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4] _al_u2823|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.a[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci



Hold check
547 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
549 0.369000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
551 0.369000 3.817000 4.186000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rsta


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
577 0.384000 22 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
579 0.384000 3.576000 3.960000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9]

Timing path: _al_u2942|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
_al_u2942|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
605 0.671000 3.576000 4.247000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3|_al_u3377.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3|_al_u3377.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
631 0.732000 3.576000 4.308000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[3]


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10
657 0.492000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10
659 0.492000 3.450000 3.942000 1 1
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.mi[1]



Recovery check
685 2
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
687 18.422000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
689 18.422000 23.202000 4.780000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
715 18.441000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
717 18.441000 23.202000 4.761000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
743 2
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
745 0.662000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
747 0.662000 3.626000 4.288000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
773 0.688000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
775 0.688000 3.626000 4.314000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy1_ref_clk
801 19824 576 4
Setup check
811 3
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
811 9.104000 1911 3
Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
813 9.104000 23.336000 14.232000 11 13
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] _al_u2780|_al_u2832.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.a[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
863 9.104000 23.336000 14.232000 11 13
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] _al_u2780|_al_u2832.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.a[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
913 9.236000 23.336000 14.100000 11 13
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] _al_u2780|_al_u2832.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.a[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[11] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.a[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
963 9.436000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
965 9.436000 23.336000 13.900000 12 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2780|_al_u2832.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1017 9.571000 23.336000 13.765000 12 16
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2780|_al_u2832.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1073 9.593000 23.336000 13.743000 12 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2780|_al_u2832.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1125 9.436000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1127 9.436000 23.336000 13.900000 12 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2780|_al_u2832.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1179 9.571000 23.336000 13.765000 12 16
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2780|_al_u2832.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1235 9.593000 23.336000 13.743000 12 14
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2780|_al_u2832.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci



Hold check
1287 3
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0
1289 0.454000 1 1
Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0|_al_u4073.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0|_al_u4073.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0
1291 0.454000 3.343000 3.797000 1 1
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.mi[0]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2
1317 0.475000 1 1
Timing path: _al_u2956|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk->PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2
_al_u2956|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk
PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2
1319 0.475000 3.343000 3.818000 1 1
PHY_RX_INTERFACE[1]$phy_rx/seq_reg[4] PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.mi[0]


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13
1345 0.480000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13
1347 0.480000 3.450000 3.930000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.mi[1]



Recovery check
1373 2
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1375 16.486000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1377 16.486000 23.121000 6.635000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1403 16.757000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1405 16.757000 23.121000 6.364000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
1431 2
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1433 2.046000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1435 2.046000 3.707000 5.753000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1461 2.261000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1463 2.261000 3.707000 5.968000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy2_ref_clk
1489 18994 572 4
Setup check
1499 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1499 8.451000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1501 8.451000 23.336000 14.885000 12 15
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] _al_u2795|_al_u3400.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1555 8.500000 23.336000 14.836000 11 16
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] _al_u2795|_al_u3400.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1611 8.512000 23.336000 14.824000 12 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] _al_u2795|_al_u3400.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u10580.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u10581.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1663 8.713000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1665 8.713000 23.336000 14.623000 12 16
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] _al_u2795|_al_u3400.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1721 8.818000 23.336000 14.518000 12 15
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] _al_u2795|_al_u3400.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1775 8.832000 23.336000 14.504000 12 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] _al_u2795|_al_u3400.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u10580.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1827 9.434000 1911 3
Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1829 9.434000 23.336000 13.902000 15 20
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6] _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5] _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[9] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.a[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1893 9.578000 23.336000 13.758000 15 20
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6] _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5] _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
1957 9.578000 23.336000 13.758000 15 20
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6] _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5] _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci



Hold check
2021 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10
2023 0.359000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10
2025 0.359000 3.450000 3.809000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/temp1[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.mi[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2051 0.417000 22 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b7.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b7.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2053 0.417000 3.576000 3.993000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[7]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u10570.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u10570.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2079 0.432000 3.576000 4.008000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2105 0.527000 3.576000 4.103000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[3]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6
2131 0.454000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b2.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b2.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6
2133 0.454000 3.343000 3.797000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/temp1[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6.mi[0]



Recovery check
2159 2
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2161 17.779000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2163 17.779000 23.202000 5.423000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2189 18.214000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2191 18.214000 23.202000 4.988000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
2217 2
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2219 0.860000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2221 0.860000 3.626000 4.486000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2247 1.281000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2249 1.281000 3.626000 4.907000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy3_ref_clk
2275 19030 574 4
Setup check
2285 3
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2285 8.248000 1850 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2287 8.248000 23.961000 15.713000 12 16
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] _al_u2805|_al_u2799.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2343 8.452000 23.961000 15.509000 11 16
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] _al_u2805|_al_u2799.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2399 8.537000 23.961000 15.424000 12 14
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] _al_u2805|_al_u2799.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2451 8.323000 1850 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2453 8.323000 24.042000 15.719000 12 14
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] _al_u2805|_al_u2799.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2505 8.618000 24.042000 15.424000 12 14
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] _al_u2805|_al_u2799.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2557 8.620000 24.042000 15.422000 12 16
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] _al_u2805|_al_u2799.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2613 9.453000 1911 3
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2615 9.453000 24.042000 14.589000 12 16
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] _al_u2869|_al_u2863.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2671 9.585000 24.042000 14.457000 12 16
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] _al_u2869|_al_u2863.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[9] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2727 9.588000 24.042000 14.454000 12 16
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.e[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] _al_u2869|_al_u2863.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci



Hold check
2783 3
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3
2785 0.359000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b6.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b6.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3
2787 0.359000 4.130000 4.489000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.mi[0]


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0
2813 0.492000 1 1
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0
2815 0.492000 4.130000 4.622000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.mi[0]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0
2841 0.493000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b5.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b5.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0
2843 0.493000 4.130000 4.623000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.mi[1]



Recovery check
2869 2
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2871 16.633000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2873 16.633000 23.827000 7.194000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2899 18.098000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2901 18.098000 23.908000 5.810000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
2927 2
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2929 0.973000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2931 0.973000 4.306000 5.279000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2957 2.159000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2959 2.159000 4.387000 6.546000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: raw_clock
2985 0 0 0

clock: pll_impl/pll_inst.clkc[0]
2996 21006608 26628 4
Setup check
3006 3
Endpoint: _al_u10301|soc/cpu/reg0_b27
3006 2.889000 239560 3
Timing path: reg1_b2|reg1_b1.clk->_al_u10301|soc/cpu/reg0_b27
reg1_b2|reg1_b1.clk
_al_u10301|soc/cpu/reg0_b27
3008 2.889000 22.642000 19.753000 13 13
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0]
rst_n_placeOpt_10 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0]
_al_u4910_o _al_u4911.c[1]
soc/cpu/mem_xfer _al_u9712|_al_u5370.a[0]
_al_u5370_o _al_u5375|_al_u5446.a[0]
_al_u5446_o _al_u10220|_al_u9651.a[0]
_al_u9651_o _al_u10261|_al_u9652.d[0]
_al_u9652_o _al_u10291|_al_u10225.d[1]
_al_u10291_o _al_u10294|_al_u10292.d[1]
_al_u10294_o _al_u10296.a[1]
_al_u10296_o _al_u10301|soc/cpu/reg0_b27.e[1]
_al_u10301_o _al_u10301|soc/cpu/reg0_b27.a[0]

Timing path: reg1_b2|reg1_b1.clk->_al_u10301|soc/cpu/reg0_b27
reg1_b2|reg1_b1.clk
_al_u10301|soc/cpu/reg0_b27
3058 2.889000 22.642000 19.753000 13 13
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0]
rst_n_placeOpt_10 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0]
_al_u4910_o _al_u4911.c[0]
soc/cpu/mem_xfer _al_u9712|_al_u5370.a[0]
_al_u5370_o _al_u5375|_al_u5446.a[0]
_al_u5446_o _al_u10220|_al_u9651.a[0]
_al_u9651_o _al_u10261|_al_u9652.d[0]
_al_u9652_o _al_u10291|_al_u10225.d[1]
_al_u10291_o _al_u10294|_al_u10292.d[1]
_al_u10294_o _al_u10296.a[1]
_al_u10296_o _al_u10301|soc/cpu/reg0_b27.e[1]
_al_u10301_o _al_u10301|soc/cpu/reg0_b27.a[0]

Timing path: reg1_b2|reg1_b1.clk->_al_u10301|soc/cpu/reg0_b27
reg1_b2|reg1_b1.clk
_al_u10301|soc/cpu/reg0_b27
3108 2.889000 22.642000 19.753000 13 13
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0]
rst_n_placeOpt_10 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0]
_al_u4910_o _al_u4911.c[1]
soc/cpu/mem_xfer _al_u9712|_al_u5370.a[0]
_al_u5370_o _al_u5375|_al_u5446.a[0]
_al_u5446_o _al_u10220|_al_u9651.a[0]
_al_u9651_o _al_u10261|_al_u9652.d[0]
_al_u9652_o _al_u10291|_al_u10225.d[1]
_al_u10291_o _al_u10294|_al_u10292.d[1]
_al_u10294_o _al_u10296.a[0]
_al_u10296_o _al_u10301|soc/cpu/reg0_b27.e[1]
_al_u10301_o _al_u10301|soc/cpu/reg0_b27.a[0]


Endpoint: soc/cpu/reg0_b21
3158 3.326000 506871 3
Timing path: soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk->soc/cpu/reg0_b21
soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk
soc/cpu/reg0_b21
3160 3.326000 22.723000 19.397000 15 15
iomem_addr[6] _al_u4634|_al_u3896.b[0]
_al_u3896_o _al_u3897|_al_u4455.d[1]
_al_u3897_o _al_u4641|_al_u3900.d[0]
_al_u3900_o _al_u3901|_al_u4862.b[0]
_al_u4862_o _al_u5361.a[0]
soc/n10[24]_lutinv _al_u5362|_al_u4915.b[1]
soc/mem_rdata[24]_lutinv _al_u5423|_al_u5363.a[0]
soc/cpu/mem_rdata_latched_noshuffle[24]_lutinv _al_u5366.a[1]
_al_u5366_o _al_u5367|soc/cpu/reg5_b8.a[1]
_al_u5367_o _al_u9644|_al_u9633.d[0]
_al_u9633_o _al_u10160.d[1]
_al_u10160_o _al_u10162.a[1]
_al_u10162_o _al_u10163.a[1]
_al_u10163_o _al_u10164|_al_u10161.c[1]
_al_u10164_o soc/cpu/reg0_b21.a[1]

Timing path: soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk->soc/cpu/reg0_b21
soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk
soc/cpu/reg0_b21
3214 3.326000 22.723000 19.397000 15 15
iomem_addr[6] _al_u4634|_al_u3896.b[0]
_al_u3896_o _al_u3897|_al_u4455.d[1]
_al_u3897_o _al_u4641|_al_u3900.d[0]
_al_u3900_o _al_u3901|_al_u4862.b[0]
_al_u4862_o _al_u5361.a[0]
soc/n10[24]_lutinv _al_u5362|_al_u4915.b[1]
soc/mem_rdata[24]_lutinv _al_u5423|_al_u5363.a[0]
soc/cpu/mem_rdata_latched_noshuffle[24]_lutinv _al_u5366.a[1]
_al_u5366_o _al_u5367|soc/cpu/reg5_b8.a[1]
_al_u5367_o _al_u9644|_al_u9633.d[0]
_al_u9633_o _al_u10160.d[1]
_al_u10160_o _al_u10162.a[1]
_al_u10162_o _al_u10163.a[0]
_al_u10163_o _al_u10164|_al_u10161.c[1]
_al_u10164_o soc/cpu/reg0_b21.a[1]

Timing path: soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk->soc/cpu/reg0_b21
soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk
soc/cpu/reg0_b21
3268 3.326000 22.723000 19.397000 15 15
iomem_addr[6] _al_u4634|_al_u3896.b[0]
_al_u3896_o _al_u3897|_al_u4455.d[1]
_al_u3897_o _al_u4641|_al_u3900.d[0]
_al_u3900_o _al_u3901|_al_u4862.b[0]
_al_u4862_o _al_u5361.a[0]
soc/n10[24]_lutinv _al_u5362|_al_u4915.b[1]
soc/mem_rdata[24]_lutinv _al_u5423|_al_u5363.a[0]
soc/cpu/mem_rdata_latched_noshuffle[24]_lutinv _al_u5366.a[1]
_al_u5366_o _al_u5367|soc/cpu/reg5_b8.a[1]
_al_u5367_o _al_u9644|_al_u9633.d[0]
_al_u9633_o _al_u10160.d[1]
_al_u10160_o _al_u10162.a[1]
_al_u10162_o _al_u10163.a[1]
_al_u10163_o _al_u10164|_al_u10161.c[1]
_al_u10164_o soc/cpu/reg0_b21.a[0]


Endpoint: _al_u9938|soc/cpu/reg7_b0
3322 3.410000 157754 3
Timing path: reg1_b2|reg1_b1.clk->_al_u9938|soc/cpu/reg7_b0
reg1_b2|reg1_b1.clk
_al_u9938|soc/cpu/reg7_b0
3324 3.410000 22.642000 19.232000 13 13
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0]
rst_n_placeOpt_10 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0]
_al_u4910_o _al_u4911.c[1]
soc/cpu/mem_xfer _al_u5223.a[1]
_al_u5223_o _al_u5218|soc/cpu/reg0_b6.e[0]
soc/cpu/mem_rdata_latched[6] _al_u9544|_al_u10198.a[1]
_al_u9544_o _al_u9654|_al_u9945.b[1]
_al_u9654_o _al_u10288|_al_u9658.a[0]
_al_u9658_o _al_u10176|_al_u9941.b[1]
_al_u10176_o _al_u10177|_al_u10268.b[1]
_al_u10177_o _al_u10178.a[1]
_al_u10178_o _al_u9938|soc/cpu/reg7_b0.a[0]

Timing path: reg1_b2|reg1_b1.clk->_al_u9938|soc/cpu/reg7_b0
reg1_b2|reg1_b1.clk
_al_u9938|soc/cpu/reg7_b0
3374 3.410000 22.642000 19.232000 13 13
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0]
rst_n_placeOpt_10 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0]
_al_u4910_o _al_u4911.c[1]
soc/cpu/mem_xfer _al_u5223.a[0]
_al_u5223_o _al_u5218|soc/cpu/reg0_b6.e[0]
soc/cpu/mem_rdata_latched[6] _al_u9544|_al_u10198.a[1]
_al_u9544_o _al_u9654|_al_u9945.b[1]
_al_u9654_o _al_u10288|_al_u9658.a[0]
_al_u9658_o _al_u10176|_al_u9941.b[1]
_al_u10176_o _al_u10177|_al_u10268.b[1]
_al_u10177_o _al_u10178.a[1]
_al_u10178_o _al_u9938|soc/cpu/reg7_b0.a[0]

Timing path: reg1_b2|reg1_b1.clk->_al_u9938|soc/cpu/reg7_b0
reg1_b2|reg1_b1.clk
_al_u9938|soc/cpu/reg7_b0
3424 3.410000 22.642000 19.232000 13 13
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0]
rst_n_placeOpt_10 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0]
_al_u4910_o _al_u4911.c[1]
soc/cpu/mem_xfer _al_u5223.a[1]
_al_u5223_o _al_u5218|soc/cpu/reg0_b6.e[0]
soc/cpu/mem_rdata_latched[6] _al_u9544|_al_u10198.a[1]
_al_u9544_o _al_u9654|_al_u9945.b[1]
_al_u9654_o _al_u10288|_al_u9658.a[0]
_al_u9658_o _al_u10176|_al_u9941.b[1]
_al_u10176_o _al_u10177|_al_u10268.b[1]
_al_u10177_o _al_u10178.a[0]
_al_u10178_o _al_u9938|soc/cpu/reg7_b0.a[0]



Hold check
3474 3
Endpoint: header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
3476 0.095000 79 3
Timing path: mac_dec/reg2_b106|mac_dec/reg2_b108.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
mac_dec/reg2_b106|mac_dec/reg2_b108.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
3478 0.095000 2.162000 2.257000 1 1
h_fifo_din[108] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[0]

Timing path: mac_dec/reg2_b105|mac_dec/reg2_b109.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
mac_dec/reg2_b105|mac_dec/reg2_b109.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
3504 0.095000 2.162000 2.257000 1 1
h_fifo_din[109] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[1]

Timing path: mac_dec/reg2_b104|mac_dec/reg2_b110.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
mac_dec/reg2_b104|mac_dec/reg2_b110.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108
3530 0.095000 2.162000 2.257000 1 1
h_fifo_din[110] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[2]


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3556 0.176000 92 3
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3558 0.176000 2.162000 2.338000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[9] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9]

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b7.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b7.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3584 0.289000 2.162000 2.451000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[8]

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3610 0.293000 2.162000 2.455000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
3636 0.184000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
3638 0.184000 2.403000 2.587000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_13 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb



Recovery check
3664 3
Endpoint: _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
3666 12.697000 6 3
Timing path: reg1_b2|reg1_b1.clk->_al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
reg1_b2|reg1_b1.clk
_al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
3668 12.697000 22.539000 9.842000 4 4
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr

Timing path: reg1_b4|reg1_b3.clk->_al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
reg1_b4|reg1_b3.clk
_al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
3700 12.976000 22.539000 9.563000 4 4
reset_cnt[4] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr

Timing path: reg1_b5_al_u10628.clk->_al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
reg1_b5_al_u10628.clk
_al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0
3732 13.321000 22.539000 9.218000 4 4
reset_cnt[5] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr


Endpoint: _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3764 12.842000 6 3
Timing path: reg1_b2|reg1_b1.clk->_al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
reg1_b2|reg1_b1.clk
_al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3766 12.842000 22.539000 9.697000 4 4
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr

Timing path: reg1_b4|reg1_b3.clk->_al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
reg1_b4|reg1_b3.clk
_al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3798 13.121000 22.539000 9.418000 4 4
reset_cnt[4] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr

Timing path: reg1_b5_al_u10628.clk->_al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
reg1_b5_al_u10628.clk
_al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3830 13.466000 22.539000 9.073000 4 4
reset_cnt[5] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr


Endpoint: _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
3862 12.965000 6 3
Timing path: reg1_b2|reg1_b1.clk->_al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
reg1_b2|reg1_b1.clk
_al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
3864 12.965000 22.539000 9.574000 4 4
reset_cnt[2] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr

Timing path: reg1_b4|reg1_b3.clk->_al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
reg1_b4|reg1_b3.clk
_al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
3896 13.244000 22.539000 9.295000 4 4
reset_cnt[4] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr

Timing path: reg1_b5_al_u10628.clk->_al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
reg1_b5_al_u10628.clk
_al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2
3928 13.589000 22.539000 8.950000 4 4
reset_cnt[5] _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1]
_al_u2755_o _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0]
rst_n_placeOpt_12 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n15 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr



Removal check
3960 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3962 0.409000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3964 0.409000 2.212000 2.621000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3990 0.415000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3992 0.415000 2.212000 2.627000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4018 0.494000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4020 0.494000 2.212000 2.706000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




Set input delay: , and 2ns min. 
4046 37 29 1
Hold check
4055 3
Endpoint: PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
4057 1.630000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
4059 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15
4086 5.378000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15
4088 5.378000 3.654000 9.032000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u4956|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15.ce


Endpoint: _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3
4119 5.514000 1 1
Timing path: PHY_CRS_DV[0]->_al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3
PHY_CRS_DV[0]
_al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3
4121 5.514000 3.654000 9.168000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u4956|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3.ce




Set input delay: , and 2ns min. 
4152 37 29 1
Hold check
4161 3
Endpoint: PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
4163 1.630000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
4165 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4192 3.579000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4194 3.579000 3.780000 7.359000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u3188|_al_u2961.b[0]
frame_fifo_rx_EOD_in[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
4225 3.775000 2 2
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
4227 3.775000 3.654000 7.429000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1]

Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
4256 4.750000 3.654000 8.404000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u3188|_al_u2961.b[0]
frame_fifo_rx_EOD_in[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1]




Set input delay: , and 2ns min. 
4287 37 29 1
Hold check
4296 3
Endpoint: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
4298 1.630000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
4300 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
4327 2.932000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
4329 2.932000 3.654000 6.586000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.e[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4358 3.153000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4360 3.153000 3.780000 6.933000 2 3
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] _al_u2975|_al_u2981.e[0]
frame_fifo_rx_EOD_in[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1]




Set input delay: , and 2ns min. 
4391 37 29 1
Hold check
4400 3
Endpoint: PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
4402 0.924000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
4404 0.924000 4.255000 5.179000 0 1
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg3_b9
4431 2.320000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg3_b9
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg3_b9
4433 2.320000 4.360000 6.680000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u3001|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[3]$phy_rx/mux12_b0_sel_is_4_o PHY_RX_INTERFACE[3]$phy_rx/reg3_b9.ce


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4464 2.518000 2 2
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4466 2.518000 4.360000 6.878000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1]

Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4495 3.565000 4.360000 7.925000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u3001|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.a[1]
frame_fifo_rx_EOD_in[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.a[1]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (48.001MHz)         17.944ns      55.729MHz        0.491ns      4746        0.000ns
	  phy3_ref_clk (50.000MHz)                      11.752ns      85.092MHz        0.488ns       170        0.000ns
	  phy2_ref_clk (50.000MHz)                      11.549ns      86.588MHz        0.399ns       145        0.000ns
	  phy1_ref_clk (50.000MHz)                      10.896ns      91.777MHz        0.399ns       144        0.000ns
	  phy0_ref_clk (50.000MHz)                      12.064ns      82.891MHz        0.399ns       142        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

