Warning: reg '\gen_normal_case.req_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:82.20-82.53.
Warning: reg '\gen_normal_case.req_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:82.20-82.53.
Warning: reg '\gen_normal_case.req_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:82.20-82.53.
Warning: reg '\gen_normal_case.req_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:90.20-90.38.
Warning: reg '\gen_normal_case.idx_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:83.20-83.46.
Warning: reg '\gen_normal_case.data_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:84.20-84.54.
Warning: reg '\gen_normal_case.idx_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:83.20-83.46.
Warning: reg '\gen_normal_case.data_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:84.20-84.54.
Warning: reg '\gen_normal_case.idx_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:83.20-83.46.
Warning: reg '\gen_normal_case.data_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:84.20-84.54.
Warning: reg '\gen_normal_case.idx_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:91.20-91.38.
Warning: reg '\gen_normal_case.data_tree' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/prim_arbiter_fixed.sv:92.20-92.38.
Generating RTLIL representation for module `$paramod$f948c551fdf7ad3e5a9a66eff71d162b9f034afc\prim_packer'.
Generating RTLIL representation for module `\kmac'.
Warning: reg '\cmd_q' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:376.12-376.54.
Warning: reg '\sw_cmd' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:380.10-380.49.
Warning: reg '\sw_key_len' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:468.10-468.51.
Warning: reg '\entropy_mode' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:492.10-492.77.
Warning: reg '\reg_sha3_mode' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:518.10-518.82.
Warning: reg '\reg_keccak_strength' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:519.10-519.93.
Warning: reg '\kmac_st' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:654.10-654.43.
Warning: reg '\hw2reg' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac.sv:425.12-425.94.
Generating RTLIL representation for module `$paramod\prim_subreg_arb\DW=s32'00000000000000000000000000000001\SWACCESS=3'000'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_dec'.
Generating RTLIL representation for module `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender'.
Generating RTLIL representation for module `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg'.
Generating RTLIL representation for module `$paramod$12cd9a00bca1bd611f31b5708b2453705ceb784d\kmac_msgfifo'.
Warning: reg '\fifo_wdata' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_msgfifo.sv:125.10-125.40.
Generating RTLIL representation for module `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_diff_decode\AsyncOn=1'1'.
Generating RTLIL representation for module `$paramod$e0ab2d89b8239137696523d278a3ed4114d151f7\sha3'.
Warning: reg '\sha3_fsm_o' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3.sv:179.10-179.39.
Warning: reg '\st' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3.sv:189.10-189.45.
Generating RTLIL representation for module `$paramod$00e04c255e2b07a0a10c809b185cb22a73c4803d\prim_subreg'.
Generating RTLIL representation for module `$paramod$31bf117a2b4fc2adfa866b422823a0fa356d5af6\kmac_staterd'.
Generating RTLIL representation for module `$paramod\prim_subreg_arb\DW=s32'00000000000000000000000000000011\SWACCESS=3'000'.
Generating RTLIL representation for module `$paramod$3f1434d5cb5bde4d951cb2bdde5b6eb9ed656a50\sha3pad'.
Warning: wire '\keccak_data_o' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3pad.sv:541.19-541.45.
Warning: wire '\keccak_data_o' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3pad.sv:542.19-542.46.
Warning: wire '\keccak_data_o' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3pad.sv:543.19-543.47.
Warning: wire '\keccak_data_o' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3pad.sv:544.19-544.51.
Warning: wire '\keccak_data_o' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/sha3pad.sv:547.17-547.46.
Generating RTLIL representation for module `$paramod$55e81a2dc87868019d377ed56b6889698ae0fc5f\prim_sparse_fsm_flop'.
Generating RTLIL representation for module `$paramod$5755efb32c87938e14bafc2f070f8a5fa9b9820d\prim_subreg'.
Generating RTLIL representation for module `$paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$a531878d40f2062c900e0c0728689731ecc55121\prim_slicer'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$f035f191c24614fa1ecbfc2b98386fb934aceabd\tlul_socket_1n'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_dec'.
Generating RTLIL representation for module `$paramod$a2d6114115ac8a3a81e7a694822f7830963d419d\prim_subreg_shadow'.
Generating RTLIL representation for module `$paramod$54cd7629743e69818aae03ac3bab1dec0a8e5dd8\prim_edn_req'.
Generating RTLIL representation for module `\prim_sync_reqack'.
Generating RTLIL representation for module `$paramod$b5c8e9873020342525056ad27d05bd747b217932\prim_flop'.
Generating RTLIL representation for module `$paramod$6e6c34710158c137475607eb0fd5c2150f56d015\prim_alert_sender'.
Generating RTLIL representation for module `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg_shadow'.
Generating RTLIL representation for module `$paramod$27fe2cb0ad6b02292ec92efabd787593667eabcb\prim_flop'.
Generating RTLIL representation for module `$paramod$1232de8c2fe4fff6a75b5663758d1bf50afa3825\prim_generic_flop'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `$paramod$6cdcf228970ecbcc4a65a6e23f928027b724c3af\prim_flop'.
Generating RTLIL representation for module `$paramod$e27aa4425b46a266efc81d4be4e4e1e94f53c97e\prim_flop'.
Generating RTLIL representation for module `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1'.
Generating RTLIL representation for module `$paramod$7d3a8be7f91952d3f9f12853498eb850a23c4a69\prim_flop'.
Generating RTLIL representation for module `$paramod$f2ba68533db9797100606a1aae19f6b92b949e96\prim_sparse_fsm_flop'.
Generating RTLIL representation for module `$paramod$9147cb444b13d0831913e259278639804e25d9e0\kmac_core'.
Warning: reg '\encode_keylen' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_core.sv:315.12-315.33.
Warning: reg '\unused_mode' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_core.sv:143.10-143.30.
Warning: reg '\st' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_core.sv:154.10-154.38.
Warning: Replacing memory \encoded_key with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_core.sv:329
Warning: Replacing memory \encoded_key_block with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_core.sv:360
Warning: Replacing memory \encode_keylen with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/kmac_core.sv:305
Generating RTLIL representation for module `$paramod$4ffd1d68c9a89b3988062f217fa32a69ff4cf3ad\prim_flop'.
Generating RTLIL representation for module `$paramod$11aa6ea04fa40b8db26e4b858c1d7aae7e7a888e\prim_generic_flop'.
Generating RTLIL representation for module `$paramod$07bc6416ea52823a0338d7626939811cc97f2636\prim_sparse_fsm_flop'.
Generating RTLIL representation for module `$paramod$e5ceb73e18f266090a09bc8024cb9d063e41e240\prim_flop'.
Generating RTLIL representation for module `$paramod$466a8355656f04fd491cc669d43aa495b34a4842\prim_generic_flop'.
Generating RTLIL representation for module `$paramod$8290bfbd8cb7b92a38cd29c92512c5abd9382a61\prim_buf'.
Generating RTLIL representation for module `$paramod$9bfa38767964f4aea18daf1232b31242008f2a18\prim_count'.
Generating RTLIL representation for module `$paramod$d80f64e0a0d25359afb7cdad40b20315f4e683b8\prim_flop'.
Generating RTLIL representation for module `$paramod$1ce2bd6bed0feef714096152c3f9032e5fbb270b\prim_sparse_fsm_flop'.
Generating RTLIL representation for module `$paramod$5339239007c178ff092f8c131525ad5004629e9e\prim_dom_and_2share'.
Generating RTLIL representation for module `$paramod$ffb8bae54f48cb19144bede66b6adcab7479779a\prim_sparse_fsm_flop'.
Generating RTLIL representation for module `$paramod$7c1382b3300e667dc5a62e2daf579e30cbd323c5\prim_generic_flop'.
Generating RTLIL representation for module `$paramod$dfd0bea71b759a6a2e4b5d2541b63fdbb2d18614\prim_generic_flop'.
Generating RTLIL representation for module `$paramod$0e5fb7e80ca634c6199605564999764fbe0554c5\prim_slicer'.
Generating RTLIL representation for module `$paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf'.
Generating RTLIL representation for module `$paramod$f1cfbc895380375bc0e5824d53e06e114e86659e\keccak_round'.
Warning: reg '\keccak_st' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/keccak_round.sv:188.10-188.47.
Generating RTLIL representation for module `$paramod$94d0dc5d4fe81d736cf1932522df6e6aba627cdb\keccak_2share'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/kmac/rtl/keccak_2share.sv:172: ERROR: Failed to detect width for identifier \sheet_t!
ERROR: ANL: Design kmac analysis failed
ERROR: ANL: Design kmac analysis failed
Design kmac analysis failedDesign kmac analysis failed
    while executing
"analyze"
    (file "../raptor_tcl.tcl" line 89)
