module fsm_xyz1(
    input clk, input rst, output reg [2:0] xyz
)
    //Mapping states
    parameter s0 = 2'b00;
    parameter s1 = 2'b01;
    parameter s2 = 2'b10;
    parameter s3 = 2'b11;

    //States Variables 
    reg [1:0] currState;
    reg [1:0] nextState; 

    //States Register (REG -> Sequential Logic) 
    always @(posedge clk, posedge rst) begin
        if (rst == 1'b1) begin
            currState <= s0; 
        end else begin
            currState <= nextState;
        end
    end 

    //Next State Logic (COMB -> Combinational Logic)
    always @(*) begin
        nextState = currState; 
        case(currState)
            s0: begin
                nextState = s1; 
                xyz = 3b'000;
            end
            s1: begin
                nextState = s2;
                xyz = 3b'001;
            end
            s2: begin
                nextState = s3;
                xyz = 3b'010;
            end
            s3: begin
                nextState = s0;
                xyz = 3b'100;
            end
        endcase 
    end
endmodule