
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18036 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 432.820 ; gain = 100.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/instruction_fetch.v:24]
INFO: [Synth 8-3876] $readmem data file 'hexcode.txt' is read successfully [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/instruction_fetch.v:33]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (1#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/instruction_fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/control.v:24]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/control.v:24]
INFO: [Synth 8-6157] synthesizing module 'make_imm' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/make_imm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'make_imm' (3#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/make_imm.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'Memory_RW' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/Memory_RW.v:24]
INFO: [Synth 8-3876] $readmem data file 'data.txt' is read successfully [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/Memory_RW.v:38]
WARNING: [Synth 8-567] referenced signal 'ren' should be on the sensitivity list [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/Memory_RW.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Memory_RW' (5#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/Memory_RW.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_write_choice' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/register_file.v:25]
INFO: [Synth 8-6155] done synthesizing module 'reg_write_choice' (6#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/register_file.v:25]
INFO: [Synth 8-6157] synthesizing module 'register_file' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/register_file.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/register_file.v:42]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (8#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'npc' [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/npc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'npc' (9#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/npc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [E:/vivado/projects/RISCV_CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[6]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[5]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[4]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[3]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[2]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[1]
WARNING: [Synth 8-3331] design make_imm has unconnected port code[0]
WARNING: [Synth 8-3331] design make_imm has unconnected port ExtOp[1]
WARNING: [Synth 8-3331] design make_imm has unconnected port ExtOp[0]
WARNING: [Synth 8-3331] design control has unconnected port code[24]
WARNING: [Synth 8-3331] design control has unconnected port code[23]
WARNING: [Synth 8-3331] design control has unconnected port code[22]
WARNING: [Synth 8-3331] design control has unconnected port code[21]
WARNING: [Synth 8-3331] design control has unconnected port code[20]
WARNING: [Synth 8-3331] design control has unconnected port code[19]
WARNING: [Synth 8-3331] design control has unconnected port code[18]
WARNING: [Synth 8-3331] design control has unconnected port code[17]
WARNING: [Synth 8-3331] design control has unconnected port code[16]
WARNING: [Synth 8-3331] design control has unconnected port code[15]
WARNING: [Synth 8-3331] design control has unconnected port code[11]
WARNING: [Synth 8-3331] design control has unconnected port code[10]
WARNING: [Synth 8-3331] design control has unconnected port code[9]
WARNING: [Synth 8-3331] design control has unconnected port code[8]
WARNING: [Synth 8-3331] design control has unconnected port code[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.988 ; gain = 156.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.988 ; gain = 156.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.988 ; gain = 156.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "im" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ExtOp1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.988 ; gain = 156.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  22 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module instruction_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  22 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Memory_RW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module reg_write_choice 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module npc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "reg_write_chooser/0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 778.535 ; gain = 446.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 778.535 ; gain = 446.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.539 ; gain = 446.562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 897.773 ; gain = 578.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/projects/RISCV_CPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 14:50:22 2023...
