# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Kmeans_MuxRamMemoryAddr_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Lucas/Desktop/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:15:32 on Apr 12,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Lucas/Desktop/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Kmeans_MuxRamMemoryAddr
# -- Compiling architecture arch of Kmeans_MuxRamMemoryAddr
# ** Error: C:/Users/Lucas/Desktop/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd(45): (vcom-1339) Selected signal assignment choices cover only 8 out of 729 cases.
# 
# ** Error: C:/Users/Lucas/Desktop/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd(62): (vcom-1339) Selected signal assignment choices cover only 8 out of 729 cases.
# 
# ** Error: C:/Users/Lucas/Desktop/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd(78): VHDL Compiler exiting
# End time: 11:15:32 on Apr 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Kmeans_MuxRamMemoryAddr_run_msim_rtl_vhdl.do line 8
# C:/altera/16.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Lucas/Desktop/Kmeans_Processador/Kmeans_MuxRamMemoryAddr/Kmeans_MuxRamMemoryAddr.vhd}"
# Load canceled
