
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-171ECO5

Implementation : synthesis

# Written on Tue Jan  4 12:41:30 2022

##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      "D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\designer\TOP\synthesis.fdc"




##### SUMMARY ############################################################

Found 3 issues in 3 out of 5 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |     10.000           |     No paths         |     No paths         |     No paths                         
System                                        OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
System                                        FlashFreeze_SB_0/CCC_0/GL0                    |     10.000           |     No paths         |     No paths         |     No paths                         
System                                        led_blink|clkout_inferred_clock               |     10.000           |     No paths         |     No paths         |     No paths                         
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     FlashFreeze_SB_0/CCC_0/GL0                    |     10.000           |     No paths         |     No paths         |     No paths                         
FlashFreeze_SB_0/CCC_0/GL0                    OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     |     10.000           |     No paths         |     No paths         |     No paths                         
FlashFreeze_SB_0/CCC_0/GL0                    FlashFreeze_SB_0/CCC_0/GL0                    |     10.000           |     No paths         |     No paths         |     No paths                         
led_blink|clkout_inferred_clock               led_blink|clkout_inferred_clock               |     10.000           |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:CAM_PWDN_O
p:DATA_I[0]
p:DATA_I[1]
p:DATA_I[2]
p:DATA_I[3]
p:DATA_I[4]
p:DATA_I[5]
p:DATA_I[6]
p:DATA_I[7]
p:DEVRST_N_0
p:FF_Entry_SW
p:Fabric_Active
p:H_REF_I
p:INIT_DONE
p:LCD_RST_O
p:PCLK_I
p:RX
p:SCL (bidir end point)
p:SCL (bidir start point)
p:SDA (bidir end point)
p:SDA (bidir start point)
p:SW_output
p:TX
p:V_SYNC_I
p:Wake_On_Change_SW
p:cs_o
p:data_o[0]
p:data_o[1]
p:data_o[2]
p:data_o[3]
p:data_o[4]
p:data_o[5]
p:data_o[6]
p:data_o[7]
p:led[0]
p:led[1]
p:rd_o
p:rs_o
p:wr_o


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

create_generated_clock -name FlashFreeze_SB_0/CCC_0/GL0 -multiply_by 24 -divide_by 12 -source [get_pins { FlashFreeze_SB_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FlashFreeze_SB_0.CCC_0.CCC_INST.GL0 }]
	@W:MT686:"d:/time_eternity/desktop_download_doc_pic_vid_music/desktop/industrie_and_space/pro/image_processing_with_low_power_demo/hf10_ov7725_lcd_ff/designer/top/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FlashFreeze_SB_0/CCC_0/GL0
create_generated_clock -name FlashFreeze_SB_0/CCC_0/GL1 -multiply_by 24 -divide_by 50 -source [get_pins { FlashFreeze_SB_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FlashFreeze_SB_0.CCC_0.CCC_INST.GL1 }]
	@W:MT686:"d:/time_eternity/desktop_download_doc_pic_vid_music/desktop/industrie_and_space/pro/image_processing_with_low_power_demo/hf10_ov7725_lcd_ff/designer/top/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock FlashFreeze_SB_0/CCC_0/GL1
set_false_path -through [get_pins { FlashFreeze_SB_0.FlashFreeze_SB_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"d:/time_eternity/desktop_download_doc_pic_vid_music/desktop/industrie_and_space/pro/image_processing_with_low_power_demo/hf10_ov7725_lcd_ff/designer/top/synthesis.fdc":10:0:10:0|Timing constraint (through [get_pins { FlashFreeze_SB_0.FlashFreeze_SB_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
