<dec f='llvm/lldb/source/Utility/ARM64_DWARF_Registers.h' l='81' type='64'/>
<doc f='llvm/lldb/source/Utility/ARM64_DWARF_Registers.h' l='80'>// V0-V31 (128 bit vector registers)</doc>
<use f='llvm/lldb/source/Plugins/Process/Utility/RegisterInfos_arm64.h' l='601'/>
<use f='llvm/lldb/source/Plugins/Process/Utility/RegisterContextDarwin_arm64.cpp' l='775' c='_ZN27RegisterContextDarwin_arm6435ConvertRegisterKindToRegisterNumberEN4lldb12RegisterKindEj'/>
<use f='llvm/lldb/source/Plugins/Process/Utility/RegisterInfos_arm64_sve.h' l='410'/>
<use f='llvm/lldb/source/Plugins/Process/minidump/RegisterContextMinidump_ARM64.cpp' l='421' macro='1'/>
<use f='llvm/lldb/source/Plugins/Process/minidump/RegisterContextMinidump_ARM64.cpp' l='421' macro='1'/>
