library Ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity exp_s_alu is
port(sel:in std_logic_vector(3 downto 0);
a,b:in std_logic_vector(7 downto 0);
c:out std_logic_vector(7 downto 0));
end exp_s_alu;
architecture rtl of exp_s_alu is
begin
c<=(others=>'0') when sel=x"0" else 
	a and b when sel=x"0" else
	a or b when sel=x"0" else
	not a when sel=x"0" else
	a xnor b when sel=x"0" else
	a xor b when sel=x"0" else
	a+b when sel=x"0" else
	a-b when sel=x"0" else
	a+b-((not a)and b)+b when sel=x"0" else
	not((a xnor b)-(a xor b))+1 when sel=x"0" else
	(others=>'Z');
end rtl;	