TimeQuest Timing Analyzer report for lab6q
Sun Dec 15 15:15:17 2019
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Clk'
 12. Slow 1200mV 85C Model Hold: 'Clk'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'Clk'
 26. Slow 1200mV 0C Model Hold: 'Clk'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'Clk'
 39. Fast 1200mV 0C Model Hold: 'Clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Fast 1200mV 0C Model Metastability Report
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Slow Corner Signal Integrity Metrics
 54. Fast Corner Signal Integrity Metrics
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab6q                                                           ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 162.71 MHz ; 162.71 MHz      ; Clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clk   ; -2.573 ; -18.881            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 0.358 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clk   ; -3.000 ; -18.000                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.573 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.160      ;
; -2.573 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.160      ;
; -2.573 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.160      ;
; -2.573 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.160      ;
; -2.420 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.007      ;
; -2.420 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.007      ;
; -2.420 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.007      ;
; -2.420 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 3.007      ;
; -2.095 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.682      ;
; -2.095 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.682      ;
; -2.095 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.682      ;
; -2.095 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.682      ;
; -2.041 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.628      ;
; -2.041 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.628      ;
; -2.041 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.628      ;
; -2.041 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 2.628      ;
; -1.653 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.586      ;
; -1.500 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.433      ;
; -1.212 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.799      ;
; -1.212 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.799      ;
; -1.212 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.799      ;
; -1.212 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.799      ;
; -1.175 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.108      ;
; -1.145 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.078      ;
; -1.134 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.721      ;
; -1.134 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.721      ;
; -1.134 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.721      ;
; -1.134 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.092      ; 1.721      ;
; -0.915 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.848      ;
; -0.912 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.845      ;
; -0.905 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.839      ;
; -0.899 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.833      ;
; -0.835 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.768      ;
; -0.831 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.764      ;
; -0.673 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.607      ;
; -0.673 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.607      ;
; -0.673 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.607      ;
; -0.673 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.607      ;
; -0.636 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.570      ;
; -0.600 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.532      ;
; -0.593 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.527      ;
; -0.588 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.520      ;
; -0.582 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.514      ;
; -0.582 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.514      ;
; -0.571 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.855      ;
; -0.571 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.855      ;
; -0.515 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.449      ;
; -0.507 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.439      ;
; -0.488 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.421      ;
; -0.484 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.417      ;
; -0.477 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.411      ;
; -0.466 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.750      ;
; -0.466 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.750      ;
; -0.466 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.398      ;
; -0.453 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.386      ;
; -0.450 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.383      ;
; -0.414 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.347      ;
; -0.410 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.343      ;
; -0.409 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 1.000        ; -0.428     ; 0.976      ;
; -0.408 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 1.000        ; -0.428     ; 0.975      ;
; -0.370 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.304      ;
; -0.232 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.166      ;
; -0.190 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.122      ;
; -0.143 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.427      ;
; -0.143 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.427      ;
; -0.111 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.395      ;
; -0.111 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.395      ;
; -0.083 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.017      ;
; -0.079 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 1.013      ;
; -0.077 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 1.009      ;
; -0.073 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.006      ;
; -0.069 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 1.002      ;
; -0.061 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.345      ;
; -0.061 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.289      ; 1.345      ;
; -0.052 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 0.984      ;
; -0.005 ; CONTR_AUTO:controller|Enable                                                                                 ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 0.938      ;
; -0.004 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.062     ; 0.937      ;
; 0.197  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 1.000        ; -0.062     ; 0.736      ;
; 0.221  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.063     ; 0.711      ;
; 0.296  ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 1.000        ; -0.062     ; 0.637      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.390 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.610      ;
; 0.408 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.627      ;
; 0.568 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.786      ;
; 0.571 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.587 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.807      ;
; 0.597 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.816      ;
; 0.600 ; CONTR_AUTO:controller|Enable                                                                                 ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.819      ;
; 0.604 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.822      ;
; 0.610 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.428      ; 1.195      ;
; 0.610 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.829      ;
; 0.610 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.428      ; 1.195      ;
; 0.615 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.834      ;
; 0.675 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.259      ;
; 0.675 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.259      ;
; 0.698 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.918      ;
; 0.729 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.313      ;
; 0.729 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.313      ;
; 0.737 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.955      ;
; 0.845 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 1.065      ;
; 0.857 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 1.077      ;
; 0.859 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 1.079      ;
; 0.871 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.089      ;
; 0.873 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.091      ;
; 0.896 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.114      ;
; 0.930 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 0.000        ; -0.289     ; 0.798      ;
; 0.955 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 1.175      ;
; 0.965 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 0.000        ; -0.289     ; 0.833      ;
; 0.969 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 1.189      ;
; 0.976 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 1.195      ;
; 0.979 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.062      ; 1.198      ;
; 0.983 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.201      ;
; 0.985 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.063      ; 1.205      ;
; 1.015 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.599      ;
; 1.015 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.599      ;
; 1.025 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.243      ;
; 1.040 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.258      ;
; 1.043 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.261      ;
; 1.049 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.267      ;
; 1.051 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.269      ;
; 1.053 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.271      ;
; 1.099 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.683      ;
; 1.099 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.683      ;
; 1.171 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.389      ;
; 1.281 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.499      ;
; 1.383 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.601      ;
; 1.386 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.604      ;
; 1.388 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 0.000        ; 0.062      ; 1.607      ;
; 1.388 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.062      ; 1.607      ;
; 1.388 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.062      ; 1.607      ;
; 1.388 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.062      ; 1.607      ;
; 1.440 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.658      ;
; 1.468 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.686      ;
; 1.472 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.690      ;
; 1.624 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.842      ;
; 1.702 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 1.920      ;
; 1.813 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.708      ;
; 1.813 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.708      ;
; 1.813 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.708      ;
; 1.813 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.708      ;
; 1.913 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.808      ;
; 1.913 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.808      ;
; 1.913 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.808      ;
; 1.913 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.218      ; 1.808      ;
; 2.057 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 1.951      ;
; 2.057 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 1.951      ;
; 2.057 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 1.951      ;
; 2.057 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 1.951      ;
; 2.411 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.305      ;
; 2.411 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.305      ;
; 2.411 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.305      ;
; 2.411 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.305      ;
; 2.630 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.524      ;
; 2.630 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.524      ;
; 2.630 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.524      ;
; 2.630 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.524      ;
; 2.673 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.567      ;
; 2.673 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.567      ;
; 2.673 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.567      ;
; 2.673 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.217      ; 2.567      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Ready|clk                                                                                         ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s3|clk                                                                              ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                                                                  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Busy|clk                                                                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Enable|clk                                                                                        ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s0|clk                                                                              ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s1|clk                                                                              ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; kept_value|clk                                                                                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                              ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                                                                    ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                                                                      ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; 0.456  ; 0.640        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; 0.456  ; 0.640        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; 0.456  ; 0.640        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; 0.456  ; 0.640        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                                                                  ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                                                                    ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                                                                      ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Busy|clk                                                                                          ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Enable|clk                                                                                        ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s0|clk                                                                              ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s1|clk                                                                              ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                              ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; kept_value|clk                                                                                               ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                                                                  ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Ready|clk                                                                                         ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s3|clk                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Din[*]    ; Clk        ; 3.350 ; 3.758 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; 2.947 ; 3.421 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; 3.350 ; 3.758 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; 2.859 ; 3.327 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; 2.688 ; 3.177 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; 2.995 ; 3.455 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; 3.005 ; 3.454 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; 2.900 ; 3.309 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; 2.477 ; 2.963 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; 2.063 ; 2.519 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; 2.440 ; 2.915 ; Rise       ; Clk             ;
; R         ; Clk        ; 2.835 ; 3.220 ; Rise       ; Clk             ;
; Start     ; Clk        ; 2.769 ; 3.208 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; 3.769 ; 4.177 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; 3.342 ; 3.840 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; 3.769 ; 4.177 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; 3.254 ; 3.746 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; 3.083 ; 3.596 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; 3.390 ; 3.874 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; 3.424 ; 3.873 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; 3.295 ; 3.728 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; 2.872 ; 3.382 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; 2.458 ; 2.938 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; 2.835 ; 3.334 ; Fall       ; Clk             ;
; R         ; Clk        ; 3.255 ; 3.600 ; Fall       ; Clk             ;
; Start     ; Clk        ; 3.149 ; 3.628 ; Fall       ; Clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Din[*]    ; Clk        ; -1.670 ; -2.104 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; -2.497 ; -2.922 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; -2.856 ; -3.245 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; -2.409 ; -2.830 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; -2.270 ; -2.736 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; -2.556 ; -2.983 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; -2.537 ; -2.982 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; -2.476 ; -2.862 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; -2.068 ; -2.529 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; -1.670 ; -2.104 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; -2.033 ; -2.485 ; Rise       ; Clk             ;
; R         ; Clk        ; -1.543 ; -1.947 ; Rise       ; Clk             ;
; Start     ; Clk        ; -1.198 ; -1.579 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; -2.162 ; -2.631 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; -2.989 ; -3.449 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; -3.348 ; -3.737 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; -2.901 ; -3.357 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; -2.762 ; -3.263 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; -3.048 ; -3.510 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; -3.029 ; -3.474 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; -2.968 ; -3.389 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; -2.560 ; -3.056 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; -2.162 ; -2.631 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; -2.525 ; -3.012 ; Fall       ; Clk             ;
; R         ; Clk        ; -2.255 ; -2.580 ; Fall       ; Clk             ;
; Start     ; Clk        ; -2.093 ; -2.557 ; Fall       ; Clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 5.870 ; 5.908 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 6.250 ; 6.289 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 7.794 ; 7.789 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 7.337 ; 7.258 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 7.286 ; 7.273 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 7.791 ; 7.694 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 7.791 ; 7.696 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 7.756 ; 7.717 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 7.794 ; 7.677 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 7.735 ; 7.789 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 5.745 ; 5.781 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 6.110 ; 6.146 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 6.849 ; 6.782 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 6.851 ; 6.784 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 6.849 ; 6.782 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 7.313 ; 7.236 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 7.285 ; 7.203 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 7.323 ; 7.221 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 7.285 ; 7.211 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 7.222 ; 7.297 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 181.88 MHz ; 181.88 MHz      ; Clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -2.249 ; -15.512           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -18.000                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.249 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.842      ;
; -2.249 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.842      ;
; -2.249 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.842      ;
; -2.249 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.842      ;
; -2.098 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.691      ;
; -2.098 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.691      ;
; -2.098 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.691      ;
; -2.098 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.691      ;
; -1.826 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.419      ;
; -1.826 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.419      ;
; -1.826 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.419      ;
; -1.826 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.419      ;
; -1.779 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.372      ;
; -1.779 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.372      ;
; -1.779 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.372      ;
; -1.779 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 2.372      ;
; -1.373 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 2.313      ;
; -1.222 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 2.162      ;
; -1.021 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.614      ;
; -1.021 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.614      ;
; -1.021 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.614      ;
; -1.021 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.614      ;
; -0.956 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.549      ;
; -0.956 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.549      ;
; -0.956 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.549      ;
; -0.956 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.098      ; 1.549      ;
; -0.950 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.890      ;
; -0.937 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.877      ;
; -0.727 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.667      ;
; -0.724 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.664      ;
; -0.688 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.628      ;
; -0.670 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.610      ;
; -0.659 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.599      ;
; -0.655 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.595      ;
; -0.502 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.442      ;
; -0.469 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.409      ;
; -0.434 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.374      ;
; -0.416 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.356      ;
; -0.409 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.349      ;
; -0.405 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.345      ;
; -0.398 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.657      ;
; -0.398 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.657      ;
; -0.391 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.331      ;
; -0.350 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.290      ;
; -0.343 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.283      ;
; -0.340 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.599      ;
; -0.340 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.599      ;
; -0.325 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.265      ;
; -0.321 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.261      ;
; -0.316 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.256      ;
; -0.306 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.246      ;
; -0.305 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.245      ;
; -0.303 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.243      ;
; -0.268 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 1.000        ; -0.387     ; 0.876      ;
; -0.266 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 1.000        ; -0.387     ; 0.874      ;
; -0.257 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.197      ;
; -0.253 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.193      ;
; -0.222 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.162      ;
; -0.091 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 1.031      ;
; -0.050 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.990      ;
; -0.026 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.285      ;
; -0.026 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.285      ;
; 0.021  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.238      ;
; 0.021  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.238      ;
; 0.038  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.902      ;
; 0.042  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.898      ;
; 0.045  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.895      ;
; 0.047  ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.893      ;
; 0.051  ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.889      ;
; 0.059  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.881      ;
; 0.064  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.195      ;
; 0.064  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 1.195      ;
; 0.101  ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.839      ;
; 0.108  ; CONTR_AUTO:controller|Enable                                                                                 ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.832      ;
; 0.279  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.661      ;
; 0.301  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.639      ;
; 0.378  ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 1.000        ; -0.055     ; 0.562      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.348 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.547      ;
; 0.362 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.561      ;
; 0.508 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.707      ;
; 0.515 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.527 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.726      ;
; 0.535 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.734      ;
; 0.539 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.738      ;
; 0.542 ; CONTR_AUTO:controller|Enable                                                                                 ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.741      ;
; 0.547 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.746      ;
; 0.551 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.750      ;
; 0.559 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.090      ;
; 0.559 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.090      ;
; 0.621 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.152      ;
; 0.621 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.152      ;
; 0.637 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.836      ;
; 0.653 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.184      ;
; 0.653 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.184      ;
; 0.670 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.869      ;
; 0.760 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.960      ;
; 0.768 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.967      ;
; 0.772 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.779 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.978      ;
; 0.821 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.020      ;
; 0.838 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 0.000        ; -0.264     ; 0.718      ;
; 0.849 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.048      ;
; 0.857 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.056      ;
; 0.868 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.067      ;
; 0.870 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 0.000        ; -0.264     ; 0.750      ;
; 0.886 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.085      ;
; 0.891 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.090      ;
; 0.894 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.093      ;
; 0.903 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.434      ;
; 0.903 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.434      ;
; 0.919 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.118      ;
; 0.940 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.139      ;
; 0.946 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.145      ;
; 0.949 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.148      ;
; 0.951 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.150      ;
; 0.956 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.155      ;
; 1.011 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.542      ;
; 1.011 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.387      ; 1.542      ;
; 1.065 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.264      ;
; 1.139 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.338      ;
; 1.246 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.445      ;
; 1.249 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.448      ;
; 1.265 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.464      ;
; 1.265 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.464      ;
; 1.265 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.464      ;
; 1.265 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.464      ;
; 1.307 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.506      ;
; 1.332 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.531      ;
; 1.337 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.536      ;
; 1.456 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.655      ;
; 1.530 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 1.729      ;
; 1.685 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.558      ;
; 1.685 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.558      ;
; 1.685 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.558      ;
; 1.685 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.558      ;
; 1.772 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.645      ;
; 1.772 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.645      ;
; 1.772 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.645      ;
; 1.772 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.645      ;
; 1.886 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.759      ;
; 1.886 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.759      ;
; 1.886 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.759      ;
; 1.886 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 1.759      ;
; 2.212 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.085      ;
; 2.212 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.085      ;
; 2.212 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.085      ;
; 2.212 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.085      ;
; 2.402 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.275      ;
; 2.402 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.275      ;
; 2.402 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.275      ;
; 2.402 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.275      ;
; 2.454 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.327      ;
; 2.454 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.327      ;
; 2.454 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.327      ;
; 2.454 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.209      ; 2.327      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.143  ; 0.359        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; 0.143  ; 0.359        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; 0.143  ; 0.359        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; 0.143  ; 0.359        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                                                                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Ready|clk                                                                                         ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s3|clk                                                                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Busy|clk                                                                                          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Enable|clk                                                                                        ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s0|clk                                                                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s1|clk                                                                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                              ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; kept_value|clk                                                                                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                                                                    ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                                                                      ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; 0.419  ; 0.635        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                                                                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                                                                    ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                                                                      ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Busy|clk                                                                                          ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Enable|clk                                                                                        ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s0|clk                                                                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s1|clk                                                                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                              ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; kept_value|clk                                                                                               ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Ready|clk                                                                                         ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s3|clk                                                                              ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Din[*]    ; Clk        ; 2.926 ; 3.245 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; 2.577 ; 2.954 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; 2.926 ; 3.245 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; 2.501 ; 2.852 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; 2.348 ; 2.730 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; 2.635 ; 2.959 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; 2.602 ; 2.980 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; 2.548 ; 2.838 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; 2.151 ; 2.535 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; 1.775 ; 2.146 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; 2.121 ; 2.496 ; Rise       ; Clk             ;
; R         ; Clk        ; 2.464 ; 2.787 ; Rise       ; Clk             ;
; Start     ; Clk        ; 2.416 ; 2.777 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; 3.301 ; 3.615 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; 2.916 ; 3.329 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; 3.301 ; 3.615 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; 2.840 ; 3.227 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; 2.687 ; 3.105 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; 2.974 ; 3.334 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; 2.977 ; 3.350 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; 2.887 ; 3.213 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; 2.490 ; 2.910 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; 2.114 ; 2.521 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; 2.460 ; 2.871 ; Fall       ; Clk             ;
; R         ; Clk        ; 2.820 ; 3.116 ; Fall       ; Clk             ;
; Start     ; Clk        ; 2.745 ; 3.133 ; Fall       ; Clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Din[*]    ; Clk        ; -1.427 ; -1.783 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; -2.173 ; -2.521 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; -2.517 ; -2.810 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; -2.098 ; -2.421 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; -1.976 ; -2.344 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; -2.245 ; -2.550 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; -2.217 ; -2.581 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; -2.171 ; -2.450 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; -1.786 ; -2.157 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; -1.427 ; -1.783 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; -1.761 ; -2.121 ; Rise       ; Clk             ;
; R         ; Clk        ; -1.307 ; -1.628 ; Rise       ; Clk             ;
; Start     ; Clk        ; -1.003 ; -1.316 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; -1.853 ; -2.250 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; -2.599 ; -2.988 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; -2.943 ; -3.242 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; -2.524 ; -2.888 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; -2.402 ; -2.811 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; -2.671 ; -3.017 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; -2.643 ; -3.013 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; -2.597 ; -2.917 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; -2.212 ; -2.624 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; -1.853 ; -2.250 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; -2.187 ; -2.588 ; Fall       ; Clk             ;
; R         ; Clk        ; -1.926 ; -2.201 ; Fall       ; Clk             ;
; Start     ; Clk        ; -1.793 ; -2.176 ; Fall       ; Clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 5.584 ; 5.584 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 5.936 ; 5.924 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 7.287 ; 7.281 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 6.867 ; 6.803 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 6.841 ; 6.793 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 7.284 ; 7.180 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 7.285 ; 7.176 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 7.279 ; 7.182 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 7.287 ; 7.192 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 7.198 ; 7.281 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 5.472 ; 5.471 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 5.810 ; 5.798 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 6.462 ; 6.381 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 6.468 ; 6.381 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 6.462 ; 6.382 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 6.897 ; 6.774 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 6.871 ; 6.741 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 6.877 ; 6.805 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 6.875 ; 6.759 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 6.770 ; 6.879 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -0.895 ; -4.331            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.188 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -19.066                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.895 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.734      ;
; -0.895 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.734      ;
; -0.895 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.734      ;
; -0.895 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.734      ;
; -0.825 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.664      ;
; -0.825 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.664      ;
; -0.825 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.664      ;
; -0.825 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.664      ;
; -0.626 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.465      ;
; -0.626 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.465      ;
; -0.626 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.465      ;
; -0.626 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.465      ;
; -0.610 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.449      ;
; -0.610 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.449      ;
; -0.610 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.449      ;
; -0.610 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.352      ; 1.449      ;
; -0.483 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.434      ;
; -0.413 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.364      ;
; -0.214 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.165      ;
; -0.195 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.146      ;
; -0.153 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.993      ;
; -0.153 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.993      ;
; -0.153 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.993      ;
; -0.153 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.993      ;
; -0.109 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.949      ;
; -0.109 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.949      ;
; -0.109 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.949      ;
; -0.109 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.500        ; 0.353      ; 0.949      ;
; -0.073 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.024      ;
; -0.069 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.020      ;
; -0.065 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.016      ;
; -0.061 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 1.012      ;
; 0.001  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.950      ;
; 0.006  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.945      ;
; 0.063  ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.889      ;
; 0.063  ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.889      ;
; 0.063  ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.889      ;
; 0.063  ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.889      ;
; 0.106  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.845      ;
; 0.107  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.152      ; 1.032      ;
; 0.109  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.152      ; 1.030      ;
; 0.110  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.840      ;
; 0.114  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.836      ;
; 0.120  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.831      ;
; 0.124  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.826      ;
; 0.129  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.821      ;
; 0.156  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.795      ;
; 0.156  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.795      ;
; 0.161  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.790      ;
; 0.163  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.787      ;
; 0.188  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.763      ;
; 0.190  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.761      ;
; 0.192  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.758      ;
; 0.194  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.757      ;
; 0.202  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.152      ; 0.937      ;
; 0.204  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.748      ;
; 0.204  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.152      ; 0.935      ;
; 0.209  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.743      ;
; 0.219  ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 1.000        ; -0.231     ; 0.537      ;
; 0.219  ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 1.000        ; -0.231     ; 0.537      ;
; 0.223  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.728      ;
; 0.306  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.645      ;
; 0.326  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.624      ;
; 0.353  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.152      ; 0.786      ;
; 0.354  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.152      ; 0.785      ;
; 0.363  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.152      ; 0.776      ;
; 0.365  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.152      ; 0.774      ;
; 0.392  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.559      ;
; 0.395  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 1.000        ; 0.153      ; 0.745      ;
; 0.397  ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 0.554      ;
; 0.397  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 1.000        ; 0.153      ; 0.743      ;
; 0.398  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.552      ;
; 0.400  ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.552      ;
; 0.405  ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.547      ;
; 0.407  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.543      ;
; 0.439  ; CONTR_AUTO:controller|Enable                                                                                 ; kept_value                                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.513      ;
; 0.440  ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.512      ;
; 0.555  ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.397      ;
; 0.566  ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 1.000        ; -0.037     ; 0.384      ;
; 0.602  ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 1.000        ; -0.035     ; 0.350      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.204 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.222 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.341      ;
; 0.304 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.314 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.630      ;
; 0.316 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.631      ;
; 0.321 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; CONTR_AUTO:controller|Enable                                                                                 ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.443      ;
; 0.329 ; CONTR_AUTO:controller|current_state.s0                                                                       ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.448      ;
; 0.332 ; CONTR_AUTO:controller|current_state.s1                                                                       ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.451      ;
; 0.353 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.668      ;
; 0.354 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.669      ;
; 0.367 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.488      ;
; 0.390 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.510      ;
; 0.394 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.709      ;
; 0.396 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.711      ;
; 0.455 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.470 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.590      ;
; 0.473 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.594      ;
; 0.499 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s0                                                                       ; Clk          ; Clk         ; 0.000        ; -0.153     ; 0.430      ;
; 0.512 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.631      ;
; 0.516 ; CONTR_AUTO:controller|Enable                                                                                 ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.635      ;
; 0.518 ; CONTR_AUTO:controller|current_state.s3                                                                       ; CONTR_AUTO:controller|current_state.s1                                                                       ; Clk          ; Clk         ; 0.000        ; -0.153     ; 0.449      ;
; 0.518 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.525 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.646      ;
; 0.529 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.536 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.656      ;
; 0.548 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.668      ;
; 0.549 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.668      ;
; 0.553 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.672      ;
; 0.561 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.680      ;
; 0.566 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.685      ;
; 0.567 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.882      ;
; 0.568 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.883      ;
; 0.568 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Ready                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.883      ;
; 0.569 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|current_state.s3                                                                       ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.884      ;
; 0.577 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.696      ;
; 0.623 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.743      ;
; 0.686 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.806      ;
; 0.740 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.860      ;
; 0.761 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.880      ;
; 0.762 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.881      ;
; 0.765 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.884      ;
; 0.782 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Busy                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.901      ;
; 0.787 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; CONTR_AUTO:controller|Enable                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.906      ;
; 0.881 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 1.000      ;
; 0.883 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.913      ;
; 0.883 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.913      ;
; 0.883 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.913      ;
; 0.883 ; CONTR_AUTO:controller|Enable                                                                                 ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.913      ;
; 0.902 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; kept_value                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 1.021      ;
; 0.938 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.968      ;
; 0.938 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.968      ;
; 0.938 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.968      ;
; 0.938 ; kept_value                                                                                                   ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 0.968      ;
; 1.024 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.054      ;
; 1.024 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.054      ;
; 1.024 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.054      ;
; 1.024 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.054      ;
; 1.218 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.248      ;
; 1.218 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.248      ;
; 1.218 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.248      ;
; 1.218 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.248      ;
; 1.337 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.367      ;
; 1.337 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.367      ;
; 1.337 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.367      ;
; 1.337 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.367      ;
; 1.358 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.388      ;
; 1.358 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.388      ;
; 1.358 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.388      ;
; 1.358 ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ; Clk          ; Clk         ; -0.500       ; 0.426      ; 1.388      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clk   ; Rise       ; kept_value                                                                                                   ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; kept_value                                                                                                   ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Ready|clk                                                                                         ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s3|clk                                                                              ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                              ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Busy|clk                                                                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|Enable|clk                                                                                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s0|clk                                                                              ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; controller|current_state.s1|clk                                                                              ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; kept_value|clk                                                                                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                                                                    ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                                                                  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Busy                                                                                   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Enable                                                                                 ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s0                                                                       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s1                                                                       ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; kept_value                                                                                                   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; BIT_COUNTER:current_bit_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|Ready                                                                                  ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; Clk   ; Rise       ; CONTR_AUTO:controller|current_state.s3                                                                       ;
; 0.696  ; 0.880        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]   ;
; 0.696  ; 0.880        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]   ;
; 0.696  ; 0.880        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]   ;
; 0.696  ; 0.880        ; 0.184          ; Low Pulse Width  ; Clk   ; Fall       ; BIT_COUNTER:fall_edge_counter|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]   ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~inputclkctrl|inclk[0]                                                                                    ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~inputclkctrl|outclk                                                                                      ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; current_bit_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                              ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; fall_edge_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Busy|clk                                                                                          ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Enable|clk                                                                                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s0|clk                                                                              ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s1|clk                                                                              ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; kept_value|clk                                                                                               ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                                                                  ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|Ready|clk                                                                                         ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; controller|current_state.s3|clk                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Din[*]    ; Clk        ; 1.830 ; 2.411 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; 1.587 ; 2.238 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; 1.830 ; 2.411 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; 1.532 ; 2.176 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; 1.455 ; 2.097 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; 1.593 ; 2.262 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; 1.665 ; 2.237 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; 1.532 ; 2.172 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; 1.317 ; 1.954 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; 1.098 ; 1.703 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; 1.330 ; 1.968 ; Rise       ; Clk             ;
; R         ; Clk        ; 1.557 ; 2.116 ; Rise       ; Clk             ;
; Start     ; Clk        ; 1.498 ; 2.116 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; 1.741 ; 2.322 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; 1.515 ; 2.149 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; 1.741 ; 2.322 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; 1.460 ; 2.087 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; 1.383 ; 2.008 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; 1.521 ; 2.173 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; 1.576 ; 2.148 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; 1.460 ; 2.083 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; 1.245 ; 1.865 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; 1.026 ; 1.614 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; 1.258 ; 1.879 ; Fall       ; Clk             ;
; R         ; Clk        ; 1.499 ; 2.021 ; Fall       ; Clk             ;
; Start     ; Clk        ; 1.403 ; 2.058 ; Fall       ; Clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Din[*]    ; Clk        ; -0.879 ; -1.470 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; -1.336 ; -1.954 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; -1.509 ; -2.084 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; -1.282 ; -1.896 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; -1.224 ; -1.850 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; -1.348 ; -1.997 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; -1.357 ; -1.930 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; -1.296 ; -1.921 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; -1.090 ; -1.712 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; -0.879 ; -1.470 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; -1.103 ; -1.726 ; Rise       ; Clk             ;
; R         ; Clk        ; -0.842 ; -1.429 ; Rise       ; Clk             ;
; Start     ; Clk        ; -0.642 ; -1.211 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; -0.856 ; -1.438 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; -1.313 ; -1.922 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; -1.486 ; -2.061 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; -1.259 ; -1.864 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; -1.201 ; -1.818 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; -1.325 ; -1.965 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; -1.334 ; -1.907 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; -1.273 ; -1.889 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; -1.067 ; -1.680 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; -0.856 ; -1.438 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; -1.080 ; -1.694 ; Fall       ; Clk             ;
; R         ; Clk        ; -0.931 ; -1.453 ; Fall       ; Clk             ;
; Start     ; Clk        ; -0.818 ; -1.450 ; Fall       ; Clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 3.541 ; 3.613 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 3.747 ; 3.817 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 4.971 ; 4.964 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 4.674 ; 4.680 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 4.639 ; 4.694 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 4.924 ; 4.953 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 4.927 ; 4.950 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 4.912 ; 4.964 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 4.927 ; 4.931 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 4.971 ; 4.926 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 3.470 ; 3.538 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 3.667 ; 3.733 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 4.289 ; 4.313 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 4.289 ; 4.313 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 4.289 ; 4.314 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 4.548 ; 4.592 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 4.530 ; 4.570 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 4.630 ; 4.583 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 4.529 ; 4.570 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 4.580 ; 4.537 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.573  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
;  Clk             ; -2.573  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -18.881 ; 0.0   ; 0.0      ; 0.0     ; -19.066             ;
;  Clk             ; -18.881 ; 0.000 ; N/A      ; N/A     ; -19.066             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Din[*]    ; Clk        ; 3.350 ; 3.758 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; 2.947 ; 3.421 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; 3.350 ; 3.758 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; 2.859 ; 3.327 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; 2.688 ; 3.177 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; 2.995 ; 3.455 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; 3.005 ; 3.454 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; 2.900 ; 3.309 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; 2.477 ; 2.963 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; 2.063 ; 2.519 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; 2.440 ; 2.915 ; Rise       ; Clk             ;
; R         ; Clk        ; 2.835 ; 3.220 ; Rise       ; Clk             ;
; Start     ; Clk        ; 2.769 ; 3.208 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; 3.769 ; 4.177 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; 3.342 ; 3.840 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; 3.769 ; 4.177 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; 3.254 ; 3.746 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; 3.083 ; 3.596 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; 3.390 ; 3.874 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; 3.424 ; 3.873 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; 3.295 ; 3.728 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; 2.872 ; 3.382 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; 2.458 ; 2.938 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; 2.835 ; 3.334 ; Fall       ; Clk             ;
; R         ; Clk        ; 3.255 ; 3.600 ; Fall       ; Clk             ;
; Start     ; Clk        ; 3.149 ; 3.628 ; Fall       ; Clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Din[*]    ; Clk        ; -0.879 ; -1.470 ; Rise       ; Clk             ;
;  Din[0]   ; Clk        ; -1.336 ; -1.954 ; Rise       ; Clk             ;
;  Din[1]   ; Clk        ; -1.509 ; -2.084 ; Rise       ; Clk             ;
;  Din[2]   ; Clk        ; -1.282 ; -1.896 ; Rise       ; Clk             ;
;  Din[3]   ; Clk        ; -1.224 ; -1.850 ; Rise       ; Clk             ;
;  Din[4]   ; Clk        ; -1.348 ; -1.997 ; Rise       ; Clk             ;
;  Din[5]   ; Clk        ; -1.357 ; -1.930 ; Rise       ; Clk             ;
;  Din[6]   ; Clk        ; -1.296 ; -1.921 ; Rise       ; Clk             ;
;  Din[7]   ; Clk        ; -1.090 ; -1.712 ; Rise       ; Clk             ;
;  Din[8]   ; Clk        ; -0.879 ; -1.470 ; Rise       ; Clk             ;
;  Din[9]   ; Clk        ; -1.103 ; -1.726 ; Rise       ; Clk             ;
; R         ; Clk        ; -0.842 ; -1.429 ; Rise       ; Clk             ;
; Start     ; Clk        ; -0.642 ; -1.211 ; Rise       ; Clk             ;
; Din[*]    ; Clk        ; -0.856 ; -1.438 ; Fall       ; Clk             ;
;  Din[0]   ; Clk        ; -1.313 ; -1.922 ; Fall       ; Clk             ;
;  Din[1]   ; Clk        ; -1.486 ; -2.061 ; Fall       ; Clk             ;
;  Din[2]   ; Clk        ; -1.259 ; -1.864 ; Fall       ; Clk             ;
;  Din[3]   ; Clk        ; -1.201 ; -1.818 ; Fall       ; Clk             ;
;  Din[4]   ; Clk        ; -1.325 ; -1.965 ; Fall       ; Clk             ;
;  Din[5]   ; Clk        ; -1.334 ; -1.907 ; Fall       ; Clk             ;
;  Din[6]   ; Clk        ; -1.273 ; -1.889 ; Fall       ; Clk             ;
;  Din[7]   ; Clk        ; -1.067 ; -1.680 ; Fall       ; Clk             ;
;  Din[8]   ; Clk        ; -0.856 ; -1.438 ; Fall       ; Clk             ;
;  Din[9]   ; Clk        ; -1.080 ; -1.694 ; Fall       ; Clk             ;
; R         ; Clk        ; -0.931 ; -1.453 ; Fall       ; Clk             ;
; Start     ; Clk        ; -0.818 ; -1.450 ; Fall       ; Clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 5.870 ; 5.908 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 6.250 ; 6.289 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 7.794 ; 7.789 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 7.337 ; 7.258 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 7.286 ; 7.273 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 7.791 ; 7.694 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 7.791 ; 7.696 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 7.756 ; 7.717 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 7.794 ; 7.677 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 7.735 ; 7.789 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; Busy              ; Clk        ; 3.470 ; 3.538 ; Rise       ; Clk             ;
; Ready             ; Clk        ; 3.667 ; 3.733 ; Rise       ; Clk             ;
; Indicator_out[*]  ; Clk        ; 4.289 ; 4.313 ; Fall       ; Clk             ;
;  Indicator_out[0] ; Clk        ; 4.289 ; 4.313 ; Fall       ; Clk             ;
;  Indicator_out[1] ; Clk        ; 4.289 ; 4.314 ; Fall       ; Clk             ;
;  Indicator_out[2] ; Clk        ; 4.548 ; 4.592 ; Fall       ; Clk             ;
;  Indicator_out[3] ; Clk        ; 4.530 ; 4.570 ; Fall       ; Clk             ;
;  Indicator_out[4] ; Clk        ; 4.630 ; 4.583 ; Fall       ; Clk             ;
;  Indicator_out[5] ; Clk        ; 4.529 ; 4.570 ; Fall       ; Clk             ;
;  Indicator_out[6] ; Clk        ; 4.580 ; 4.537 ; Fall       ; Clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Ready            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Busy             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Indicator_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ready            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Busy             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ready            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Busy             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Indicator_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Indicator_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 54       ; 0        ; 56       ; 10       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 54       ; 0        ; 56       ; 10       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 78    ; 78   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 15 15:15:13 2019
Info: Command: quartus_sta lab6q -c lab6q
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab6q.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.573
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.573       -18.881 Clk 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -18.000 Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.249
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.249       -15.512 Clk 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -18.000 Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.895
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.895        -4.331 Clk 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.188         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -19.066 Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Sun Dec 15 15:15:17 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


