
ubuntu-preinstalled/splitfont:     file format elf32-littlearm


Disassembly of section .init:

000005e8 <.init>:
 5e8:	push	{r3, lr}
 5ec:	bl	8b0 <close@plt+0x1e8>
 5f0:	pop	{r3, pc}

Disassembly of section .plt:

000005f4 <__cxa_finalize@plt-0x14>:
 5f4:	push	{lr}		; (str lr, [sp, #-4]!)
 5f8:	ldr	lr, [pc, #4]	; 604 <__cxa_finalize@plt-0x4>
 5fc:	add	lr, pc, lr
 600:	ldr	pc, [lr, #8]!
 604:	andeq	r0, r1, r8, lsl #19

00000608 <__cxa_finalize@plt>:
 608:	add	ip, pc, #0, 12
 60c:	add	ip, ip, #16, 20	; 0x10000
 610:	ldr	pc, [ip, #2440]!	; 0x988

00000614 <__read_chk@plt>:
 614:	add	ip, pc, #0, 12
 618:	add	ip, ip, #16, 20	; 0x10000
 61c:	ldr	pc, [ip, #2432]!	; 0x980

00000620 <__stack_chk_fail@plt>:
 620:	add	ip, pc, #0, 12
 624:	add	ip, ip, #16, 20	; 0x10000
 628:	ldr	pc, [ip, #2424]!	; 0x978

0000062c <perror@plt>:
 62c:	add	ip, pc, #0, 12
 630:	add	ip, ip, #16, 20	; 0x10000
 634:	ldr	pc, [ip, #2416]!	; 0x970

00000638 <__xstat@plt>:
 638:	add	ip, pc, #0, 12
 63c:	add	ip, ip, #16, 20	; 0x10000
 640:	ldr	pc, [ip, #2408]!	; 0x968

00000644 <fwrite@plt>:
 644:	add	ip, pc, #0, 12
 648:	add	ip, ip, #16, 20	; 0x10000
 64c:	ldr	pc, [ip, #2400]!	; 0x960

00000650 <__libc_start_main@plt>:
 650:	add	ip, pc, #0, 12
 654:	add	ip, ip, #16, 20	; 0x10000
 658:	ldr	pc, [ip, #2392]!	; 0x958

0000065c <__gmon_start__@plt>:
 65c:	add	ip, pc, #0, 12
 660:	add	ip, ip, #16, 20	; 0x10000
 664:	ldr	pc, [ip, #2384]!	; 0x950

00000668 <open@plt>:
 668:	add	ip, pc, #0, 12
 66c:	add	ip, ip, #16, 20	; 0x10000
 670:	ldr	pc, [ip, #2376]!	; 0x948

00000674 <exit@plt>:
 674:	add	ip, pc, #0, 12
 678:	add	ip, ip, #16, 20	; 0x10000
 67c:	ldr	pc, [ip, #2368]!	; 0x940

00000680 <strtoul@plt>:
 680:	add	ip, pc, #0, 12
 684:	add	ip, ip, #16, 20	; 0x10000
 688:	ldr	pc, [ip, #2360]!	; 0x938

0000068c <strlen@plt>:
 68c:	add	ip, pc, #0, 12
 690:	add	ip, ip, #16, 20	; 0x10000
 694:	ldr	pc, [ip, #2352]!	; 0x930

00000698 <__sprintf_chk@plt>:
 698:	add	ip, pc, #0, 12
 69c:	add	ip, ip, #16, 20	; 0x10000
 6a0:	ldr	pc, [ip, #2344]!	; 0x928

000006a4 <write@plt>:
 6a4:	add	ip, pc, #0, 12
 6a8:	add	ip, ip, #16, 20	; 0x10000
 6ac:	ldr	pc, [ip, #2336]!	; 0x920

000006b0 <__fprintf_chk@plt>:
 6b0:	add	ip, pc, #0, 12
 6b4:	add	ip, ip, #16, 20	; 0x10000
 6b8:	ldr	pc, [ip, #2328]!	; 0x918

000006bc <abort@plt>:
 6bc:	add	ip, pc, #0, 12
 6c0:	add	ip, ip, #16, 20	; 0x10000
 6c4:	ldr	pc, [ip, #2320]!	; 0x910

000006c8 <close@plt>:
 6c8:	add	ip, pc, #0, 12
 6cc:	add	ip, ip, #16, 20	; 0x10000
 6d0:	ldr	pc, [ip, #2312]!	; 0x908

Disassembly of section .text:

000006d4 <.text>:
 6d4:	svcmi	0x00f0e92d
 6d8:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
 6dc:	ldrsbls	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
 6e0:	blmi	156c8fc <_IO_stdin_used@@Base+0x156bdc4>
 6e4:	addpl	pc, r3, #54525952	; 0x3400000
 6e8:	andcc	r4, ip, #-117440512	; 0xf9000000
 6ec:			; <UNDEFINED> instruction: 0xf8592803
 6f0:			; <UNDEFINED> instruction: 0xf8daa003
 6f4:	andsvs	r3, r3, r0
 6f8:	addshi	pc, r4, r0, asr #32
 6fc:	strmi	sl, [pc], -r4, lsl #28
 700:	ldrtmi	r6, [r2], -r9, asr #16
 704:	svc	0x0098f7ff
 708:			; <UNDEFINED> instruction: 0xf0402800
 70c:	bvs	ffc60918 <_IO_stdin_used@@Base+0xffc5fde0>
 710:	svcpl	0x0080f5b1
 714:			; <UNDEFINED> instruction: 0xf011dc76
 718:	strdle	r0, [r6, #-31]!	; 0xffffffe1
 71c:			; <UNDEFINED> instruction: 0xf7ff6878
 720:	stmdacs	r0, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
 724:			; <UNDEFINED> instruction: 0xf10ddb57
 728:	vst2.16	{d16-d17}, [pc :128], ip
 72c:	bvs	ffc95534 <_IO_stdin_used@@Base+0xffc949fc>
 730:			; <UNDEFINED> instruction: 0xf7ff4641
 734:	bvs	ffcfc4fc <_IO_stdin_used@@Base+0xffcfb9c4>
 738:	svclt	0x00044283
 73c:	popvs	{r0, r1, sl, fp, sp, pc}
 740:	eors	sp, lr, pc
 744:	svclt	0x00182a00
 748:			; <UNDEFINED> instruction: 0xd12d2a2c
 74c:			; <UNDEFINED> instruction: 0x4658687d
 750:			; <UNDEFINED> instruction: 0x46426af3
 754:			; <UNDEFINED> instruction: 0xf0009500
 758:	stmdavs	r5!, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
 75c:	lsrslt	r7, r8, #16
 760:	andcs	r3, r0, #4194304	; 0x400000
 764:	strtmi	r4, [r8], -r1, lsr #12
 768:	svc	0x008af7ff
 76c:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
 770:	strmi	r2, [r3], sp, lsr #20
 774:			; <UNDEFINED> instruction: 0x4601bf18
 778:	ldfnep	f5, [sp], {228}	; 0xe4
 77c:	strtmi	r2, [r1], -r0, lsl #4
 780:			; <UNDEFINED> instruction: 0xf7ff4628
 784:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
 788:			; <UNDEFINED> instruction: 0x4601781a
 78c:			; <UNDEFINED> instruction: 0xf50de7da
 790:	movwcc	r5, #50051	; 0xc383
 794:			; <UNDEFINED> instruction: 0xf8da681a
 798:	addsmi	r3, sl, #0
 79c:			; <UNDEFINED> instruction: 0xf50dd148
 7a0:	andlt	r5, r5, r3, lsl #27
 7a4:	svchi	0x00f0e8bd
 7a8:	strtmi	r4, [fp], -r4, lsr #20
 7ac:	tstcs	r1, r4, lsr #16
 7b0:			; <UNDEFINED> instruction: 0xf859447a
 7b4:	stmdavs	r0, {}	; <UNPREDICTABLE>
 7b8:	svc	0x007af7ff
 7bc:			; <UNDEFINED> instruction: 0xf7ff2001
 7c0:	stmdami	r0!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
 7c4:			; <UNDEFINED> instruction: 0xf7ff4478
 7c8:	bmi	7fc498 <_IO_stdin_used@@Base+0x7fb960>
 7cc:	tstcs	r1, ip, lsl r8
 7d0:	ldrbtmi	r6, [sl], #-2171	; 0xfffff785
 7d4:	ldmdami	sp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 7d8:			; <UNDEFINED> instruction: 0xf7ff4478
 7dc:	bmi	73c484 <_IO_stdin_used@@Base+0x73b94c>
 7e0:	tstcs	r1, r7, lsl r8
 7e4:	ldrbtmi	r6, [sl], #-2171	; 0xfffff785
 7e8:	ldmdami	sl, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 7ec:	blmi	5090a0 <_IO_stdin_used@@Base+0x508568>
 7f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
 7f4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
 7f8:			; <UNDEFINED> instruction: 0xf7ff681b
 7fc:	andcs	lr, r1, r4, lsr #30
 800:	svc	0x0038f7ff
 804:	eorcs	r4, r3, #20, 16	; 0x140000
 808:	tstcs	r1, sp, lsl #22
 80c:			; <UNDEFINED> instruction: 0xe7f14478
 810:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
 814:	svc	0x000af7ff
 818:	stmdami	r9, {r0, r4, r9, fp, lr}
 81c:	ldmdavs	fp!, {r0, r8, sp}^
 820:			; <UNDEFINED> instruction: 0xe7c6447a
 824:	eorcs	r4, r6, #983040	; 0xf0000
 828:	tstcs	r1, r5, lsl #22
 82c:			; <UNDEFINED> instruction: 0xe7e14478
 830:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
 834:	andeq	r0, r1, r0, lsr #17
 838:	andeq	r0, r0, ip, asr r0
 83c:	ldrdeq	r0, [r0], -r4
 840:	andeq	r0, r0, r0, rrx
 844:	andeq	r0, r0, r0, asr #7
 848:	muleq	r0, r6, r4
 84c:	andeq	r0, r0, ip, lsr #7
 850:	andeq	r0, r0, sl, ror #8
 854:	andeq	r0, r0, r2, lsr r4
 858:	strdeq	r0, [r0], -r4
 85c:	andeq	r0, r0, r2, ror r3
 860:	andeq	r0, r0, r8, asr #7
 864:	muleq	r0, r4, r3
 868:	bleq	3c9ac <_IO_stdin_used@@Base+0x3be74>
 86c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 870:	strbtmi	fp, [sl], -r2, lsl #24
 874:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 878:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 87c:	ldrmi	sl, [sl], #776	; 0x308
 880:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 884:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 888:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 88c:			; <UNDEFINED> instruction: 0xf85a4b06
 890:	stmdami	r6, {r0, r1, ip, sp}
 894:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 898:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
 89c:	svc	0x000ef7ff
 8a0:	andeq	r0, r1, ip, ror #13
 8a4:	andeq	r0, r0, r0, asr r0
 8a8:	andeq	r0, r0, r8, rrx
 8ac:	andeq	r0, r0, ip, rrx
 8b0:	ldr	r3, [pc, #20]	; 8cc <close@plt+0x204>
 8b4:	ldr	r2, [pc, #20]	; 8d0 <close@plt+0x208>
 8b8:	add	r3, pc, r3
 8bc:	ldr	r2, [r3, r2]
 8c0:	cmp	r2, #0
 8c4:	bxeq	lr
 8c8:	b	65c <__gmon_start__@plt>
 8cc:	andeq	r0, r1, ip, asr #13
 8d0:	andeq	r0, r0, r4, rrx
 8d4:	blmi	1d28f4 <_IO_stdin_used@@Base+0x1d1dbc>
 8d8:	bmi	1d1ac0 <_IO_stdin_used@@Base+0x1d0f88>
 8dc:	addmi	r4, r3, #2063597568	; 0x7b000000
 8e0:	andle	r4, r3, sl, ror r4
 8e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 8e8:	ldrmi	fp, [r8, -r3, lsl #2]
 8ec:	svclt	0x00004770
 8f0:	andeq	r0, r1, ip, lsr #14
 8f4:	andeq	r0, r1, r8, lsr #14
 8f8:	andeq	r0, r1, r8, lsr #13
 8fc:	andeq	r0, r0, r8, asr r0
 900:	blmi	252928 <_IO_stdin_used@@Base+0x251df0>
 904:	bmi	251aec <_IO_stdin_used@@Base+0x250fb4>
 908:	bne	651afc <_IO_stdin_used@@Base+0x650fc4>
 90c:	addne	r4, r9, sl, ror r4
 910:	bicsvc	lr, r1, r1, lsl #22
 914:	andle	r1, r3, r9, asr #32
 918:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 91c:	ldrmi	fp, [r8, -r3, lsl #2]
 920:	svclt	0x00004770
 924:	andeq	r0, r1, r0, lsl #14
 928:	strdeq	r0, [r1], -ip
 92c:	andeq	r0, r1, ip, ror r6
 930:	andeq	r0, r0, r0, ror r0
 934:	blmi	2add5c <_IO_stdin_used@@Base+0x2ad224>
 938:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 93c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 940:	blmi	26eef4 <_IO_stdin_used@@Base+0x26e3bc>
 944:	ldrdlt	r5, [r3, -r3]!
 948:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 94c:			; <UNDEFINED> instruction: 0xf7ff6818
 950:			; <UNDEFINED> instruction: 0xf7ffee5c
 954:	blmi	1c0858 <_IO_stdin_used@@Base+0x1bfd20>
 958:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 95c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 960:	andeq	r0, r1, sl, asr #13
 964:	andeq	r0, r1, ip, asr #12
 968:	andeq	r0, r0, r4, asr r0
 96c:			; <UNDEFINED> instruction: 0x000106b6
 970:	andeq	r0, r1, sl, lsr #13
 974:	svclt	0x0000e7c4
 978:	svcmi	0x00f0e92d
 97c:	ldrbeq	pc, [pc, #259]!	; a87 <close@plt+0x3bf>	; <UNPREDICTABLE>
 980:			; <UNDEFINED> instruction: 0x0323ea33
 984:	strtmi	fp, [fp], -r8, lsr #30
 988:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
 98c:			; <UNDEFINED> instruction: 0xf8dfb081
 990:			; <UNDEFINED> instruction: 0xf8dfa134
 994:	andsne	ip, sp, #52, 2
 998:	orrpl	pc, r2, #54525952	; 0x3400000
 99c:	movwcc	r4, #34042	; 0x84fa
 9a0:			; <UNDEFINED> instruction: 0xf85a4616
 9a4:	ldmibcs	pc!, {r2, r3, sp}^	; <UNPREDICTABLE>
 9a8:	ldmcs	pc!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
 9ac:			; <UNDEFINED> instruction: 0x4604681b
 9b0:	andls	r4, r5, #143654912	; 0x8900000
 9b4:	ldmdavs	r3, {r1, r8, r9, ip, pc}
 9b8:	addpl	pc, r0, #54525952	; 0x3400000
 9bc:	andseq	pc, ip, #-2147483648	; 0x80000000
 9c0:	stmdale	r0!, {r0, r1, r4, sp, lr}^
 9c4:			; <UNDEFINED> instruction: 0xf7ff9802
 9c8:			; <UNDEFINED> instruction: 0xf640ee62
 9cc:	addsmi	r7, r8, #-335544317	; 0xec000003
 9d0:	strbmi	sp, [ip, #-2154]	; 0xfffff796
 9d4:	blmi	f77b04 <_IO_stdin_used@@Base+0xf76fcc>
 9d8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
 9dc:	ldrsbtlt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
 9e0:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
 9e4:	movwls	r4, #13435	; 0x347b
 9e8:	ldrbtmi	r4, [fp], #2874	; 0xb3a
 9ec:	strvs	pc, [r5], -r4, lsl #22
 9f0:	movwls	r4, #17531	; 0x447b
 9f4:			; <UNDEFINED> instruction: 0x462ae01b
 9f8:			; <UNDEFINED> instruction: 0x46384631
 9fc:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
 a00:	andle	r4, sp, r8, lsr #5
 a04:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
 a08:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
 a0c:	bmi	d12ae0 <_IO_stdin_used@@Base+0xd11fa8>
 a10:	tstcs	r1, r3, asr #12
 a14:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a18:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
 a1c:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 a20:	strcc	r4, [r1], #-1592	; 0xfffff9c8
 a24:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
 a28:	strtmi	r4, [lr], #-1356	; 0xfffffab4
 a2c:	bls	b4aac <_IO_stdin_used@@Base+0xb3f74>
 a30:	tstcs	r1, fp, asr r6
 a34:	strbmi	r9, [r0], -r1, lsl #8
 a38:	vst1.8	{d25-d28}, [pc], r0
 a3c:			; <UNDEFINED> instruction: 0xf7ff5280
 a40:			; <UNDEFINED> instruction: 0xf44fee2c
 a44:	ldrdcs	r7, [r1, #-43]	; 0xffffffd5
 a48:			; <UNDEFINED> instruction: 0xf7ff4640
 a4c:	cdpne	14, 0, cr14, cr7, cr14, {0}
 a50:	stmdals	r3, {r0, r4, r6, r7, r9, fp, ip, lr, pc}
 a54:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
 a58:	strbmi	r4, [r3], -r0, lsr #16
 a5c:	tstcs	r1, r4, lsl #20
 a60:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a64:			; <UNDEFINED> instruction: 0xf7ff6800
 a68:	strb	lr, [r4, r4, lsr #28]
 a6c:	orrpl	pc, r0, #54525952	; 0x3400000
 a70:	ldmdavs	sl, {r2, r3, r4, r8, r9, ip, sp}
 a74:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
 a78:			; <UNDEFINED> instruction: 0xd113429a
 a7c:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
 a80:	pop	{r0, ip, sp, pc}
 a84:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 a88:	bmi	59231c <_IO_stdin_used@@Base+0x5917e4>
 a8c:			; <UNDEFINED> instruction: 0xf85a2101
 a90:	ldrbtmi	r0, [sl], #-0
 a94:	andls	pc, r0, sp, asr #17
 a98:			; <UNDEFINED> instruction: 0xf7ff6800
 a9c:	andcs	lr, r1, sl, lsl #28
 aa0:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
 aa4:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
 aa8:	eorcs	r4, r2, #12, 22	; 0x3000
 aac:	tstcs	r1, lr, lsl #16
 ab0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
 ab4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 ab8:	stcl	7, cr15, [r4, #1020]	; 0x3fc
 abc:			; <UNDEFINED> instruction: 0xf7ff2001
 ac0:	svclt	0x0000edda
 ac4:	andeq	r0, r1, ip, ror #11
 ac8:	andeq	r0, r0, ip, asr r0
 acc:	andeq	r0, r0, r0, lsr #3
 ad0:	muleq	r0, r2, r1
 ad4:	andeq	r0, r0, r0, lsr #3
 ad8:	andeq	r0, r0, lr, ror r1
 adc:	andeq	r0, r0, r0, rrx
 ae0:	muleq	r0, r4, r1
 ae4:	andeq	r0, r0, r6, lsr #1
 ae8:	andeq	r0, r0, r4, lsr #1
 aec:	mvnsmi	lr, #737280	; 0xb4000
 af0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 af4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 af8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 afc:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
 b00:	blne	1d91cfc <_IO_stdin_used@@Base+0x1d911c4>
 b04:	strhle	r1, [sl], -r6
 b08:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 b0c:			; <UNDEFINED> instruction: 0xf8553401
 b10:	strbmi	r3, [sl], -r4, lsl #30
 b14:	ldrtmi	r4, [r8], -r1, asr #12
 b18:	adcmi	r4, r6, #152, 14	; 0x2600000
 b1c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 b20:	svclt	0x000083f8
 b24:	andeq	r0, r1, sl, lsl #7
 b28:	andeq	r0, r1, r0, lsl #7
 b2c:	svclt	0x00004770

Disassembly of section .fini:

00000b30 <.fini>:
 b30:	push	{r3, lr}
 b34:	pop	{r3, pc}
