Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

DESKTOP-RG1BP8Q::  Sun Dec 16 18:50:09 2018

par -w -intstyle ise -ol high -mt off M_Top_map.ncd M_Top.ncd M_Top.pcf 


Constraints file: M_Top.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment D:\M_Tool\ISE_14.7\14.7\ISE_DS\ISE\.
   "M_Top" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,386 out of 407,600    1%
    Number used as Flip Flops:               5,385
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,304 out of 203,800    3%
    Number used as logic:                    5,340 out of 203,800    2%
      Number using O6 output only:           4,061
      Number using O5 output only:             290
      Number using O5 and O6:                  989
      Number used as ROM:                        0
    Number used as Memory:                     730 out of  64,000    1%
      Number used as Dual Port RAM:            664
        Number using O6 output only:            44
        Number using O5 output only:            15
        Number using O5 and O6:                605
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            65
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    234
      Number with same-slice register load:    177
      Number with same-slice carry load:        57
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,864 out of  50,950    5%
  Number of LUT Flip Flop pairs used:        7,679
    Number with an unused Flip Flop:         2,870 out of   7,679   37%
    Number with an unused LUT:               1,375 out of   7,679   17%
    Number of fully used LUT-FF pairs:       3,434 out of   7,679   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        54 out of     500   10%
    Number of LOCed IOBs:                       54 out of      54  100%
    IOB Flip Flops:                              5
    IOB Master Pads:                             3
    IOB Slave Pads:                              3

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     445    0%
  Number of RAMB18E1/FIFO18E1s:                  1 out of     890    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       16 out of     500    3%
    Number used as IDELAYE2s:                   16
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       16 out of     500    3%
    Number used as ILOGICE2s:                    0
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                  16
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       47 out of     500    9%
    Number used as OLOGICE2s:                    3
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                  44
  Number of PHASER_IN/PHASER_IN_PHYs:            2 out of      40    5%
    Number used as PHASER_INs:                   0
    Number used as PHASER_IN_PHYs:               2
      Number of LOCed PHASER_IN_PHYs:            2 out of       2  100%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          5 out of      40   12%
    Number used as PHASER_OUTs:                  0
    Number used as PHASER_OUT_PHYs:              5
      Number of LOCed PHASER_OUT_PHYs:           5 out of       5  100%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            2 out of      40    5%
    Number of LOCed IN_FIFOs:                    2 out of       2  100%
  Number of MMCME2_ADVs:                         1 out of      10   10%
    Number of LOCed MMCME2_ADVs:                 1 out of       1  100%
  Number of OUT_FIFOs:                           5 out of      40   12%
    Number of LOCed OUT_FIFOs:                   5 out of       5  100%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         2 out of      10   20%
    Number of LOCed PHASER_REFs:                 2 out of       2  100%
  Number of PHY_CONTROLs:                        2 out of      10   20%
    Number of LOCed PHY_CONTROLs:                2 out of       2  100%
  Number of PLLE2_ADVs:                          1 out of      10   10%
    Number of LOCed PLLE2_ADVs:                  1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               1 out of       1  100%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 23 secs 
Finished initial Timing Analysis.  REAL time: 24 secs 

WARNING:Par:288 - The signal V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_3_ML_NEW_IBUFDISABLE has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_1_ML_NEW_IBUFDISABLE has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem7_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_01_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_21_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_31_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_01_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_21_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/s7ven_data_gen/vio_init_pattern_bram/Mram_mem_31_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMC_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C
   .ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D
   .ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMC_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/rd_data_r<65> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal u_M_DdrCtrl/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/rd_data_r<41> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B
   .ddr_byte_lane_B/rd_data_r<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A
   .ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 38975 unrouted;      REAL time: 29 secs 

Phase  2  : 31753 unrouted;      REAL time: 31 secs 

Phase  3  : 10774 unrouted;      REAL time: 40 secs 

Phase  4  : 10774 unrouted; (Setup:0, Hold:159314, Component Switching Limit:0)     REAL time: 50 secs 

Updating file: M_Top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:140494, Component Switching Limit:0)     REAL time: 59 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:140494, Component Switching Limit:0)     REAL time: 59 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:140494, Component Switching Limit:0)     REAL time: 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:140494, Component Switching Limit:0)     REAL time: 59 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 
Total REAL time to Router completion: 1 mins 2 secs 
Total CPU time to Router completion: 1 mins 1 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                 clk | BUFGCTRL_X0Y1| No   | 2318 |  0.603     |  1.817      |
+---------------------+--------------+------+------+------------+-------------+
| PrSv_ChipCtrl0_s<0> |BUFGCTRL_X0Y31| No   |   43 |  0.065     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
| u_M_DdrCtrl/clk_ref | BUFGCTRL_X0Y0| No   |   19 |  0.093     |  1.303      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_A.dd |              |      |      |            |             |
|r_byte_lane_A/oserde |              |      |      |            |             |
|       s_clk_delayed |         Local|      |    1 |  0.000     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/oserde |              |      |      |            |             |
|       s_clk_delayed |         Local|      |    1 |  0.000     |  0.328      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_1.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_D.dd |              |      |      |            |             |
|r_byte_lane_D/oserde |              |      |      |            |             |
|               s_clk |         Local|      |   11 |  0.004     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_1.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_C.dd |              |      |      |            |             |
|r_byte_lane_C/oserde |              |      |      |            |             |
|               s_clk |         Local|      |   12 |  0.005     |  0.329      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_1.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_C.dd |              |      |      |            |             |
|r_byte_lane_C/oserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |   13 |  0.338     |  0.338      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_1.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/oserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |    3 |  0.330     |  0.330      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/oserde |              |      |      |            |             |
|               s_clk |         Local|      |   18 |  0.005     |  0.331      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/oserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |   11 |  0.332     |  0.332      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/freq_ref |              |      |      |            |             |
|                 clk |         Local|      |    9 |  0.273     |  1.225      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/mem_refc |              |      |      |            |             |
|                  lk |         Local|      |    9 |  0.236     |  1.204      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_1.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_D.dd |              |      |      |            |             |
|r_byte_lane_D/oserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |   11 |  0.352     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/iserde |              |      |      |            |             |
|               s_clk |         Local|      |   16 |  0.005     |  0.346      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/iserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |    9 |  0.347     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_A.dd |              |      |      |            |             |
|r_byte_lane_A/iserde |              |      |      |            |             |
|               s_clk |         Local|      |   16 |  0.005     |  0.360      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_A.dd |              |      |      |            |             |
|r_byte_lane_A/iserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |    9 |  0.361     |  0.361      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_A.dd |              |      |      |            |             |
|r_byte_lane_A/oserde |              |      |      |            |             |
|               s_clk |         Local|      |   18 |  0.005     |  0.341      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_0.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_A.dd |              |      |      |            |             |
|r_byte_lane_A/oserde |              |      |      |            |             |
|            s_clkdiv |         Local|      |   11 |  0.343     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|U_M_icon_0/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  0.640      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_ddr3_i |              |      |      |            |             |
|nfrastructure/pll_cl |              |      |      |            |             |
|              kfbout |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_ddr3_c |              |      |      |            |             |
|lk_ibuf/sys_clk_ibuf |              |      |      |            |             |
|                   g |         Local|      |    2 |  0.000     |  1.098      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_ddr3_i |              |      |      |            |             |
|nfrastructure/pll_cl |              |      |      |            |             |
|                  k3 |         Local|      |    1 |  0.000     |  0.838      |
+---------------------+--------------+------+------+------------+-------------+
|u_M_DdrCtrl/u_memc_u |              |      |      |            |             |
|i_top_std/mem_intfc0 |              |      |      |            |             |
|/ddr_phy_top0/u_ddr_ |              |      |      |            |             |
|mc_phy_wrapper/u_ddr |              |      |      |            |             |
|_mc_phy/ddr_phy_4lan |              |      |      |            |             |
|es_1.u_ddr_phy_4lane |              |      |      |            |             |
|s/ddr_byte_lane_B.dd |              |      |      |            |             |
|r_byte_lane_B/oserde |              |      |      |            |             |
|               s_clk |         Local|      |    2 |  0.002     |  0.328      |
+---------------------+--------------+------+------+------------+-------------+
|PrSv_ChipCtrl0_s<13> |              |      |      |            |             |
|                     |         Local|      |    5 |  0.000     |  0.331      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_freq_refclk = PERIOD TIMEG | MINPERIOD   |     1.428ns|     1.072ns|       0|           0
  RP "u_M_DdrCtrl_freq_refclk"         TS_s | MAXPERIOD   |     0.000ns|            |       0|           0
  ys_clk / 2 PHASE 2.34375 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" | SETUP       |     2.821ns|     2.179ns|       0|           0
   5 ns HIGH 50%                            | HOLD        |     0.148ns|            |       0|           0
                                            | MINPERIOD   |     1.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_mem_refclk = PERIOD TIMEGR | SETUP       |     1.409ns|     1.091ns|       0|           0
  P "u_M_DdrCtrl_mem_refclk" TS_sys_clk     | HOLD        |     0.320ns|            |       0|           0
       / 2 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_IS | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  ERDES_CLK" 2.5 ns HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_B_ddr_byte_lane_B_oserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_B_ddr_byte_lane_B_oserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_mem_refclk HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_C_ddr_byte_lane_C_oserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_C_ddr_byte_lane_C_oserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_mem_refclk HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_D_ddr_byte_lane_D_oserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_D_ddr_byte_lane_D_oserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_mem_refclk HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_A_ddr_byte_lane_A_iserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_A_ddr_byte_lane_A_iserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_freq_refclk HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_B_ddr_byte_lane_B_oserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_B_ddr_byte_lane_B_oserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_mem_refclk HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_B_ddr_byte_lane_B_iserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_B_ddr_byte_lane_B_iserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_freq_refclk HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | MINPERIOD   |     1.430ns|     1.070ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd |             |            |            |        |            
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane |             |            |            |        |            
  s_ddr_byte_lane_A_ddr_byte_lane_A_oserdes |             |            |            |        |            
  _clk         = PERIOD TIMEGRP         "u_ |             |            |            |        |            
  M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_dd |             |            |            |        |            
  r_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_ |             |            |            |        |            
  phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr |             |            |            |        |            
  _byte_lane_A_ddr_byte_lane_A_oserdes_clk" |             |            |            |        |            
           TS_u_M_DdrCtrl_mem_refclk HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     4.001ns|     0.999ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.068ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_B_ddr_byte_lane_B_oserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_B_ddr_byte_lane_B_oserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_mem_refclk  |             |            |            |        |            
  * 2 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     4.011ns|     0.989ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.064ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_A_ddr_byte_lane_A_oserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_A_ddr_byte_lane_A_oserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_mem_refclk  |             |            |            |        |            
  * 2 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     3.488ns|     1.512ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.518ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_B_ddr_byte_lane_B_iserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_B_ddr_byte_lane_B_iserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_freq_refclk |             |            |            |        |            
   * 2 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     3.474ns|     1.526ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.523ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lane | MINPERIOD   |     2.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_A_ddr_byte_lane_A_iserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_A_ddr_byte_lane_A_iserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_freq_refclk |             |            |            |        |            
   * 2 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_ddr3_infrastructure_clk_ | SETUP       |     5.076ns|     4.924ns|       0|           0
  pll_i = PERIOD TIMEGRP         "u_M_DdrCt | HOLD        |     0.001ns|            |       0|           0
  rl_u_ddr3_infrastructure_clk_pll_i"       |             |            |            |        |            
     TS_u_M_DdrCtrl_u_ddr3_infrastructure_p |             |            |            |        |            
  ll_clk3 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_ddr3_infrastructure_pll_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  clk3 = PERIOD TIMEGRP         "u_M_DdrCtr |             |            |            |        |            
  l_u_ddr3_infrastructure_pll_clk3" TS_sys_ |             |            |            |        |            
  clk / 0.5 HIGH         50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     9.019ns|     0.981ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.058ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lane | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_D_ddr_byte_lane_D_oserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_D_ddr_byte_lane_D_oserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_mem_refclk  |             |            |            |        |            
  * 4 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     9.002ns|     0.998ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.066ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lane | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_C_ddr_byte_lane_C_oserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_C_ddr_byte_lane_C_oserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_mem_refclk  |             |            |            |        |            
  * 4 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intf | SETUP       |     9.001ns|     0.999ns|       0|           0
  c0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_dd | HOLD        |     0.075ns|            |       0|           0
  r_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lane | MINPERIOD   |     7.874ns|     2.126ns|       0|           0
  s_ddr_byte_lane_B_ddr_byte_lane_B_oserdes |             |            |            |        |            
  _clkdiv         = PERIOD TIMEGRP          |             |            |            |        |            
  "u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0 |             |            |            |        |            
  _ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_ |             |            |            |        |            
  mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ |             |            |            |        |            
  ddr_byte_lane_B_ddr_byte_lane_B_oserdes_c |             |            |            |        |            
  lkdiv"         TS_u_M_DdrCtrl_mem_refclk  |             |            |            |        |            
  * 4 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP | SETUP       |    10.443ns|     4.557ns|       0|           0
   "TNM_SOURCE_IDLE" TO TIMEGRP         "TN | HOLD        |     0.268ns|            |       0|           0
  M_DEST_ISERDES" TS_ISERDES_CLOCK * 6      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXD | MAXDELAY    |    17.642ns|     2.358ns|       0|           0
  ELAY TO TIMEGRP         "TNM_MULTICYCLEPA | HOLD        |     0.373ns|            |       0|           0
  TH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_M_DdrCtrl_sync_pulse = PERIOD TIMEGR | MINHIGHPULSE|    31.440ns|     8.560ns|       0|           0
  P "u_M_DdrCtrl_sync_pulse" TS_sys_clk     |             |            |            |        |            
       / 0.125 PHASE 1.09375 ns HIGH 6.25%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |      5.000ns|      4.000ns|      2.462ns|            0|            0|          225|       112485|
| TS_u_M_DdrCtrl_sync_pulse     |     40.000ns|      8.560ns|          N/A|            0|            0|            0|            0|
| TS_u_M_DdrCtrl_freq_refclk    |      2.500ns|      1.072ns|      1.070ns|            0|            0|            0|           64|
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_A_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_iserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_A_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_iserdes_clkdiv   |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_B_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_iserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_B_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_iserdes_clkdiv   |             |             |             |             |             |             |             |
| TS_u_M_DdrCtrl_mem_refclk     |      2.500ns|      1.091ns|      1.070ns|            0|            0|            2|          168|
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_A_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_oserdes_clkdiv   |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_A_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_oserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_B_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_oserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_0_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_B_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_oserdes_clkdiv   |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_1_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_D_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_oserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|     10.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_1_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_D_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_oserdes_clkdiv   |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|     10.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_1_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_C_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_oserdes_clkdiv   |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_1_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_C_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_oserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_1_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_B_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_oserdes_clk      |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_memc_ui_top_|     10.000ns|      2.126ns|          N/A|            0|            0|            8|            0|
|  std_mem_intfc0_ddr_phy_top0_u|             |             |             |             |             |             |             |
|  _ddr_mc_phy_wrapper_u_ddr_mc_|             |             |             |             |             |             |             |
|  phy_ddr_phy_4lanes_1_u_ddr_ph|             |             |             |             |             |             |             |
|  y_4lanes_ddr_byte_lane_B_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_oserdes_clkdiv   |             |             |             |             |             |             |             |
| TS_u_M_DdrCtrl_u_ddr3_infrastr|     10.000ns|      4.000ns|      4.924ns|            0|            0|            0|       112251|
| ucture_pll_clk3               |             |             |             |             |             |             |             |
|  TS_u_M_DdrCtrl_u_ddr3_infrast|     10.000ns|      4.924ns|          N/A|            0|            0|       112251|            0|
|  ructure_clk_pll_i            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.500ns|      1.070ns|      0.760ns|            0|            0|            0|           32|
| TS_MULTICYCLEPATH             |     15.000ns|      4.557ns|          N/A|            0|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 168 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 1 mins 5 secs 

Peak Memory Usage:  5354 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 170
Number of info messages: 1

Writing design to file M_Top.ncd



PAR done!
