{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526646711999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526646712014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:31:51 2018 " "Processing started: Fri May 18 14:31:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526646712014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526646712014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526646712014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526646713734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esl_as4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esl_as4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esl_as4 " "Found entity 1: esl_as4" {  } { { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646714109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646714109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/quadraturedecoder/quadraturedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/quadraturedecoder/quadraturedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716062 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/quadraturedecoder/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/quadraturedecoder/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716078 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/quad_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_dec/synthesis/quad_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad_Dec-rtl " "Found design unit 1: Quad_Dec-rtl" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec " "Found entity 1: Quad_Dec" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_irq_mapper " "Found entity 1: Quad_Dec_irq_mapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0 " "Found entity 1: Quad_Dec_mm_interconnect_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716234 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716437 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_002_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716515 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router_002 " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716531 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716547 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router_001 " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526646716562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716578 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/esl_demonstrator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file quad_dec/synthesis/submodules/esl_demonstrator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quadraturedecoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file quad_dec/synthesis/submodules/quadraturedecoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sysid " "Found entity 1: Quad_Dec_sysid" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sys_clk_timer " "Found entity 1: Quad_Dec_sys_clk_timer" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file quad_dec/synthesis/submodules/quad_dec_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_jtag_uart_sim_scfifo_w " "Found entity 1: Quad_Dec_jtag_uart_sim_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716781 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_jtag_uart_scfifo_w " "Found entity 2: Quad_Dec_jtag_uart_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716781 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_jtag_uart_sim_scfifo_r " "Found entity 3: Quad_Dec_jtag_uart_sim_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716781 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_jtag_uart_scfifo_r " "Found entity 4: Quad_Dec_jtag_uart_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716781 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_jtag_uart " "Found entity 5: Quad_Dec_jtag_uart" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646716781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646716781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_ic_data_module " "Found entity 1: Quad_Dec_cpu_ic_data_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_cpu_ic_tag_module " "Found entity 2: Quad_Dec_cpu_ic_tag_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_cpu_register_bank_a_module " "Found entity 3: Quad_Dec_cpu_register_bank_a_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_cpu_register_bank_b_module " "Found entity 4: Quad_Dec_cpu_register_bank_b_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_cpu_nios2_oci_debug " "Found entity 5: Quad_Dec_cpu_nios2_oci_debug" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "6 Quad_Dec_cpu_ociram_sp_ram_module " "Found entity 6: Quad_Dec_cpu_ociram_sp_ram_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "7 Quad_Dec_cpu_nios2_ocimem " "Found entity 7: Quad_Dec_cpu_nios2_ocimem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "8 Quad_Dec_cpu_nios2_avalon_reg " "Found entity 8: Quad_Dec_cpu_nios2_avalon_reg" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "9 Quad_Dec_cpu_nios2_oci_break " "Found entity 9: Quad_Dec_cpu_nios2_oci_break" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "10 Quad_Dec_cpu_nios2_oci_xbrk " "Found entity 10: Quad_Dec_cpu_nios2_oci_xbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "11 Quad_Dec_cpu_nios2_oci_dbrk " "Found entity 11: Quad_Dec_cpu_nios2_oci_dbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "12 Quad_Dec_cpu_nios2_oci_itrace " "Found entity 12: Quad_Dec_cpu_nios2_oci_itrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "13 Quad_Dec_cpu_nios2_oci_td_mode " "Found entity 13: Quad_Dec_cpu_nios2_oci_td_mode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "14 Quad_Dec_cpu_nios2_oci_dtrace " "Found entity 14: Quad_Dec_cpu_nios2_oci_dtrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "15 Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "16 Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "17 Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "18 Quad_Dec_cpu_nios2_oci_fifo " "Found entity 18: Quad_Dec_cpu_nios2_oci_fifo" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "19 Quad_Dec_cpu_nios2_oci_pib " "Found entity 19: Quad_Dec_cpu_nios2_oci_pib" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "20 Quad_Dec_cpu_nios2_oci_im " "Found entity 20: Quad_Dec_cpu_nios2_oci_im" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "21 Quad_Dec_cpu_nios2_performance_monitors " "Found entity 21: Quad_Dec_cpu_nios2_performance_monitors" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "22 Quad_Dec_cpu_nios2_oci " "Found entity 22: Quad_Dec_cpu_nios2_oci" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""} { "Info" "ISGN_ENTITY_NAME" "23 Quad_Dec_cpu " "Found entity 23: Quad_Dec_cpu" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_test_bench " "Found entity 1: Quad_Dec_cpu_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_sysclk " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_sysclk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_oci_test_bench " "Found entity 1: Quad_Dec_cpu_oci_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_wrapper " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_wrapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_tck " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_tck" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_onchip_mem " "Found entity 1: Quad_Dec_onchip_mem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646719338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646719338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1798) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1526646719463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1800) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1526646719463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1956) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1526646719463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(2780) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1526646719479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esl_as4 " "Elaborating entity \"esl_as4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526646720072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec Quad_Dec:inst " "Elaborating entity \"Quad_Dec\" for hierarchy \"Quad_Dec:inst\"" {  } { { "esl_as4.bdf" "inst" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { { 176 608 1088 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_onchip_mem Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem " "Elaborating entity \"Quad_Dec_onchip_mem\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "onchip_mem" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "the_altsyncram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Quad_Dec_onchip_mem.hex " "Parameter \"init_file\" = \"Quad_Dec_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720338 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526646720338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kc1 " "Found entity 1: altsyncram_0kc1" {  } { { "db/altsyncram_0kc1.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_0kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646720666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646720666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kc1 Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_0kc1:auto_generated " "Elaborating entity \"altsyncram_0kc1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_0kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu Quad_Dec:inst\|Quad_Dec_cpu:cpu " "Elaborating entity \"Quad_Dec_cpu\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "cpu" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646720909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_test_bench Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_test_bench:the_Quad_Dec_cpu_test_bench " "Elaborating entity \"Quad_Dec_cpu_test_bench\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_test_bench:the_Quad_Dec_cpu_test_bench\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_test_bench" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ic_data_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data " "Elaborating entity \"Quad_Dec_cpu_ic_data_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ic_data" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646721425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646721425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ic_tag_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag " "Elaborating entity \"Quad_Dec_cpu_ic_tag_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ic_tag" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72h1 " "Found entity 1: altsyncram_72h1" {  } { { "db/altsyncram_72h1.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_72h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646721800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646721800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72h1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_72h1:auto_generated " "Elaborating entity \"altsyncram_72h1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_72h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_register_bank_a_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a " "Elaborating entity \"Quad_Dec_cpu_register_bank_a_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_register_bank_a" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646721940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aog1 " "Found entity 1: altsyncram_aog1" {  } { { "db/altsyncram_aog1.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_aog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646722268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646722268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aog1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aog1:auto_generated " "Elaborating entity \"altsyncram_aog1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646722268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_register_bank_b_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b " "Elaborating entity \"Quad_Dec_cpu_register_bank_b_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_register_bank_b" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646722456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646722487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bog1 " "Found entity 1: altsyncram_bog1" {  } { { "db/altsyncram_bog1.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_bog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646722815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646722815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bog1 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bog1:auto_generated " "Elaborating entity \"altsyncram_bog1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646722815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci " "Elaborating entity \"Quad_Dec_cpu_nios2_oci\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_debug Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_debug\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_debug" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_ocimem Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem " "Elaborating entity \"Quad_Dec_cpu_nios2_ocimem\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_ocimem" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_ociram_sp_ram_module Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram " "Elaborating entity \"Quad_Dec_cpu_ociram_sp_ram_module\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_ociram_sp_ram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_altsyncram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae81 " "Found entity 1: altsyncram_ae81" {  } { { "db/altsyncram_ae81.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_ae81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646723503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646723503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae81 Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ae81:auto_generated " "Elaborating entity \"altsyncram_ae81\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem\|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ae81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_avalon_reg Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg " "Elaborating entity \"Quad_Dec_cpu_nios2_avalon_reg\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_avalon_reg" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_break Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_break:the_Quad_Dec_cpu_nios2_oci_break " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_break\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_break:the_Quad_Dec_cpu_nios2_oci_break\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_break" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_xbrk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_xbrk:the_Quad_Dec_cpu_nios2_oci_xbrk " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_xbrk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_xbrk:the_Quad_Dec_cpu_nios2_oci_xbrk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_xbrk" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_dbrk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dbrk:the_Quad_Dec_cpu_nios2_oci_dbrk " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_dbrk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dbrk:the_Quad_Dec_cpu_nios2_oci_dbrk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_dbrk" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_itrace Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_itrace\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_itrace" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_dtrace Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_dtrace\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_dtrace" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_td_mode Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\|Quad_Dec_cpu_nios2_oci_td_mode:Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_td_mode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_dtrace:the_Quad_Dec_cpu_nios2_oci_dtrace\|Quad_Dec_cpu_nios2_oci_td_mode:Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Quad_Dec_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt:the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt:the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc:the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc:the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_fifo_cnt_inc Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_cnt_inc:the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_nios2_oci_fifo_cnt_inc:the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_oci_test_bench Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_oci_test_bench:the_Quad_Dec_cpu_oci_test_bench " "Elaborating entity \"Quad_Dec_cpu_oci_test_bench\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_fifo:the_Quad_Dec_cpu_nios2_oci_fifo\|Quad_Dec_cpu_oci_test_bench:the_Quad_Dec_cpu_oci_test_bench\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_oci_test_bench" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_pib Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_pib:the_Quad_Dec_cpu_nios2_oci_pib " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_pib\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_pib:the_Quad_Dec_cpu_nios2_oci_pib\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_pib" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_nios2_oci_im Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_im:the_Quad_Dec_cpu_nios2_oci_im " "Elaborating entity \"Quad_Dec_cpu_nios2_oci_im\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_im:the_Quad_Dec_cpu_nios2_oci_im\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_im" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_wrapper Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_wrapper\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_jtag_debug_module_wrapper" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_tck Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_tck\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "the_Quad_Dec_cpu_jtag_debug_module_tck" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_cpu_jtag_debug_module_sysclk Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk " "Elaborating entity \"Quad_Dec_cpu_jtag_debug_module_sysclk\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "the_Quad_Dec_cpu_jtag_debug_module_sysclk" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646723894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "Quad_Dec_cpu_jtag_debug_module_phy" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Quad_Dec_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart " "Elaborating entity \"Quad_Dec_jtag_uart\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "jtag_uart" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart_scfifo_w Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w " "Elaborating entity \"Quad_Dec_jtag_uart_scfifo_w\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "the_Quad_Dec_jtag_uart_scfifo_w" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "wfifo" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724269 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526646724269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646724581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646724581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646724628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646724628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646724706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646724706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646724987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646724987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646724987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646725284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646725284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646725284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646725597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646725597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646725597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646725878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646725878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646725878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_jtag_uart_scfifo_r Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r " "Elaborating entity \"Quad_Dec_jtag_uart_scfifo_r\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "the_Quad_Dec_jtag_uart_scfifo_r" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646725909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "Quad_Dec_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646726403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_jtag_uart:jtag_uart\|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726403 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526646726403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_sys_clk_timer Quad_Dec:inst\|Quad_Dec_sys_clk_timer:sys_clk_timer " "Elaborating entity \"Quad_Dec_sys_clk_timer\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_sys_clk_timer:sys_clk_timer\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "sys_clk_timer" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_sysid Quad_Dec:inst\|Quad_Dec_sysid:sysid " "Elaborating entity \"Quad_Dec_sysid\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_sysid:sysid\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "sysid" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_demonstrator Quad_Dec:inst\|esl_demonstrator:quadraturedecoder " "Elaborating entity \"esl_demonstrator\" for hierarchy \"Quad_Dec:inst\|esl_demonstrator:quadraturedecoder\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "quadraturedecoder" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726435 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(27) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(27): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder Quad_Dec:inst\|esl_demonstrator:quadraturedecoder\|QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"Quad_Dec:inst\|esl_demonstrator:quadraturedecoder\|QuadratureDecoder:encoder\"" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "encoder" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_0_IN_old QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"GPIO_0_IN_old\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(29) " "VHDL Process Statement warning at QuadratureDecoder.vhd(29): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(30) " "VHDL Process Statement warning at QuadratureDecoder.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter QuadratureDecoder.vhd(24) " "VHDL Process Statement warning at QuadratureDecoder.vhd(24): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[0\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[1\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[2\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[3\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[4\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[5\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[6\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[7\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[8\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[9\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[10\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[11\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[12\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[13\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[14\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[15\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[16\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[17\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726450 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[18\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[19\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[20\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[21\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[22\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[23\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[24\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[25\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[26\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[27\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[28\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[29\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[30\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[31\]\" at QuadratureDecoder.vhd(24)" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526646726466 "|Quad_Dec|esl_demonstrator:quadraturedecoder|QuadratureDecoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Quad_Dec_mm_interconnect_0\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "mm_interconnect_0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "quadraturedecoder_avalon_slave_0_translator" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646726841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "addr_router" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\|Quad_Dec_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router:addr_router\|Quad_Dec_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_addr_router_001_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\|Quad_Dec_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_addr_router_001:addr_router_001\|Quad_Dec_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "id_router" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\|Quad_Dec_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router:id_router\|Quad_Dec_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_id_router_002_default_decode Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\|Quad_Dec_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Quad_Dec_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_id_router_002:id_router_002\|Quad_Dec_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "limiter" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_mm_interconnect_0:mm_interconnect_0\|Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_Dec_irq_mapper Quad_Dec:inst\|Quad_Dec_irq_mapper:irq_mapper " "Elaborating entity \"Quad_Dec_irq_mapper\" for hierarchy \"Quad_Dec:inst\|Quad_Dec_irq_mapper:irq_mapper\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "irq_mapper" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Quad_Dec:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\"" {  } { { "Quad_Dec/synthesis/Quad_Dec.vhd" "rst_controller" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Quad_Dec:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646727481 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Quad_Dec_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Quad_Dec_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "the_Quad_Dec_cpu_nios2_oci_itrace" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1526646731422 "|esl_as4|Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_itrace:the_Quad_Dec_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Add8\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "Add8" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646743969 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1526646743969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646744156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"Quad_Dec:inst\|Quad_Dec_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646744156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646744156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646744156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526646744156 ""}  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526646744156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526646744453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526646744453 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1526646747708 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1526646747708 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1526646748146 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1526646748146 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1526646748146 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1526646748146 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1526646748146 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526646748177 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4764 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4477 -1 0 } } { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4504 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 752 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4796 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 6222 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 4755 -1 0 } } { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526646748818 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526646748818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646755688 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526646761928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646762998 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526646763592 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526646763592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526646763967 "|esl_as4|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526646763967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646764436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg " "Generated suppressed messages file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526646766341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526646770236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646770236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Quad_input1 " "No output dependent on input pin \"Quad_input1\"" {  } { { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { { 320 304 528 336 "Quad_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646772489 "|esl_as4|Quad_input1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Quad_input2 " "No output dependent on input pin \"Quad_input2\"" {  } { { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { { 320 304 528 336 "Quad_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526646772489 "|esl_as4|Quad_input2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526646772489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2938 " "Implemented 2938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526646772489 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526646772489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2741 " "Implemented 2741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526646772489 ""} { "Info" "ICUT_CUT_TM_RAMS" "189 " "Implemented 189 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526646772489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526646772489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526646772864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:32:52 2018 " "Processing ended: Fri May 18 14:32:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526646772864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526646772864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526646772864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526646772864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526646778609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526646778609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:32:56 2018 " "Processing started: Fri May 18 14:32:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526646778609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526646778609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526646778609 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526646779000 ""}
{ "Info" "0" "" "Project  = esl_demonstrator" {  } {  } 0 0 "Project  = esl_demonstrator" 0 0 "Fitter" 0 0 1526646779000 ""}
{ "Info" "0" "" "Revision = esl_demonstrator" {  } {  } 0 0 "Revision = esl_demonstrator" 0 0 "Fitter" 0 0 1526646779000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1526646779672 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "esl_demonstrator EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"esl_demonstrator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526646779922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526646780078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526646780081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526646780081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526646781146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526646781178 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526646782271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526646782271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526646782271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526646782271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9438 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526646782303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9440 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526646782303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9442 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526646782303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9444 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526646782303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9446 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526646782303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526646782303 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526646782381 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 3 " "No exact pin location assignment(s) for 2 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Quad_input1 " "Pin Quad_input1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Quad_input1 } } } { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { { 320 304 528 336 "Quad_input1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_input1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526646784478 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Quad_input2 " "Pin Quad_input2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Quad_input2 } } } { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { { 320 304 528 336 "Quad_input2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_input2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526646784478 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1526646784478 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646786902 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1526646786902 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec.sdc " "Reading SDC File: 'Quad_Dec.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526646787198 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1526646787198 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526646787198 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526646787245 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646787558 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1526646787558 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1526646787558 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526646787558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526646787558 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1526646787558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } { { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { { 240 392 560 256 "CLOCK_50" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 9427 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526646788576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 8742 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526646788576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 8988 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 8826 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526646788576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 8848 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526646788576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Quad_Dec:inst\|Quad_Dec_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci\|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 1616 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526646788576 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|Quad_Dec_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 3416 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526646788576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Quad_Dec:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Quad_Dec:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526646788592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Quad_Dec:inst\|Quad_Dec_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node Quad_Dec:inst\|Quad_Dec_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|Quad_Dec_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 3416 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526646788592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Quad_Dec:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Quad_Dec:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 3894 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526646788592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526646788592 ""}  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526646788592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526646791717 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526646791748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526646791748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526646791780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526646791811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526646791858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526646791858 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526646791905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526646792580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1526646792596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526646792596 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1526646792690 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1526646792690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1526646792690 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526646792690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1526646792690 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1526646792690 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Quad_inputs\[0\] " "Node \"Quad_inputs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Quad_inputs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1526646793893 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Quad_inputs\[1\] " "Node \"Quad_inputs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Quad_inputs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1526646793893 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1526646793893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526646793893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526646799704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526646803937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526646804031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526646810425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526646810425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526646813897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1526646823737 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526646823737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526646826049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1526646826049 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1526646826049 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526646826049 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.84 " "Total time spent on timing analysis during the Fitter is 7.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1526646826505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526646826786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526646828856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526646829106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526646831752 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526646836256 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1526646838615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.fit.smsg " "Generated suppressed messages file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526646839930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526646844199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:34:04 2018 " "Processing ended: Fri May 18 14:34:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526646844199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526646844199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526646844199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526646844199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526646859036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526646859036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:34:18 2018 " "Processing started: Fri May 18 14:34:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526646859036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526646859036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526646859036 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526646864139 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526646864279 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1526646864279 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1526646864685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526646866061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:34:26 2018 " "Processing ended: Fri May 18 14:34:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526646866061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526646866061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526646866061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526646866061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526646867201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526646871658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526646871658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:34:29 2018 " "Processing started: Fri May 18 14:34:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526646871658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526646871658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta esl_demonstrator -c esl_demonstrator " "Command: quartus_sta esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526646871658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1526646872065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526646873252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526646873252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526646873424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526646873424 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526646875115 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1526646875115 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec.sdc " "Reading SDC File: 'Quad_Dec.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1526646875365 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1526646875365 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1526646875380 ""}
{ "Info" "ISTA_SDC_FOUND" "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc " "Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1526646875458 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646876177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646876177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646876177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646876177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646876177 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1526646876177 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1526646876177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1526646876255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.961 " "Worst-case setup slack is 7.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.961               0.000 CLOCK_50  " "    7.961               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.893               0.000 altera_reserved_tck  " "   17.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646876693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_50  " "    0.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646876771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.910 " "Worst-case recovery slack is 14.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.910               0.000 CLOCK_50  " "   14.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.520               0.000 altera_reserved_tck  " "   46.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646876802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.290 " "Worst-case removal slack is 1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 altera_reserved_tck  " "    1.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.078               0.000 CLOCK_50  " "    3.078               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646876833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.576 " "Worst-case minimum pulse width slack is 9.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576               0.000 CLOCK_50  " "    9.576               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646876865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646876865 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.381 ns " "Worst Case Available Settling Time: 38.381 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646878071 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1526646878149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1526646878300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1526646881590 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646882274 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646882274 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646882274 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646882274 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646882274 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1526646882274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.137 " "Worst-case setup slack is 9.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.137               0.000 CLOCK_50  " "    9.137               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.890               0.000 altera_reserved_tck  " "   18.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646882524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 CLOCK_50  " "    0.282               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646882617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.454 " "Worst-case recovery slack is 15.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.454               0.000 CLOCK_50  " "   15.454               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.929               0.000 altera_reserved_tck  " "   46.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646882680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.175 " "Worst-case removal slack is 1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 altera_reserved_tck  " "    1.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.770               0.000 CLOCK_50  " "    2.770               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646882742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLOCK_50  " "    9.594               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.605               0.000 altera_reserved_tck  " "   49.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646882789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646882789 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.563 ns " "Worst Case Available Settling Time: 38.563 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646883823 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1526646883870 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646884839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646884839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646884839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646884839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526646884839 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1526646884839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.144 " "Worst-case setup slack is 13.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646884948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646884948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.144               0.000 CLOCK_50  " "   13.144               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646884948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.931               0.000 altera_reserved_tck  " "   22.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646884948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646884948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 CLOCK_50  " "    0.136               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646885058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.946 " "Worst-case recovery slack is 16.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.946               0.000 CLOCK_50  " "   16.946               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.115               0.000 altera_reserved_tck  " "   48.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646885120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.706 " "Worst-case removal slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 altera_reserved_tck  " "    0.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 CLOCK_50  " "    1.785               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646885183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.380 " "Worst-case minimum pulse width slack is 9.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.380               0.000 CLOCK_50  " "    9.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526646885230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526646885230 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.113 ns " "Worst Case Available Settling Time: 39.113 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526646886415 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1526646888275 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1526646888275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526646889290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:34:49 2018 " "Processing ended: Fri May 18 14:34:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526646889290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526646889290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526646889290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526646889290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526646891224 ""}
