

================================================================
== Vivado HLS Report for 'dut_update_knn'
================================================================
* Date:           Tue Oct  3 15:12:27 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   49|   49|         1|          -|          -|    49|    no    |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.72ns
ST_1: tmp_27_read [1/1] 0.00ns
:0  %tmp_27_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_27)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_27_cast_cast [1/1] 0.00ns
:3  %tmp_27_cast_cast = zext i4 %tmp_27_read to i6

ST_1: tmp [1/1] 0.00ns
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_27_read, i2 0)

ST_1: tmp_1 [1/1] 1.72ns
:5  %tmp_1 = sub i6 %tmp, %tmp_27_cast_cast

ST_1: train_inst_V_cast [1/1] 0.00ns
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V [1/1] 1.37ns
:7  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_13 [1/1] 1.57ns
:8  br label %1


 <State 2>: 1.94ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i6 [ 0, %0 ], [ %dist_V, %2 ]

ST_2: bvh_d_index [1/1] 0.00ns
:1  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: index_assign_cast2 [1/1] 0.00ns
:2  %index_assign_cast2 = zext i6 %bvh_d_index to i32

ST_2: exitcond1 [1/1] 1.94ns
:3  %exitcond1 = icmp eq i6 %bvh_d_index, -15

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i [1/1] 1.72ns
:5  %i = add i6 %bvh_d_index, 1

ST_2: stg_20 [1/1] 0.00ns
:6  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 %index_assign_cast2)

ST_2: tmp_1_cast [1/1] 0.00ns
:1  %tmp_1_cast = zext i1 %tmp_3 to i6

ST_2: dist_V [1/1] 1.72ns
:2  %dist_V = add i6 %p_s, %tmp_1_cast

ST_2: stg_24 [1/1] 0.00ns
:3  br label %1

ST_2: p_1 [1/1] 0.00ns
.preheader.preheader:0  %p_1 = alloca i2

ST_2: stg_26 [1/1] 1.57ns
.preheader.preheader:1  store i2 0, i2* %p_1

ST_2: stg_27 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 3>: 4.11ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

ST_3: exitcond [1/1] 1.36ns
.preheader:1  %exitcond = icmp eq i2 %i1, -1

ST_3: empty_4 [1/1] 0.00ns
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: i_1 [1/1] 0.80ns
.preheader:3  %i_1 = add i2 %i1, 1

ST_3: stg_32 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %6, label %3

ST_3: p_1_load [1/1] 0.00ns
:0  %p_1_load = load i2* %p_1

ST_3: tmp_4 [1/1] 1.36ns
:1  %tmp_4 = icmp eq i2 %p_1_load, 0

ST_3: stg_35 [1/1] 0.00ns
:2  br i1 %tmp_4, label %4, label %.preheader.backedge

ST_3: tmp_5_cast [1/1] 0.00ns
:0  %tmp_5_cast = zext i2 %i1 to i6

ST_3: tmp_2 [1/1] 1.72ns
:1  %tmp_2 = add i6 %tmp_1, %tmp_5_cast

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = sext i6 %tmp_2 to i64

ST_3: min_distances_V_addr [1/1] 0.00ns
:3  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_2_cast

ST_3: min_distances_V_load [2/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_3: stg_41 [1/1] 0.00ns
:0  ret void


 <State 4>: 4.33ns
ST_4: min_distances_V_load [1/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_4: tmp_6 [1/1] 1.94ns
:5  %tmp_6 = icmp ugt i6 %min_distances_V_load, %p_s

ST_4: stg_44 [1/1] 0.00ns
:6  br i1 %tmp_6, label %5, label %.preheader.backedge.pre

ST_4: stg_45 [1/1] 1.57ns
.preheader.backedge.pre:0  store i2 0, i2* %p_1

ST_4: stg_46 [1/1] 0.00ns
.preheader.backedge.pre:1  br label %.preheader.backedge

ST_4: stg_47 [1/1] 2.39ns
:0  store i6 %p_s, i6* %min_distances_V_addr, align 1

ST_4: stg_48 [1/1] 1.57ns
:1  store i2 1, i2* %p_1

ST_4: stg_49 [1/1] 0.00ns
:2  br label %.preheader.backedge

ST_4: stg_50 [1/1] 0.00ns
.preheader.backedge:0  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
