INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/ip/bram_Sine_LUT/sim/bram_Sine_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_Sine_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
