

================================================================
== Vivado HLS Report for 'multibyte'
================================================================
* Date:           Mon Aug 20 15:49:19 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyte
* Solution:       multibyte
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  2000279|  202000341|  2000279|  202000341|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                     |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- memset_sensorData  |          5|          5|         1|          -|          -|          6|    no    |
        |- Loop 2             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 3             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 4             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 5             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 6             |  175000000|  175000000|         1|          -|          -|  175000000|    no    |
        |- Loop 7             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 8             |        192|        192|         8|          -|          -|         24|    no    |
        |- Loop 9             |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 10            |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 11            |         54|         54|         9|          -|          -|          6|    no    |
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    711|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1346|   1964|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    843|
|Register         |        -|      -|     603|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1949|   3518|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-----+------+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------+----------------------+---------+-------+-----+------+
    |multibyte_CTRL_m_axi_U  |multibyte_CTRL_m_axi  |        2|      0|  512|   580|
    |multibyte_CTRL_s_axi_U  |multibyte_CTRL_s_axi  |        0|      0|  834|  1384|
    +------------------------+----------------------+---------+-------+-----+------+
    |Total                   |                      |        2|      0| 1346|  1964|
    +------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sensorData_U  |multibyte_sensorDbkb  |        2|  0|   0|     6|   32|     1|          192|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|     6|   32|     1|          192|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ctr_V_1_fu_1194_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_2_fu_1214_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_3_fu_1234_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_4_fu_1254_p2                   |     +    |      0|  0|  35|          28|           1|
    |ctr_V_5_fu_1274_p2                   |     +    |      0|  0|  30|          23|           1|
    |ctr_V_6_fu_1312_p2                   |     +    |      0|  0|  27|          20|           1|
    |ctr_V_7_fu_1332_p2                   |     +    |      0|  0|  27|          20|           1|
    |ctr_V_fu_1174_p2                     |     +    |      0|  0|  30|          23|           1|
    |index_1_fu_1300_p2                   |     +    |      0|  0|  15|           5|           1|
    |index_2_fu_1352_p2                   |     +    |      0|  0|  12|           3|           1|
    |indvarinc_fu_1147_p2                 |     +    |      0|  0|  12|           3|           1|
    |ap_block_state14_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state23_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state32_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state41_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state50_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state65_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state75_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state83_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state94_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op176_writereq_state2   |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_1346_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_1294_p2                 |   icmp   |      0|  0|  11|           5|           5|
    |tmp_1_fu_1158_p2                     |   icmp   |      0|  0|   9|           3|           3|
    |tmp_2_fu_1268_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_3_fu_1168_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_4_fu_1306_p2                     |   icmp   |      0|  0|  18|          20|          17|
    |tmp_5_fu_1188_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_6_fu_1326_p2                     |   icmp   |      0|  0|  18|          20|          17|
    |tmp_7_fu_1208_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_9_fu_1228_p2                     |   icmp   |      0|  0|  18|          23|          23|
    |tmp_s_fu_1248_p2                     |   icmp   |      0|  0|  18|          28|          28|
    |ap_block_state15_io                  |    or    |      0|  0|   8|           1|           1|
    |ap_predicate_op451_writereq_state65  |    or    |      0|  0|   8|           1|           1|
    |tmp1_fu_1387_p2                      |    or    |      0|  0|  39|          32|          32|
    |tmp2_fu_1424_p2                      |    or    |      0|  0|  39|          32|          32|
    |tmp_13_fu_1393_p2                    |    or    |      0|  0|  39|          32|          32|
    |tmp_18_fu_1430_p2                    |    or    |      0|  0|  39|          32|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 711|         529|         340|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |CTRL_ARADDR                  |   15|          3|   32|         96|
    |CTRL_AWADDR                  |   41|          8|   32|        256|
    |CTRL_WDATA                   |   93|         19|   32|        608|
    |CTRL_blk_n_AR                |    9|          2|    1|          2|
    |CTRL_blk_n_AW                |    9|          2|    1|          2|
    |CTRL_blk_n_B                 |    9|          2|    1|          2|
    |CTRL_blk_n_R                 |    9|          2|    1|          2|
    |CTRL_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                    |  469|        107|    1|        107|
    |ap_sig_ioackin_CTRL_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_CTRL_WREADY   |    9|          2|    1|          2|
    |index2_reg_991               |    9|          2|    3|          6|
    |index_reg_958                |    9|          2|    5|         10|
    |invdar9_reg_881              |    9|          2|    3|          6|
    |p_014_0_i1_reg_892           |    9|          2|   23|         46|
    |p_014_0_i2_reg_903           |    9|          2|   23|         46|
    |p_014_0_i3_reg_914           |    9|          2|   23|         46|
    |p_014_0_i4_reg_925           |    9|          2|   23|         46|
    |p_014_0_i5_reg_936           |    9|          2|   28|         56|
    |p_014_0_i6_reg_969           |    9|          2|   20|         40|
    |p_014_0_i7_reg_980           |    9|          2|   20|         40|
    |p_014_0_i_reg_947            |    9|          2|   23|         46|
    |sensorData_address0          |   27|          5|    3|         15|
    |sensorData_address1          |   27|          5|    3|         15|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  843|        185|  305|       1501|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |CTRL_addr_5_read_reg_1601            |   32|   0|   32|          0|
    |ap_CS_fsm                            |  106|   0|  106|          0|
    |ap_reg_ioackin_CTRL_ARREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_AWREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_CTRL_WREADY           |    1|   0|    1|          0|
    |ap_reg_ioackin_stateSetUp_dummy_ack  |    1|   0|    1|          0|
    |ap_reg_ioackin_state_dummy_ack       |    1|   0|    1|          0|
    |firstSample                          |    1|   0|    1|          0|
    |firstSample_load_reg_1492            |    1|   0|    1|          0|
    |index2_reg_991                       |    3|   0|    3|          0|
    |index_1_reg_1562                     |    5|   0|    5|          0|
    |index_2_reg_1586                     |    3|   0|    3|          0|
    |index_reg_958                        |    5|   0|    5|          0|
    |invdar9_reg_881                      |    3|   0|    3|          0|
    |p_014_0_i1_reg_892                   |   23|   0|   23|          0|
    |p_014_0_i2_reg_903                   |   23|   0|   23|          0|
    |p_014_0_i3_reg_914                   |   23|   0|   23|          0|
    |p_014_0_i4_reg_925                   |   23|   0|   23|          0|
    |p_014_0_i5_reg_936                   |   28|   0|   28|          0|
    |p_014_0_i6_reg_969                   |   20|   0|   20|          0|
    |p_014_0_i7_reg_980                   |   20|   0|   20|          0|
    |p_014_0_i_reg_947                    |   23|   0|   23|          0|
    |sensorData_load_1_reg_1612           |   32|   0|   32|          0|
    |sensorData_load_2_reg_1628           |   32|   0|   32|          0|
    |sensorData_load_3_reg_1633           |   32|   0|   32|          0|
    |sensorData_load_4_reg_1654           |   32|   0|   32|          0|
    |sensorData_load_5_reg_1659           |   32|   0|   32|          0|
    |sensorData_load_reg_1606             |   32|   0|   32|          0|
    |tmp_13_reg_1649                      |   32|   0|   32|          0|
    |tmp_18_reg_1664                      |   32|   0|   32|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  603|   0|  603|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR    |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA     |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB     |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR    |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA     | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID    | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY    |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP     | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |   multibyte  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   multibyte  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   multibyte  | return value |
|m_axi_CTRL_AWVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_AWUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WVALID    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WREADY    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WDATA     | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WSTRB     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WLAST     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WID       | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_WUSER     | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARVALID   | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREADY   |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARADDR    | out |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARID      | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLEN     | out |    8|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARSIZE    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARBURST   | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARLOCK    | out |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARCACHE   | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARPROT    | out |    3|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARQOS     | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARREGION  | out |    4|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_ARUSER    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RDATA     |  in |   32|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RLAST     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_RRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BVALID    |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BREADY    | out |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BRESP     |  in |    2|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BID       |  in |    1|    m_axi   |     CTRL     |    pointer   |
|m_axi_CTRL_BUSER     |  in |    1|    m_axi   |     CTRL     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

