
---------- Begin Simulation Statistics ----------
final_tick                                83302325500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   229265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   437.03                       # Real time elapsed on the host
host_tick_rate                              190608600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083302                       # Number of seconds simulated
sim_ticks                                 83302325500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103678                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728108                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478222                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666046                       # CPI: cycles per instruction
system.cpu.discardedOps                        190802                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610510                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403337                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001634                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34073379                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600223                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166604651                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132531272                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            328                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37719                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73355                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33475                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85719                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37719                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25189504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25189504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123438                       # Request fanout histogram
system.membus.respLayer1.occupancy         1154133500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           846008500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       732224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           82585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174980096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175087872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107158                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9389440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           815862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815366     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    496      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             815862                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2026670500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770409995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585141                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585261                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data              585141                       # number of overall hits
system.l2.overall_hits::total                  585261                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123023                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data            123023                       # number of overall misses
system.l2.overall_misses::total                123443                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36965500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11234046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11271011500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36965500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11234046000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11271011500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708704                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708704                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174181                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174181                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88013.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91316.631849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91305.391962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88013.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91316.631849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91305.391962                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73355                       # number of writebacks
system.l2.writebacks::total                     73355                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123438                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32765500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10003516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10036282000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32765500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10003516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10036282000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.174174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.174174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78013.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81317.502317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81306.259013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78013.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81317.502317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81306.259013                       # average overall mshr miss latency
system.l2.replacements                         107158                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658869                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            203259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203259                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7970459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7970459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.296628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92983.574237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92983.574237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7113269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7113269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.296628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82983.574237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82983.574237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36965500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36965500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88013.095238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88013.095238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32765500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32765500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78013.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78013.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3263587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3263587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87486.248124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87486.248124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2890247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2890247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77488.605593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77488.605593                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.256727                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123542                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.465607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.400527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.705565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15861.150635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6826                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5789498                       # Number of tag accesses
system.l2.tags.data_accesses                  5789498                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15746304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15800064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9389440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9389440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            645360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         189025983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189671344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       645360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           645360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112715221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112715221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112715221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           645360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        189025983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302386564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003959021500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450659                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138000                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73355                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146710                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4650856750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1234060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9278581750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18843.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37593.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117152                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146710                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.471637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.387771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.002525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3494      4.79%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        45010     61.75%     66.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4240      5.82%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1500      2.06%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1359      1.86%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1735      2.38%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          842      1.16%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          784      1.08%     80.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13929     19.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.960349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.143057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.090657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8806     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.618217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6304     71.42%     71.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.35%     71.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2258     25.58%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.49%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              175      1.98%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15795968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9388096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15800064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9389440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83302281000                       # Total gap between requests
system.mem_ctrls.avgGap                     423299.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15742208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9388096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 645360.134633936454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188976813.138307899237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112699086.653949424624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       246036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146710                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28645250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9249936500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1945376893000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34101.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37595.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13260015.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258075300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137147505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           879069660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          380062980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6575418720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17423667660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17315531040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42968972865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.819608                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44815952000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2781480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35704893500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262466400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139481430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           883168020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          385653600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6575418720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17688361980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17092630560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43027180710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.518362                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44233929750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2781480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36286915750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050632                       # number of overall hits
system.cpu.icache.overall_hits::total         8050632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39669500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39669500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39669500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39669500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73462.037037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73462.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73462.037037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73462.037037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39129500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39129500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72462.037037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72462.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72462.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72462.037037                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73462.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73462.037037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72462.037037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72462.037037                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.077257                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.577778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.077257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102884                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102884                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313134                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739691                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739691                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747512                       # number of overall misses
system.cpu.dcache.overall_misses::total        747512                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21250173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21250173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21250173000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21250173000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060646                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28728.446067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28728.446067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28427.868716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28427.868716                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658869                       # number of writebacks
system.cpu.dcache.writebacks::total            658869                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35482                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35482                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35482                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35482                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18105467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18105467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18477949500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18477949500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25710.360845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25710.360845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26092.754644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26092.754644                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707651                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8144114000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8144114000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19492.619763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19492.619763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7564938000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7564938000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18218.625295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18218.625295                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13106059000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13106059000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40716.461729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40716.461729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10540529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10540529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36475.197074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36475.197074                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    372482000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    372482000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94180.025284                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94180.025284                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.331346                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021373                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.459603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.331346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104829607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104829607                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83302325500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
