[
    {
        "age": null,
        "album": "",
        "author": "/u/NeutronHiFi",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-03T19:32:29.021791+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-03T19:27:18+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q33m43/supertinykernel_stk_lightweight_embedded/\"> <img src=\"https://b.thumbs.redditmedia.com/EWbc5-vxXnT9PoNdCDP3pMVPrF6q-OO6sevqSRv_zrQ.jpg\" alt=\"SuperTinyKernel (STK) - lightweight embedded multi/single-core thread scheduler for ARM Cortex-M and RISC-V MCUs\" title=\"SuperTinyKernel (STK) - lightweight embedded multi/single-core thread scheduler for ARM Cortex-M and RISC-V MCUs\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/NeutronHiFi\"> /u/NeutronHiFi </a> <br/> <span><a href=\"/r/NeutronHiFi/comments/1pd1bv9/supertinykernel_stk_lightweight_embedded/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q33m43/supertinykernel_stk_lightweight_embedded/\">[comments]</a></span> </td></tr></table>",
        "id": 4465546,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q33m43/supertinykernel_stk_lightweight_embedded",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/EWbc5-vxXnT9PoNdCDP3pMVPrF6q-OO6sevqSRv_zrQ.jpg",
        "title": "SuperTinyKernel (STK) - lightweight embedded multi/single-core thread scheduler for ARM Cortex-M and RISC-V MCUs",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/_ptitSeb_",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-03T17:19:39.052723+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-03T16:25:33+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q2yt1h/nerw_box64_release_with_more_riscv_support_and/\"> <img src=\"https://external-preview.redd.it/fHL4Hln1QQfZjKlJ9waup1O0O2awlBlbNrswyobKS5w.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=d92d181bd9d91cf315db0e5ce0966c42213499a5\" alt=\"Nerw Box64 Release, with more RiSC-V support and more games running\" title=\"Nerw Box64 Release, with more RiSC-V support and more games running\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Include a video of Steam games running on a RiSC-V machine (Pionner Milk-V)</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/_ptitSeb_\"> /u/_ptitSeb_ </a> <br/> <span><a href=\"https://box86.org/2026/01/new-box64-v0-4-0-released/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q2yt1h/nerw_box64_release_with_more_riscv_support_and/\">[comments]</a></span> </td></tr></table>",
        "id": 4464774,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q2yt1h/nerw_box64_release_with_more_riscv_support_and",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/fHL4Hln1QQfZjKlJ9waup1O0O2awlBlbNrswyobKS5w.png?width=640&crop=smart&auto=webp&s=d92d181bd9d91cf315db0e5ce0966c42213499a5",
        "title": "Nerw Box64 Release, with more RiSC-V support and more games running",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/fullgrid",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-03T10:49:00.585790+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-03T09:56:55+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q2qux0/wch_ch32h417_dualcore_riscv_mcu_offers_usb_30/\"> <img src=\"https://external-preview.redd.it/w0h3jVwo_MdRJ4FNdzij-zQ-nayLa-GvVY-fJJUVN6A.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=a798b856c291258aca58164abd9c5f1c46c2297a\" alt=\"WCH CH32H417 dual-core RISC-V MCU offers USB 3.0, 500MB/s UHSIF, and Fast Ethernet interfaces\" title=\"WCH CH32H417 dual-core RISC-V MCU offers USB 3.0, 500MB/s UHSIF, and Fast Ethernet interfaces\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><blockquote> <p>WCH CH32H417 is a high-performance dual-core RISC-V microcontroller clocked at up to 400 MHz with up to 960 KB flash, 896KB SRAM, and a range of interfaces, including a 5 Gbps USB 3.0 Host/Device SuperSpeed interface.</p> </blockquote> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://www.cnx-software.com/2026/01/03/wch-ch32h417-dual-core",
        "id": 4462811,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q2qux0/wch_ch32h417_dualcore_riscv_mcu_offers_usb_30",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/w0h3jVwo_MdRJ4FNdzij-zQ-nayLa-GvVY-fJJUVN6A.jpeg?width=640&crop=smart&auto=webp&s=a798b856c291258aca58164abd9c5f1c46c2297a",
        "title": "WCH CH32H417 dual-core RISC-V MCU offers USB 3.0, 500MB/s UHSIF, and Fast Ethernet interfaces",
        "vote": 0
    }
]