# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do calctest.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:18 on Dec 01,2022
# vlog -reportprogress 300 ./branchCalcs.sv 
# -- Compiling module branchCalcs
# -- Compiling module bc_tb
# 
# Top level modules:
# 	bc_tb
# End time: 15:32:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bc_tb 
# Start time: 15:32:18 on Dec 01,2022
# Loading sv_std.std
# Loading work.bc_tb
# Loading work.branchCalcs
# Loading work.shifter
# Loading work.adder64_bit
# Loading work.fullAdder
# Loading work.mux64x2_1
# Loading work.mux2_1
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlft0dvdat".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0dvdat
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# initial value setup 
# 
# PCSrc = x calcBranch =                    xunconditional branch 
# 
# PCSrc = 0 calcBranch =                 2020no branch 
# 
# PCSrc = 1 calcBranch =                 2020CBZ true 
# 
# PCSrc = 0 calcBranch =                 2020B.LT true 
# 
# PCSrc = 1calcBranch =                 2020branch to register true 
# 
# PCSrc = 1 calcBranch =                 2020unconditional to negative 
# 
PCSrc = 1 calcBranch =                   32
do calctest.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:59 on Dec 01,2022
# vlog -reportprogress 300 ./branchCalcs.sv 
# -- Compiling module branchCalcs
# -- Compiling module bc_tb
# 
# Top level modules:
# 	bc_tb
# End time: 15:41:00 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:41:01 on Dec 01,2022, Elapsed time: 0:08:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work bc_tb 
# Start time: 15:41:01 on Dec 01,2022
# Loading sv_std.std
# Loading work.bc_tb
# Loading work.branchCalcs
# Loading work.shifter
# Loading work.adder64_bit
# Loading work.fullAdder
# Loading work.mux64x2_1
# Loading work.mux2_1
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlft22jcze".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22jcze
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# initial value setup 
# 
# PCSrc = x calcBranch =                    x
# unconditional branch 
# 
# PCSrc = 0 calcBranch =                 2020
# no branch 
# 
# PCSrc = 1 calcBranch =                 2020
# CBZ true 
# 
# PCSrc = 0 calcBranch =                 2020
# B.LT true 
# 
# PCSrc = 1calcBranch =                 2020
# branch to register true 
# 
# PCSrc = 1 calcBranch =                 2020
# unconditional to negative 
# 
# PCSrc = 1 calcBranch =                   32
do calctest.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:47 on Dec 01,2022
# vlog -reportprogress 300 ./branchCalcs.sv 
# -- Compiling module branchCalcs
# -- Compiling module bc_tb
# 
# Top level modules:
# 	bc_tb
# End time: 15:43:47 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:48 on Dec 01,2022, Elapsed time: 0:02:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work bc_tb 
# Start time: 15:43:48 on Dec 01,2022
# Loading sv_std.std
# Loading work.bc_tb
# Loading work.branchCalcs
# Loading work.shifter
# Loading work.adder64_bit
# Loading work.fullAdder
# Loading work.mux64x2_1
# Loading work.mux2_1
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlft48bvze".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft48bvze
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# initial value setup 
# 
# PCSrc = x calcBranch =                    x
# unconditional branch 
# 
# PCSrc = 0 calcBranch =                 2020
# no branch 
# 
# PCSrc = 1 calcBranch =                 2020
# CBZ true 
# 
# PCSrc = 0 calcBranch =                 2020
# B.LT true 
# 
# PCSrc = 1calcBranch =                 2020
# branch to register true 
# 
# PCSrc = 1 calcBranch =                 2020
# unconditional to negative 
# 
# PCSrc = 1 calcBranch =                   32
do calctest.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:34 on Dec 01,2022
# vlog -reportprogress 300 ./branchCalcs.sv 
# -- Compiling module branchCalcs
# -- Compiling module bc_tb
# 
# Top level modules:
# 	bc_tb
# End time: 15:44:34 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:35 on Dec 01,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work bc_tb 
# Start time: 15:44:35 on Dec 01,2022
# Loading sv_std.std
# Loading work.bc_tb
# Loading work.branchCalcs
# Loading work.shifter
# Loading work.adder64_bit
# Loading work.fullAdder
# Loading work.mux64x2_1
# Loading work.mux2_1
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlfte2hsts".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte2hsts
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# initial value setup 
# 
# PCSrc = x calcBranch =                    x
# unconditional branch 
# 
# PCSrc = 0 calcBranch =                 2020
# no branch 
# 
# PCSrc = 1 calcBranch =                 2020
# CBZ true 
# 
# PCSrc = 0 calcBranch =                 2020
# B.LT true 
# 
# PCSrc = 1calcBranch =                 2020
# branch to register true 
# 
# PCSrc = 1 calcBranch =                 2020
# unconditional to negative 
# 
# PCSrc = 1 calcBranch =                   32
do calctest.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:28 on Dec 01,2022
# vlog -reportprogress 300 ./branchCalcs.sv 
# -- Compiling module branchCalcs
# -- Compiling module bc_tb
# 
# Top level modules:
# 	bc_tb
# End time: 15:46:28 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:46:30 on Dec 01,2022, Elapsed time: 0:01:55
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work bc_tb 
# Start time: 15:46:30 on Dec 01,2022
# Loading sv_std.std
# Loading work.bc_tb
# Loading work.branchCalcs
# Loading work.shifter
# Loading work.adder64_bit
# Loading work.fullAdder
# Loading work.mux64x2_1
# Loading work.mux2_1
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlftdnkawm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdnkawm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# initial value setup 
# 
# PCSrc = x calcBranch =                    x
# unconditional branch 
# 
# PCSrc = 0 calcBranch =                 2020
# no branch 
# 
# PCSrc = 1 calcBranch =                 2020
# CBZ true 
# 
# PCSrc = 0 calcBranch =                 2020
# B.LT true 
# 
# PCSrc = 1calcBranch =                 2020
# branch to register true 
# 
# PCSrc = 1 calcBranch =                 2020
# unconditional to negative 
# 
# PCSrc = 1 calcBranch =                   32

do calctest.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:10 on Dec 01,2022
# vlog -reportprogress 300 ./branchCalcs.sv 
# -- Compiling module branchCalcs
# -- Compiling module bc_tb
# 
# Top level modules:
# 	bc_tb
# End time: 15:48:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:48:12 on Dec 01,2022, Elapsed time: 0:01:42
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work bc_tb 
# Start time: 15:48:12 on Dec 01,2022
# Loading sv_std.std
# Loading work.bc_tb
# Loading work.branchCalcs
# Loading work.shifter
# Loading work.adder64_bit
# Loading work.fullAdder
# Loading work.mux64x2_1
# Loading work.mux2_1
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlftvzgdih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvzgdih
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# initial value setup 
# 
# PCSrc = 0 calcBranch =                 2020
# unconditional branch 
# 
# PCSrc = 1 calcBranch =                 2020
# no branch 
# 
# PCSrc = 0 calcBranch =                 2020
# CBZ true 
# 
# PCSrc = 1 calcBranch =                 2020
# B.LT true 
# 
# PCSrc = 1calcBranch =                 2020
# branch to register true 
# 
# PCSrc = 1 calcBranch =                   32
# unconditional to negative 
# 
# PCSrc = 1 calcBranch =                  380
