{
  "name": "core::core_arch::arm_shared::neon::generated::vrev64q_f16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:57893:1: 57893:50",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vrev64q_f16(_1: core_arch::arm_shared::neon::float16x8_t) -> core_arch::arm_shared::neon::float16x8_t {\n    let mut _0: core_arch::arm_shared::neon::float16x8_t;\n    debug a => _1;\n    bb0: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::float16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::float16x8_t>(_1, _1, core_arch::arm_shared::neon::generated::vrev64q_f16::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n"
}