
EngineAutomaticTransmissionController_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c93c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e28  0800ca50  0800ca50  0001ca50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d878  0800d878  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  0800d878  0800d878  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d878  0800d878  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d878  0800d878  0001d878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d87c  0800d87c  0001d87c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800d880  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016fc  20000208  0800da88  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001904  0800da88  00021904  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020231  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001685e  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f9b  00000000  00000000  00036ad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001480  00000000  00000000  0003aa70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa3  00000000  00000000  0003bef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c118  00000000  00000000  0003ce93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019cf1  00000000  00000000  00058fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096aee  00000000  00000000  00072c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006afc  00000000  00000000  0010978c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00110288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ca34 	.word	0x0800ca34

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	0800ca34 	.word	0x0800ca34

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2iz>:
 8001024:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30f      	bcc.n	800104e <__aeabi_f2iz+0x2a>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d90d      	bls.n	8001054 <__aeabi_f2iz+0x30>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001044:	fa23 f002 	lsr.w	r0, r3, r2
 8001048:	bf18      	it	ne
 800104a:	4240      	negne	r0, r0
 800104c:	4770      	bx	lr
 800104e:	f04f 0000 	mov.w	r0, #0
 8001052:	4770      	bx	lr
 8001054:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001058:	d101      	bne.n	800105e <__aeabi_f2iz+0x3a>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	d105      	bne.n	800106a <__aeabi_f2iz+0x46>
 800105e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001062:	bf08      	it	eq
 8001064:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001068:	4770      	bx	lr
 800106a:	f04f 0000 	mov.w	r0, #0
 800106e:	4770      	bx	lr

08001070 <__aeabi_d2lz>:
 8001070:	b538      	push	{r3, r4, r5, lr}
 8001072:	4605      	mov	r5, r0
 8001074:	460c      	mov	r4, r1
 8001076:	2200      	movs	r2, #0
 8001078:	2300      	movs	r3, #0
 800107a:	4628      	mov	r0, r5
 800107c:	4621      	mov	r1, r4
 800107e:	f7ff fc9d 	bl	80009bc <__aeabi_dcmplt>
 8001082:	b928      	cbnz	r0, 8001090 <__aeabi_d2lz+0x20>
 8001084:	4628      	mov	r0, r5
 8001086:	4621      	mov	r1, r4
 8001088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800108c:	f000 b80a 	b.w	80010a4 <__aeabi_d2ulz>
 8001090:	4628      	mov	r0, r5
 8001092:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001096:	f000 f805 	bl	80010a4 <__aeabi_d2ulz>
 800109a:	4240      	negs	r0, r0
 800109c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a0:	bd38      	pop	{r3, r4, r5, pc}
 80010a2:	bf00      	nop

080010a4 <__aeabi_d2ulz>:
 80010a4:	b5d0      	push	{r4, r6, r7, lr}
 80010a6:	2200      	movs	r2, #0
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <__aeabi_d2ulz+0x34>)
 80010aa:	4606      	mov	r6, r0
 80010ac:	460f      	mov	r7, r1
 80010ae:	f7ff fa13 	bl	80004d8 <__aeabi_dmul>
 80010b2:	f7ff fce9 	bl	8000a88 <__aeabi_d2uiz>
 80010b6:	4604      	mov	r4, r0
 80010b8:	f7ff f994 	bl	80003e4 <__aeabi_ui2d>
 80010bc:	2200      	movs	r2, #0
 80010be:	4b07      	ldr	r3, [pc, #28]	; (80010dc <__aeabi_d2ulz+0x38>)
 80010c0:	f7ff fa0a 	bl	80004d8 <__aeabi_dmul>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4630      	mov	r0, r6
 80010ca:	4639      	mov	r1, r7
 80010cc:	f7ff f84c 	bl	8000168 <__aeabi_dsub>
 80010d0:	f7ff fcda 	bl	8000a88 <__aeabi_d2uiz>
 80010d4:	4621      	mov	r1, r4
 80010d6:	bdd0      	pop	{r4, r6, r7, pc}
 80010d8:	3df00000 	.word	0x3df00000
 80010dc:	41f00000 	.word	0x41f00000

080010e0 <USER_ADC_Init>:
#include "GPIO.h"

// Initialize ADC

void USER_ADC_Init( uint8_t ADC )
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
  RCC->CFGR	|=	RCC_CFGR_ADCPRE;       		// Adjust ADC input clock
 80010ea:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <USER_ADC_Init+0xb8>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	4a2a      	ldr	r2, [pc, #168]	; (8001198 <USER_ADC_Init+0xb8>)
 80010f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010f4:	6053      	str	r3, [r2, #4]
  USER_GPIO_Define(PORTA, 0, INP, INP_AN);		// Pin PA0 as analog input
 80010f6:	2300      	movs	r3, #0
 80010f8:	2200      	movs	r2, #0
 80010fa:	2100      	movs	r1, #0
 80010fc:	2000      	movs	r0, #0
 80010fe:	f000 fff1 	bl	80020e4 <USER_GPIO_Define>

  if( ADC == 0 )
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d142      	bne.n	800118e <USER_ADC_Init+0xae>
  {
    RCC->APB2ENR	|=	RCC_APB2ENR_ADC1EN;	// ADC1 clock enable
 8001108:	4b23      	ldr	r3, [pc, #140]	; (8001198 <USER_ADC_Init+0xb8>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a22      	ldr	r2, [pc, #136]	; (8001198 <USER_ADC_Init+0xb8>)
 800110e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001112:	6193      	str	r3, [r2, #24]

    ADC1->CR1		&=	~(ADC_CR1_DUALMOD);	// Step 1 - Select independent mode
 8001114:	4b21      	ldr	r3, [pc, #132]	; (800119c <USER_ADC_Init+0xbc>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	4a20      	ldr	r2, [pc, #128]	; (800119c <USER_ADC_Init+0xbc>)
 800111a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800111e:	6053      	str	r3, [r2, #4]
    ADC1->CR2		|=	ADC_CR2_CONT;		// Step 2 - Select conversion mode
 8001120:	4b1e      	ldr	r3, [pc, #120]	; (800119c <USER_ADC_Init+0xbc>)
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	4a1d      	ldr	r2, [pc, #116]	; (800119c <USER_ADC_Init+0xbc>)
 8001126:	f043 0302 	orr.w	r3, r3, #2
 800112a:	6093      	str	r3, [r2, #8]
    ADC1->CR2		&= 	~(ADC_CR2_ALIGN);	//	and format for ADC result
 800112c:	4b1b      	ldr	r3, [pc, #108]	; (800119c <USER_ADC_Init+0xbc>)
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	4a1a      	ldr	r2, [pc, #104]	; (800119c <USER_ADC_Init+0xbc>)
 8001132:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001136:	6093      	str	r3, [r2, #8]
    ADC1->SMPR2		&= 	~(ADC_SMPR2_SMP0);	// Step 3 - Select the sample time for the
 8001138:	4b18      	ldr	r3, [pc, #96]	; (800119c <USER_ADC_Init+0xbc>)
 800113a:	691b      	ldr	r3, [r3, #16]
 800113c:	4a17      	ldr	r2, [pc, #92]	; (800119c <USER_ADC_Init+0xbc>)
 800113e:	f023 0307 	bic.w	r3, r3, #7
 8001142:	6113      	str	r3, [r2, #16]
							//	ADC channel
    ADC1->SQR1		&= 	~(ADC_SQR1_L);		// Step 4 - Select the sequence and number of
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <USER_ADC_Init+0xbc>)
 8001146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001148:	4a14      	ldr	r2, [pc, #80]	; (800119c <USER_ADC_Init+0xbc>)
 800114a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800114e:	62d3      	str	r3, [r2, #44]	; 0x2c
							//	conversions for the ADC regular channels
    ADC1->SQR3		&= 	~(ADC_SQR3_SQ1);	// Step 5 - Select the channel for the first ADC
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <USER_ADC_Init+0xbc>)
 8001152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <USER_ADC_Init+0xbc>)
 8001156:	f023 031f 	bic.w	r3, r3, #31
 800115a:	6353      	str	r3, [r2, #52]	; 0x34
							//	conversion
    ADC1->CR2		|=	ADC_CR2_ADON;		// Step 6 - Enable the ADC module
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <USER_ADC_Init+0xbc>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	4a0e      	ldr	r2, [pc, #56]	; (800119c <USER_ADC_Init+0xbc>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	6093      	str	r3, [r2, #8]
    ADC1->CR2		|=	ADC_CR2_CAL;		// Step 7 - Perform a calibration after
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <USER_ADC_Init+0xbc>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <USER_ADC_Init+0xbc>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6093      	str	r3, [r2, #8]
							// 	each power-up
    while ( ADC1->CR2 & ADC_CR2_CAL );			// Step 8 - Wait until the bit is reset by
 8001174:	bf00      	nop
 8001176:	4b09      	ldr	r3, [pc, #36]	; (800119c <USER_ADC_Init+0xbc>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 0304 	and.w	r3, r3, #4
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f9      	bne.n	8001176 <USER_ADC_Init+0x96>
							//	hardware after calibration is complete
    ADC1->CR2		|=	ADC_CR2_ADON;		// Step 9 - Start conversion
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <USER_ADC_Init+0xbc>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	4a05      	ldr	r2, [pc, #20]	; (800119c <USER_ADC_Init+0xbc>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6093      	str	r3, [r2, #8]
  }
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000
 800119c:	40012400 	.word	0x40012400

080011a0 <USER_ADC_Convert>:

// Convert Analog value to Digital using ADC

uint16_t USER_ADC_Convert( uint8_t ADC )
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if( ADC == 0 )
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d10a      	bne.n	80011c6 <USER_ADC_Convert+0x26>
  {
    while( !( ADC1->SR & ADC_SR_EOC ) );		// Wait for end of conversion
 80011b0:	bf00      	nop
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <USER_ADC_Convert+0x34>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0f9      	beq.n	80011b2 <USER_ADC_Convert+0x12>
    return ADC1->DR;
 80011be:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <USER_ADC_Convert+0x34>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	e000      	b.n	80011c8 <USER_ADC_Convert+0x28>
  }

  return 0;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40012400 	.word	0x40012400

080011d8 <scaleVoltageValue>:

// Scale ADC read voltage value to a range of 0 to 100

float scaleVoltageValue( float voltageValue, float min, float max )
{ 
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b087      	sub	sp, #28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  float normalizedVoltageValue = (voltageValue - min) / (max - min) * 100;
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f7ff fcc2 	bl	8000b70 <__aeabi_fsub>
 80011ec:	4603      	mov	r3, r0
 80011ee:	461c      	mov	r4, r3
 80011f0:	68b9      	ldr	r1, [r7, #8]
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff fcbc 	bl	8000b70 <__aeabi_fsub>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4619      	mov	r1, r3
 80011fc:	4620      	mov	r0, r4
 80011fe:	f7ff fe75 	bl	8000eec <__aeabi_fdiv>
 8001202:	4603      	mov	r3, r0
 8001204:	4905      	ldr	r1, [pc, #20]	; (800121c <scaleVoltageValue+0x44>)
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fdbc 	bl	8000d84 <__aeabi_fmul>
 800120c:	4603      	mov	r3, r0
 800120e:	617b      	str	r3, [r7, #20]
  return normalizedVoltageValue;
 8001210:	697b      	ldr	r3, [r7, #20]
}
 8001212:	4618      	mov	r0, r3
 8001214:	371c      	adds	r7, #28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd90      	pop	{r4, r7, pc}
 800121a:	bf00      	nop
 800121c:	42c80000 	.word	0x42c80000

08001220 <look2_binlxpw>:
/* Forward declaration for local functions */
static void EngTrModel_gear_state(const int32_T *sfEvent);
real_T look2_binlxpw(real_T u0, real_T u1, const real_T bp0[], const real_T bp1[],
                     const real_T table[], const uint32_T maxIndex[], uint32_T
                     stride)
{
 8001220:	b5b0      	push	{r4, r5, r7, lr}
 8001222:	b092      	sub	sp, #72	; 0x48
 8001224:	af00      	add	r7, sp, #0
 8001226:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800122a:	e9c7 2300 	strd	r2, r3, [r7]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 800122e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001234:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001238:	f7ff fbca 	bl	80009d0 <__aeabi_dcmple>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d020      	beq.n	8001284 <look2_binlxpw+0x64>
    iLeft = 0U;
 8001242:	2300      	movs	r3, #0
 8001244:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 8001246:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001250:	f7fe ff8a 	bl	8000168 <__aeabi_dsub>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4614      	mov	r4, r2
 800125a:	461d      	mov	r5, r3
 800125c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800125e:	3308      	adds	r3, #8
 8001260:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001264:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126a:	f7fe ff7d 	bl	8000168 <__aeabi_dsub>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4620      	mov	r0, r4
 8001274:	4629      	mov	r1, r5
 8001276:	f7ff fa59 	bl	800072c <__aeabi_ddiv>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001282:	e08e      	b.n	80013a2 <look2_binlxpw+0x182>
  } else if (u0 < bp0[maxIndex[0U]]) {
 8001284:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800128c:	4413      	add	r3, r2
 800128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001292:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001296:	f7ff fb91 	bl	80009bc <__aeabi_dcmplt>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d04d      	beq.n	800133c <look2_binlxpw+0x11c>
    /* Binary Search */
    bpIdx = maxIndex[0U] >> 1U;
 80012a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	085b      	lsrs	r3, r3, #1
 80012a6:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[0U];
 80012ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 80012b2:	e016      	b.n	80012e2 <look2_binlxpw+0xc2>
      if (u0 < bp0[bpIdx]) {
 80012b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80012ba:	4413      	add	r3, r2
 80012bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012c4:	f7ff fb7a 	bl	80009bc <__aeabi_dcmplt>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <look2_binlxpw+0xb4>
        iRght = bpIdx;
 80012ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80012d2:	e001      	b.n	80012d8 <look2_binlxpw+0xb8>
      } else {
        iLeft = bpIdx;
 80012d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012d6:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80012d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80012da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012dc:	4413      	add	r3, r2
 80012de:	085b      	lsrs	r3, r3, #1
 80012e0:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 80012e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80012e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d8e3      	bhi.n	80012b4 <look2_binlxpw+0x94>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 80012ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80012f2:	4413      	add	r3, r2
 80012f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012fc:	f7fe ff34 	bl	8000168 <__aeabi_dsub>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4614      	mov	r4, r2
 8001306:	461d      	mov	r5, r3
 8001308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800130a:	3301      	adds	r3, #1
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001310:	4413      	add	r3, r2
 8001312:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800131c:	4413      	add	r3, r2
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	f7fe ff21 	bl	8000168 <__aeabi_dsub>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4620      	mov	r0, r4
 800132c:	4629      	mov	r1, r5
 800132e:	f7ff f9fd 	bl	800072c <__aeabi_ddiv>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 800133a:	e032      	b.n	80013a2 <look2_binlxpw+0x182>
  } else {
    iLeft = maxIndex[0U] - 1U;
 800133c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	3b01      	subs	r3, #1
 8001342:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[maxIndex[0U] - 1U]) / (bp0[maxIndex[0U]] - bp0[maxIndex[0U]
 8001344:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800134c:	3b01      	subs	r3, #1
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001352:	4413      	add	r3, r2
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800135c:	f7fe ff04 	bl	8000168 <__aeabi_dsub>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4614      	mov	r4, r2
 8001366:	461d      	mov	r5, r3
 8001368:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001370:	4413      	add	r3, r2
 8001372:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001376:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800137e:	3b01      	subs	r3, #1
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001384:	4413      	add	r3, r2
 8001386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138a:	f7fe feed 	bl	8000168 <__aeabi_dsub>
 800138e:	4602      	mov	r2, r0
 8001390:	460b      	mov	r3, r1
 8001392:	4620      	mov	r0, r4
 8001394:	4629      	mov	r1, r5
 8001396:	f7ff f9c9 	bl	800072c <__aeabi_ddiv>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      - 1U]);
  }

  fractions[0U] = frac;
 80013a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80013a6:	e9c7 2304 	strd	r2, r3, [r7, #16]
  bpIndices[0U] = iLeft;
 80013aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013ac:	623b      	str	r3, [r7, #32]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u1 <= bp1[0U]) {
 80013ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013b8:	f7ff fb0a 	bl	80009d0 <__aeabi_dcmple>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d020      	beq.n	8001404 <look2_binlxpw+0x1e4>
    iLeft = 0U;
 80013c2:	2300      	movs	r3, #0
 80013c4:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[0U]) / (bp1[1U] - bp1[0U]);
 80013c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013d0:	f7fe feca 	bl	8000168 <__aeabi_dsub>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4614      	mov	r4, r2
 80013da:	461d      	mov	r5, r3
 80013dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013de:	3308      	adds	r3, #8
 80013e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ea:	f7fe febd 	bl	8000168 <__aeabi_dsub>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4620      	mov	r0, r4
 80013f4:	4629      	mov	r1, r5
 80013f6:	f7ff f999 	bl	800072c <__aeabi_ddiv>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001402:	e095      	b.n	8001530 <look2_binlxpw+0x310>
  } else if (u1 < bp1[maxIndex[1U]]) {
 8001404:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001406:	3304      	adds	r3, #4
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800140e:	4413      	add	r3, r2
 8001410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001414:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001418:	f7ff fad0 	bl	80009bc <__aeabi_dcmplt>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d04f      	beq.n	80014c2 <look2_binlxpw+0x2a2>
    /* Binary Search */
    bpIdx = maxIndex[1U] >> 1U;
 8001422:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001424:	3304      	adds	r3, #4
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	085b      	lsrs	r3, r3, #1
 800142a:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 800142c:	2300      	movs	r3, #0
 800142e:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[1U];
 8001430:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001432:	3304      	adds	r3, #4
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 8001438:	e016      	b.n	8001468 <look2_binlxpw+0x248>
      if (u1 < bp1[bpIdx]) {
 800143a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001440:	4413      	add	r3, r2
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	e9d7 0100 	ldrd	r0, r1, [r7]
 800144a:	f7ff fab7 	bl	80009bc <__aeabi_dcmplt>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d002      	beq.n	800145a <look2_binlxpw+0x23a>
        iRght = bpIdx;
 8001454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001456:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001458:	e001      	b.n	800145e <look2_binlxpw+0x23e>
      } else {
        iLeft = bpIdx;
 800145a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800145c:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 800145e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001462:	4413      	add	r3, r2
 8001464:	085b      	lsrs	r3, r3, #1
 8001466:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 8001468:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800146a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b01      	cmp	r3, #1
 8001470:	d8e3      	bhi.n	800143a <look2_binlxpw+0x21a>
    }

    frac = (u1 - bp1[iLeft]) / (bp1[iLeft + 1U] - bp1[iLeft]);
 8001472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001478:	4413      	add	r3, r2
 800147a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001482:	f7fe fe71 	bl	8000168 <__aeabi_dsub>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4614      	mov	r4, r2
 800148c:	461d      	mov	r5, r3
 800148e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001490:	3301      	adds	r3, #1
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001496:	4413      	add	r3, r2
 8001498:	e9d3 0100 	ldrd	r0, r1, [r3]
 800149c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014a2:	4413      	add	r3, r2
 80014a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a8:	f7fe fe5e 	bl	8000168 <__aeabi_dsub>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4620      	mov	r0, r4
 80014b2:	4629      	mov	r1, r5
 80014b4:	f7ff f93a 	bl	800072c <__aeabi_ddiv>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80014c0:	e036      	b.n	8001530 <look2_binlxpw+0x310>
  } else {
    iLeft = maxIndex[1U] - 1U;
 80014c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014c4:	3304      	adds	r3, #4
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	3b01      	subs	r3, #1
 80014ca:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[maxIndex[1U] - 1U]) / (bp1[maxIndex[1U]] - bp1[maxIndex[1U]
 80014cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014ce:	3304      	adds	r3, #4
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80014d6:	3b01      	subs	r3, #1
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014dc:	4413      	add	r3, r2
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014e6:	f7fe fe3f 	bl	8000168 <__aeabi_dsub>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4614      	mov	r4, r2
 80014f0:	461d      	mov	r5, r3
 80014f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014f4:	3304      	adds	r3, #4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80014fc:	4413      	add	r3, r2
 80014fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001502:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001504:	3304      	adds	r3, #4
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800150c:	3b01      	subs	r3, #1
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001512:	4413      	add	r3, r2
 8001514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001518:	f7fe fe26 	bl	8000168 <__aeabi_dsub>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4620      	mov	r0, r4
 8001522:	4629      	mov	r1, r5
 8001524:	f7ff f902 	bl	800072c <__aeabi_ddiv>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  /* Column-major Interpolation 2-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  bpIdx = iLeft * stride + bpIndices[0U];
 8001530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001532:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001534:	fb03 f202 	mul.w	r2, r3, r2
 8001538:	6a3b      	ldr	r3, [r7, #32]
 800153a:	4413      	add	r3, r2
 800153c:	63bb      	str	r3, [r7, #56]	; 0x38
  yL_1d = (table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx];
 800153e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001540:	3301      	adds	r3, #1
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001546:	4413      	add	r3, r2
 8001548:	e9d3 0100 	ldrd	r0, r1, [r3]
 800154c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001552:	4413      	add	r3, r2
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7fe fe06 	bl	8000168 <__aeabi_dsub>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001568:	f7fe ffb6 	bl	80004d8 <__aeabi_dmul>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800157a:	4413      	add	r3, r2
 800157c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001580:	f7fe fdf4 	bl	800016c <__adddf3>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  bpIdx += stride;
 800158c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800158e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001590:	4413      	add	r3, r2
 8001592:	63bb      	str	r3, [r7, #56]	; 0x38
  return (((table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx]) -
 8001594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001596:	3301      	adds	r3, #1
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800159c:	4413      	add	r3, r2
 800159e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015a8:	4413      	add	r3, r2
 80015aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ae:	f7fe fddb 	bl	8000168 <__aeabi_dsub>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015be:	f7fe ff8b 	bl	80004d8 <__aeabi_dmul>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015d0:	4413      	add	r3, r2
 80015d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d6:	f7fe fdc9 	bl	800016c <__adddf3>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80015e6:	f7fe fdbf 	bl	8000168 <__aeabi_dsub>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
          yL_1d) * frac + yL_1d;
 80015f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80015f6:	f7fe ff6f 	bl	80004d8 <__aeabi_dmul>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001606:	f7fe fdb1 	bl	800016c <__adddf3>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
}
 800160e:	4610      	mov	r0, r2
 8001610:	4619      	mov	r1, r3
 8001612:	3748      	adds	r7, #72	; 0x48
 8001614:	46bd      	mov	sp, r7
 8001616:	bdb0      	pop	{r4, r5, r7, pc}

08001618 <look1_binlxpw>:

real_T look1_binlxpw(real_T u0, const real_T bp0[], const real_T table[],
                     uint32_T maxIndex)
{
 8001618:	b5b0      	push	{r4, r5, r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	603b      	str	r3, [r7, #0]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001630:	f7ff f9ce 	bl	80009d0 <__aeabi_dcmple>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d020      	beq.n	800167c <look1_binlxpw+0x64>
    iLeft = 0U;
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001644:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001648:	f7fe fd8e 	bl	8000168 <__aeabi_dsub>
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	4614      	mov	r4, r2
 8001652:	461d      	mov	r5, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3308      	adds	r3, #8
 8001658:	e9d3 0100 	ldrd	r0, r1, [r3]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7fe fd81 	bl	8000168 <__aeabi_dsub>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4620      	mov	r0, r4
 800166c:	4629      	mov	r1, r5
 800166e:	f7ff f85d 	bl	800072c <__aeabi_ddiv>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800167a:	e087      	b.n	800178c <look1_binlxpw+0x174>
  } else if (u0 < bp0[maxIndex]) {
 800167c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	4413      	add	r3, r2
 8001684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001688:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800168c:	f7ff f996 	bl	80009bc <__aeabi_dcmplt>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d04b      	beq.n	800172e <look1_binlxpw+0x116>
    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 8001696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001698:	085b      	lsrs	r3, r3, #1
 800169a:	617b      	str	r3, [r7, #20]
    iLeft = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	61bb      	str	r3, [r7, #24]
    iRght = maxIndex;
 80016a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016a2:	61fb      	str	r3, [r7, #28]
    while (iRght - iLeft > 1U) {
 80016a4:	e016      	b.n	80016d4 <look1_binlxpw+0xbc>
      if (u0 < bp0[bpIdx]) {
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016b6:	f7ff f981 	bl	80009bc <__aeabi_dcmplt>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d002      	beq.n	80016c6 <look1_binlxpw+0xae>
        iRght = bpIdx;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	61fb      	str	r3, [r7, #28]
 80016c4:	e001      	b.n	80016ca <look1_binlxpw+0xb2>
      } else {
        iLeft = bpIdx;
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	61bb      	str	r3, [r7, #24]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80016ca:	69fa      	ldr	r2, [r7, #28]
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	4413      	add	r3, r2
 80016d0:	085b      	lsrs	r3, r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
    while (iRght - iLeft > 1U) {
 80016d4:	69fa      	ldr	r2, [r7, #28]
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d8e3      	bhi.n	80016a6 <look1_binlxpw+0x8e>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	4413      	add	r3, r2
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016ee:	f7fe fd3b 	bl	8000168 <__aeabi_dsub>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4614      	mov	r4, r2
 80016f8:	461d      	mov	r5, r3
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	3301      	adds	r3, #1
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	4413      	add	r3, r2
 8001704:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001714:	f7fe fd28 	bl	8000168 <__aeabi_dsub>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4620      	mov	r0, r4
 800171e:	4629      	mov	r1, r5
 8001720:	f7ff f804 	bl	800072c <__aeabi_ddiv>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800172c:	e02e      	b.n	800178c <look1_binlxpw+0x174>
  } else {
    iLeft = maxIndex - 1U;
 800172e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001730:	3b01      	subs	r3, #1
 8001732:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 8001734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001736:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800173a:	3b01      	subs	r3, #1
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001746:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800174a:	f7fe fd0d 	bl	8000168 <__aeabi_dsub>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4614      	mov	r4, r2
 8001754:	461d      	mov	r5, r3
 8001756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001758:	00db      	lsls	r3, r3, #3
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	4413      	add	r3, r2
 800175e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001764:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001768:	3b01      	subs	r3, #1
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001774:	f7fe fcf8 	bl	8000168 <__aeabi_dsub>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4620      	mov	r0, r4
 800177e:	4629      	mov	r1, r5
 8001780:	f7fe ffd4 	bl	800072c <__aeabi_ddiv>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	e9c7 2308 	strd	r2, r3, [r7, #32]
  /* Column-major Interpolation 1-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  return (table[iLeft + 1U] - table[iLeft]) * frac + table[iLeft];
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	3301      	adds	r3, #1
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	4413      	add	r3, r2
 8001796:	e9d3 0100 	ldrd	r0, r1, [r3]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	4413      	add	r3, r2
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	f7fe fcdf 	bl	8000168 <__aeabi_dsub>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4610      	mov	r0, r2
 80017b0:	4619      	mov	r1, r3
 80017b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017b6:	f7fe fe8f 	bl	80004d8 <__aeabi_dmul>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	4413      	add	r3, r2
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe fccd 	bl	800016c <__adddf3>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
}
 80017d6:	4610      	mov	r0, r2
 80017d8:	4619      	mov	r1, r3
 80017da:	3728      	adds	r7, #40	; 0x28
 80017dc:	46bd      	mov	sp, r7
 80017de:	bdb0      	pop	{r4, r5, r7, pc}

080017e0 <EngTrModel_gear_state>:

/* Function for Chart: '<Root>/ShiftLogic' */
static void EngTrModel_gear_state(const int32_T *sfEvent)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  switch (EngTrModel_DW.is_gear_state) {
 80017e8:	4b3b      	ldr	r3, [pc, #236]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 80017ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017ee:	3b01      	subs	r3, #1
 80017f0:	2b03      	cmp	r3, #3
 80017f2:	d86c      	bhi.n	80018ce <EngTrModel_gear_state+0xee>
 80017f4:	a201      	add	r2, pc, #4	; (adr r2, 80017fc <EngTrModel_gear_state+0x1c>)
 80017f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fa:	bf00      	nop
 80017fc:	0800180d 	.word	0x0800180d
 8001800:	0800182d 	.word	0x0800182d
 8001804:	0800184b 	.word	0x0800184b
 8001808:	08001885 	.word	0x08001885
   case EngTrModel_IN_first:
    if (*sfEvent == EngTrModel_event_UP) {
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d155      	bne.n	80018c0 <EngTrModel_gear_state+0xe0>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 8001814:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 8001816:	2203      	movs	r2, #3
 8001818:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 800181c:	492f      	ldr	r1, [pc, #188]	; (80018dc <EngTrModel_gear_state+0xfc>)
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001826:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 800182a:	e049      	b.n	80018c0 <EngTrModel_gear_state+0xe0>

   case EngTrModel_IN_fourth:
    if (*sfEvent == EngTrModel_event_DOWN) {
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d147      	bne.n	80018c4 <EngTrModel_gear_state+0xe4>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 8001834:	4b28      	ldr	r3, [pc, #160]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 8001836:	2204      	movs	r2, #4
 8001838:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 800183c:	4927      	ldr	r1, [pc, #156]	; (80018dc <EngTrModel_gear_state+0xfc>)
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	4b27      	ldr	r3, [pc, #156]	; (80018e0 <EngTrModel_gear_state+0x100>)
 8001844:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 8001848:	e03c      	b.n	80018c4 <EngTrModel_gear_state+0xe4>

   case EngTrModel_IN_second:
    switch (*sfEvent) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00c      	beq.n	800186c <EngTrModel_gear_state+0x8c>
 8001852:	2b01      	cmp	r3, #1
 8001854:	d138      	bne.n	80018c8 <EngTrModel_gear_state+0xe8>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 8001856:	4b20      	ldr	r3, [pc, #128]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 8001858:	2204      	movs	r2, #4
 800185a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 800185e:	491f      	ldr	r1, [pc, #124]	; (80018dc <EngTrModel_gear_state+0xfc>)
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <EngTrModel_gear_state+0x100>)
 8001866:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 800186a:	e00a      	b.n	8001882 <EngTrModel_gear_state+0xa2>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 800186c:	4b1a      	ldr	r3, [pc, #104]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 1.0;
 8001874:	4919      	ldr	r1, [pc, #100]	; (80018dc <EngTrModel_gear_state+0xfc>)
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	4b1a      	ldr	r3, [pc, #104]	; (80018e4 <EngTrModel_gear_state+0x104>)
 800187c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 8001880:	bf00      	nop
    }
    break;
 8001882:	e021      	b.n	80018c8 <EngTrModel_gear_state+0xe8>

   case EngTrModel_IN_third:
    switch (*sfEvent) {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d00c      	beq.n	80018a6 <EngTrModel_gear_state+0xc6>
 800188c:	2b01      	cmp	r3, #1
 800188e:	d11d      	bne.n	80018cc <EngTrModel_gear_state+0xec>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_fourth;
 8001890:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 8001892:	2202      	movs	r2, #2
 8001894:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 4.0;
 8001898:	4910      	ldr	r1, [pc, #64]	; (80018dc <EngTrModel_gear_state+0xfc>)
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <EngTrModel_gear_state+0x108>)
 80018a0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80018a4:	e00b      	b.n	80018be <EngTrModel_gear_state+0xde>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 80018a6:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <EngTrModel_gear_state+0xf8>)
 80018a8:	2203      	movs	r2, #3
 80018aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 80018ae:	490b      	ldr	r1, [pc, #44]	; (80018dc <EngTrModel_gear_state+0xfc>)
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018b8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80018bc:	bf00      	nop
    }
    break;
 80018be:	e005      	b.n	80018cc <EngTrModel_gear_state+0xec>
    break;
 80018c0:	bf00      	nop
 80018c2:	e004      	b.n	80018ce <EngTrModel_gear_state+0xee>
    break;
 80018c4:	bf00      	nop
 80018c6:	e002      	b.n	80018ce <EngTrModel_gear_state+0xee>
    break;
 80018c8:	bf00      	nop
 80018ca:	e000      	b.n	80018ce <EngTrModel_gear_state+0xee>
    break;
 80018cc:	bf00      	nop
  }
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	20000258 	.word	0x20000258
 80018dc:	20000228 	.word	0x20000228
 80018e0:	40080000 	.word	0x40080000
 80018e4:	3ff00000 	.word	0x3ff00000
 80018e8:	40100000 	.word	0x40100000

080018ec <rt_powd_snf>:

real_T rt_powd_snf(real_T u0, real_T u1)
{
 80018ec:	b5b0      	push	{r4, r5, r7, lr}
 80018ee:	b08c      	sub	sp, #48	; 0x30
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80018f6:	e9c7 2302 	strd	r2, r3, [r7, #8]
  real_T y;
  real_T tmp;
  real_T tmp_0;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 80018fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018fe:	f001 fff7 	bl	80038f0 <rtIsNaN>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d106      	bne.n	8001916 <rt_powd_snf+0x2a>
 8001908:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800190c:	f001 fff0 	bl	80038f0 <rtIsNaN>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <rt_powd_snf+0x36>
    y = (rtNaN);
 8001916:	4b7e      	ldr	r3, [pc, #504]	; (8001b10 <rt_powd_snf+0x224>)
 8001918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001920:	e0ef      	b.n	8001b02 <rt_powd_snf+0x216>
  } else {
    tmp = fabs(u0);
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	603b      	str	r3, [r7, #0]
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001932:	e9c7 2308 	strd	r2, r3, [r7, #32]
    tmp_0 = fabs(u1);
 8001936:	68bc      	ldr	r4, [r7, #8]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800193e:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 8001942:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001946:	f001 ffaf 	bl	80038a8 <rtIsInf>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d049      	beq.n	80019e4 <rt_powd_snf+0xf8>
      if (tmp == 1.0) {
 8001950:	f04f 0200 	mov.w	r2, #0
 8001954:	4b6f      	ldr	r3, [pc, #444]	; (8001b14 <rt_powd_snf+0x228>)
 8001956:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800195a:	f7ff f825 	bl	80009a8 <__aeabi_dcmpeq>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <rt_powd_snf+0x84>
        y = 1.0;
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	4b6a      	ldr	r3, [pc, #424]	; (8001b14 <rt_powd_snf+0x228>)
 800196a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800196e:	e0c8      	b.n	8001b02 <rt_powd_snf+0x216>
      } else if (tmp > 1.0) {
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	4b67      	ldr	r3, [pc, #412]	; (8001b14 <rt_powd_snf+0x228>)
 8001976:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800197a:	f7ff f83d 	bl	80009f8 <__aeabi_dcmpgt>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d017      	beq.n	80019b4 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001990:	f7ff f832 	bl	80009f8 <__aeabi_dcmpgt>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d005      	beq.n	80019a6 <rt_powd_snf+0xba>
          y = (rtInf);
 800199a:	4b5f      	ldr	r3, [pc, #380]	; (8001b18 <rt_powd_snf+0x22c>)
 800199c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019a4:	e0ad      	b.n	8001b02 <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019b2:	e0a6      	b.n	8001b02 <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	f04f 0300 	mov.w	r3, #0
 80019bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019c0:	f7ff f81a 	bl	80009f8 <__aeabi_dcmpgt>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d006      	beq.n	80019d8 <rt_powd_snf+0xec>
        y = 0.0;
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019d6:	e094      	b.n	8001b02 <rt_powd_snf+0x216>
      } else {
        y = (rtInf);
 80019d8:	4b4f      	ldr	r3, [pc, #316]	; (8001b18 <rt_powd_snf+0x22c>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019e2:	e08e      	b.n	8001b02 <rt_powd_snf+0x216>
      }
    } else if (tmp_0 == 0.0) {
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019f0:	f7fe ffda 	bl	80009a8 <__aeabi_dcmpeq>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d005      	beq.n	8001a06 <rt_powd_snf+0x11a>
      y = 1.0;
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	4b45      	ldr	r3, [pc, #276]	; (8001b14 <rt_powd_snf+0x228>)
 8001a00:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a04:	e07d      	b.n	8001b02 <rt_powd_snf+0x216>
    } else if (tmp_0 == 1.0) {
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	4b42      	ldr	r3, [pc, #264]	; (8001b14 <rt_powd_snf+0x228>)
 8001a0c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a10:	f7fe ffca 	bl	80009a8 <__aeabi_dcmpeq>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d01b      	beq.n	8001a52 <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a26:	f7fe ffe7 	bl	80009f8 <__aeabi_dcmpgt>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d004      	beq.n	8001a3a <rt_powd_snf+0x14e>
        y = u0;
 8001a30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a34:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a38:	e063      	b.n	8001b02 <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 8001a3a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a3e:	f04f 0000 	mov.w	r0, #0
 8001a42:	4934      	ldr	r1, [pc, #208]	; (8001b14 <rt_powd_snf+0x228>)
 8001a44:	f7fe fe72 	bl	800072c <__aeabi_ddiv>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a50:	e057      	b.n	8001b02 <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a5e:	f7fe ffa3 	bl	80009a8 <__aeabi_dcmpeq>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00a      	beq.n	8001a7e <rt_powd_snf+0x192>
      y = u0 * u0;
 8001a68:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a6c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a70:	f7fe fd32 	bl	80004d8 <__aeabi_dmul>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a7c:	e041      	b.n	8001b02 <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <rt_powd_snf+0x230>)
 8001a84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a88:	f7fe ff8e 	bl	80009a8 <__aeabi_dcmpeq>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d011      	beq.n	8001ab6 <rt_powd_snf+0x1ca>
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a9e:	f7fe ffa1 	bl	80009e4 <__aeabi_dcmpge>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d006      	beq.n	8001ab6 <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 8001aa8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001aac:	f00a f87c 	bl	800bba8 <sqrt>
 8001ab0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8001ab4:	e025      	b.n	8001b02 <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	f04f 0300 	mov.w	r3, #0
 8001abe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ac2:	f7fe ff7b 	bl	80009bc <__aeabi_dcmplt>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d012      	beq.n	8001af2 <rt_powd_snf+0x206>
 8001acc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ad0:	f00a f96e 	bl	800bdb0 <floor>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001adc:	f7fe ff8c 	bl	80009f8 <__aeabi_dcmpgt>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d005      	beq.n	8001af2 <rt_powd_snf+0x206>
      y = (rtNaN);
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <rt_powd_snf+0x224>)
 8001ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001af0:	e007      	b.n	8001b02 <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 8001af2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001af6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001afa:	f009 ffed 	bl	800bad8 <pow>
 8001afe:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    }
  }

  return y;
 8001b02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
}
 8001b06:	4610      	mov	r0, r2
 8001b08:	4619      	mov	r1, r3
 8001b0a:	3730      	adds	r7, #48	; 0x30
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b10:	20000608 	.word	0x20000608
 8001b14:	3ff00000 	.word	0x3ff00000
 8001b18:	200005f8 	.word	0x200005f8
 8001b1c:	3fe00000 	.word	0x3fe00000

08001b20 <EngTrModel_step>:

/* Model step function */
void EngTrModel_step(void)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b08c      	sub	sp, #48	; 0x30
 8001b24:	af06      	add	r7, sp, #24
  int32_T sfEvent;
  real_T InterpDown;
  real_T InterpUp;

  /* DiscreteIntegrator: '<S1>/Discrete-Time Integrator' */
  EngTrModel_B.EngineRPM = EngTrModel_DW.DiscreteTimeIntegrator_DSTATE;
 8001b26:	4b8c      	ldr	r3, [pc, #560]	; (8001d58 <EngTrModel_step+0x238>)
 8001b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2c:	498b      	ldr	r1, [pc, #556]	; (8001d5c <EngTrModel_step+0x23c>)
 8001b2e:	e9c1 2300 	strd	r2, r3, [r1]

  /* Outport: '<Root>/EngineSpeed' */
  EngTrModel_Y.EngineSpeed = EngTrModel_B.EngineRPM;
 8001b32:	4b8a      	ldr	r3, [pc, #552]	; (8001d5c <EngTrModel_step+0x23c>)
 8001b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b38:	4989      	ldr	r1, [pc, #548]	; (8001d60 <EngTrModel_step+0x240>)
 8001b3a:	e9c1 2300 	strd	r2, r3, [r1]
   *  Gain: '<S8>/ToLinearSpeed'
   */
  /* Unit Conversion - from: ft/min to: mph
     Expression: output = (0.0113636*input) + (0) */
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 8001b3e:	4b86      	ldr	r3, [pc, #536]	; (8001d58 <EngTrModel_step+0x238>)
 8001b40:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 8001b44:	a380      	add	r3, pc, #512	; (adr r3, 8001d48 <EngTrModel_step+0x228>)
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f7fe fcc5 	bl	80004d8 <__aeabi_dmul>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 8001b56:	a37e      	add	r3, pc, #504	; (adr r3, 8001d50 <EngTrModel_step+0x230>)
 8001b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5c:	f7fe fcbc 	bl	80004d8 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 8001b64:	497d      	ldr	r1, [pc, #500]	; (8001d5c <EngTrModel_step+0x23c>)
 8001b66:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Chart: '<Root>/ShiftLogic' */
  sfEvent = EngTrModel_CALL_EVENT;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	607b      	str	r3, [r7, #4]
  if (EngTrModel_DW.temporalCounter_i1 < MAX_uint32_T) {
 8001b70:	4b79      	ldr	r3, [pc, #484]	; (8001d58 <EngTrModel_step+0x238>)
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d004      	beq.n	8001b84 <EngTrModel_step+0x64>
    EngTrModel_DW.temporalCounter_i1++;
 8001b7a:	4b77      	ldr	r3, [pc, #476]	; (8001d58 <EngTrModel_step+0x238>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	4a75      	ldr	r2, [pc, #468]	; (8001d58 <EngTrModel_step+0x238>)
 8001b82:	61d3      	str	r3, [r2, #28]
  }

  if (EngTrModel_DW.is_active_c1_EngTrModel == 0U) {
 8001b84:	4b74      	ldr	r3, [pc, #464]	; (8001d58 <EngTrModel_step+0x238>)
 8001b86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d11a      	bne.n	8001bc4 <EngTrModel_step+0xa4>
    EngTrModel_DW.is_active_c1_EngTrModel = 1U;
 8001b8e:	4b72      	ldr	r3, [pc, #456]	; (8001d58 <EngTrModel_step+0x238>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 2020 	strb.w	r2, [r3, #32]
    EngTrModel_DW.is_active_gear_state = 1U;
 8001b96:	4b70      	ldr	r3, [pc, #448]	; (8001d58 <EngTrModel_step+0x238>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 8001b9e:	4b6e      	ldr	r3, [pc, #440]	; (8001d58 <EngTrModel_step+0x238>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    EngTrModel_B.Gear = 1.0;
 8001ba6:	496d      	ldr	r1, [pc, #436]	; (8001d5c <EngTrModel_step+0x23c>)
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	4b6d      	ldr	r3, [pc, #436]	; (8001d64 <EngTrModel_step+0x244>)
 8001bae:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    EngTrModel_DW.is_active_selection_state = 1U;
 8001bb2:	4b69      	ldr	r3, [pc, #420]	; (8001d58 <EngTrModel_step+0x238>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001bba:	4b67      	ldr	r3, [pc, #412]	; (8001d58 <EngTrModel_step+0x238>)
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001bc2:	e0e4      	b.n	8001d8e <EngTrModel_step+0x26e>
  } else {
    if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001bc4:	4b64      	ldr	r3, [pc, #400]	; (8001d58 <EngTrModel_step+0x238>)
 8001bc6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <EngTrModel_step+0xb6>
      EngTrModel_gear_state(&sfEvent);
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fe05 	bl	80017e0 <EngTrModel_gear_state>
    }

    if (EngTrModel_DW.is_active_selection_state != 0U) {
 8001bd6:	4b60      	ldr	r3, [pc, #384]	; (8001d58 <EngTrModel_step+0x238>)
 8001bd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 80d6 	beq.w	8001d8e <EngTrModel_step+0x26e>
      /* Outputs for Function Call SubSystem: '<S2>/ComputeThreshold' */
      /* Lookup_n-D: '<S5>/InterpDown' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpDown = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001be2:	4b61      	ldr	r3, [pc, #388]	; (8001d68 <EngTrModel_step+0x248>)
 8001be4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001be8:	4b5c      	ldr	r3, [pc, #368]	; (8001d5c <EngTrModel_step+0x23c>)
 8001bea:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001bee:	2406      	movs	r4, #6
 8001bf0:	9404      	str	r4, [sp, #16]
 8001bf2:	4c5e      	ldr	r4, [pc, #376]	; (8001d6c <EngTrModel_step+0x24c>)
 8001bf4:	9403      	str	r4, [sp, #12]
 8001bf6:	4c5e      	ldr	r4, [pc, #376]	; (8001d70 <EngTrModel_step+0x250>)
 8001bf8:	9402      	str	r4, [sp, #8]
 8001bfa:	4c5e      	ldr	r4, [pc, #376]	; (8001d74 <EngTrModel_step+0x254>)
 8001bfc:	9401      	str	r4, [sp, #4]
 8001bfe:	4c5e      	ldr	r4, [pc, #376]	; (8001d78 <EngTrModel_step+0x258>)
 8001c00:	9400      	str	r4, [sp, #0]
 8001c02:	f7ff fb0d 	bl	8001220 <look2_binlxpw>
 8001c06:	e9c7 0104 	strd	r0, r1, [r7, #16]
        EngTrModel_ConstP.InterpDown_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* Lookup_n-D: '<S5>/InterpUp' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpUp = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001c0a:	4b57      	ldr	r3, [pc, #348]	; (8001d68 <EngTrModel_step+0x248>)
 8001c0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c10:	4b52      	ldr	r3, [pc, #328]	; (8001d5c <EngTrModel_step+0x23c>)
 8001c12:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001c16:	2406      	movs	r4, #6
 8001c18:	9404      	str	r4, [sp, #16]
 8001c1a:	4c54      	ldr	r4, [pc, #336]	; (8001d6c <EngTrModel_step+0x24c>)
 8001c1c:	9403      	str	r4, [sp, #12]
 8001c1e:	4c57      	ldr	r4, [pc, #348]	; (8001d7c <EngTrModel_step+0x25c>)
 8001c20:	9402      	str	r4, [sp, #8]
 8001c22:	4c54      	ldr	r4, [pc, #336]	; (8001d74 <EngTrModel_step+0x254>)
 8001c24:	9401      	str	r4, [sp, #4]
 8001c26:	4c56      	ldr	r4, [pc, #344]	; (8001d80 <EngTrModel_step+0x260>)
 8001c28:	9400      	str	r4, [sp, #0]
 8001c2a:	f7ff faf9 	bl	8001220 <look2_binlxpw>
 8001c2e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        EngTrModel_ConstP.InterpUp_bp01Data, EngTrModel_ConstP.pooled2,
        EngTrModel_ConstP.InterpUp_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* End of Outputs for SubSystem: '<S2>/ComputeThreshold' */
      switch (EngTrModel_DW.is_selection_state) {
 8001c32:	4b49      	ldr	r3, [pc, #292]	; (8001d58 <EngTrModel_step+0x238>)
 8001c34:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	d05a      	beq.n	8001cf2 <EngTrModel_step+0x1d2>
 8001c3c:	2b03      	cmp	r3, #3
 8001c3e:	f300 80a6 	bgt.w	8001d8e <EngTrModel_step+0x26e>
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d002      	beq.n	8001c4c <EngTrModel_step+0x12c>
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d02e      	beq.n	8001ca8 <EngTrModel_step+0x188>
 8001c4a:	e0a0      	b.n	8001d8e <EngTrModel_step+0x26e>
       case EngTrModel_IN_downshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001c4c:	4b42      	ldr	r3, [pc, #264]	; (8001d58 <EngTrModel_step+0x238>)
 8001c4e:	69db      	ldr	r3, [r3, #28]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d919      	bls.n	8001c88 <EngTrModel_step+0x168>
            (EngTrModel_B.VehicleSpeed <= InterpDown)) {
 8001c54:	4b41      	ldr	r3, [pc, #260]	; (8001d5c <EngTrModel_step+0x23c>)
 8001c56:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001c5a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c5e:	f7fe fec1 	bl	80009e4 <__aeabi_dcmpge>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d00f      	beq.n	8001c88 <EngTrModel_step+0x168>
          sfEvent = EngTrModel_event_DOWN;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001c6c:	4b3a      	ldr	r3, [pc, #232]	; (8001d58 <EngTrModel_step+0x238>)
 8001c6e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <EngTrModel_step+0x15e>
            EngTrModel_gear_state(&sfEvent);
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fdb1 	bl	80017e0 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001c7e:	4b36      	ldr	r3, [pc, #216]	; (8001d58 <EngTrModel_step+0x238>)
 8001c80:	2202      	movs	r2, #2
 8001c82:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001c86:	e082      	b.n	8001d8e <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
 8001c88:	4b34      	ldr	r3, [pc, #208]	; (8001d5c <EngTrModel_step+0x23c>)
 8001c8a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001c8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c92:	f7fe fe93 	bl	80009bc <__aeabi_dcmplt>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d100      	bne.n	8001c9e <EngTrModel_step+0x17e>
        break;
 8001c9c:	e077      	b.n	8001d8e <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001c9e:	4b2e      	ldr	r3, [pc, #184]	; (8001d58 <EngTrModel_step+0x238>)
 8001ca0:	2202      	movs	r2, #2
 8001ca2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 8001ca6:	e072      	b.n	8001d8e <EngTrModel_step+0x26e>

       case EngTrModel_IN_steady_state:
        if (EngTrModel_B.VehicleSpeed > InterpUp) {
 8001ca8:	4b2c      	ldr	r3, [pc, #176]	; (8001d5c <EngTrModel_step+0x23c>)
 8001caa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001cb2:	f7fe fe83 	bl	80009bc <__aeabi_dcmplt>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d007      	beq.n	8001ccc <EngTrModel_step+0x1ac>
          EngTrModel_DW.is_selection_state = EngTrModel_IN_upshifting;
 8001cbc:	4b26      	ldr	r3, [pc, #152]	; (8001d58 <EngTrModel_step+0x238>)
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
          EngTrModel_DW.temporalCounter_i1 = 0U;
 8001cc4:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <EngTrModel_step+0x238>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61da      	str	r2, [r3, #28]
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
            EngTrModel_DW.temporalCounter_i1 = 0U;
          }
        }
        break;
 8001cca:	e060      	b.n	8001d8e <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
 8001ccc:	4b23      	ldr	r3, [pc, #140]	; (8001d5c <EngTrModel_step+0x23c>)
 8001cce:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cd2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cd6:	f7fe fe8f 	bl	80009f8 <__aeabi_dcmpgt>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d100      	bne.n	8001ce2 <EngTrModel_step+0x1c2>
        break;
 8001ce0:	e055      	b.n	8001d8e <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
 8001ce2:	4b1d      	ldr	r3, [pc, #116]	; (8001d58 <EngTrModel_step+0x238>)
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
            EngTrModel_DW.temporalCounter_i1 = 0U;
 8001cea:	4b1b      	ldr	r3, [pc, #108]	; (8001d58 <EngTrModel_step+0x238>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	61da      	str	r2, [r3, #28]
        break;
 8001cf0:	e04d      	b.n	8001d8e <EngTrModel_step+0x26e>

       case EngTrModel_IN_upshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001cf2:	4b19      	ldr	r3, [pc, #100]	; (8001d58 <EngTrModel_step+0x238>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d919      	bls.n	8001d2e <EngTrModel_step+0x20e>
            (EngTrModel_B.VehicleSpeed >= InterpUp)) {
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <EngTrModel_step+0x23c>)
 8001cfc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001d00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d04:	f7fe fe64 	bl	80009d0 <__aeabi_dcmple>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d00f      	beq.n	8001d2e <EngTrModel_step+0x20e>
          sfEvent = EngTrModel_event_UP;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 8001d12:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <EngTrModel_step+0x238>)
 8001d14:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d003      	beq.n	8001d24 <EngTrModel_step+0x204>
            EngTrModel_gear_state(&sfEvent);
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fd5e 	bl	80017e0 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <EngTrModel_step+0x238>)
 8001d26:	2202      	movs	r2, #2
 8001d28:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001d2c:	e02e      	b.n	8001d8c <EngTrModel_step+0x26c>
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <EngTrModel_step+0x23c>)
 8001d30:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d38:	f7fe fe5e 	bl	80009f8 <__aeabi_dcmpgt>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d120      	bne.n	8001d84 <EngTrModel_step+0x264>
        break;
 8001d42:	e023      	b.n	8001d8c <EngTrModel_step+0x26c>
 8001d44:	f3af 8000 	nop.w
 8001d48:	54442d18 	.word	0x54442d18
 8001d4c:	401921fb 	.word	0x401921fb
 8001d50:	745d1746 	.word	0x745d1746
 8001d54:	3f8745d1 	.word	0x3f8745d1
 8001d58:	20000258 	.word	0x20000258
 8001d5c:	20000228 	.word	0x20000228
 8001d60:	20000290 	.word	0x20000290
 8001d64:	3ff00000 	.word	0x3ff00000
 8001d68:	20000280 	.word	0x20000280
 8001d6c:	0800d3a0 	.word	0x0800d3a0
 8001d70:	0800cb70 	.word	0x0800cb70
 8001d74:	0800cc60 	.word	0x0800cc60
 8001d78:	0800cc30 	.word	0x0800cc30
 8001d7c:	0800cc80 	.word	0x0800cc80
 8001d80:	0800cd40 	.word	0x0800cd40
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001d84:	4b84      	ldr	r3, [pc, #528]	; (8001f98 <EngTrModel_step+0x478>)
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 8001d8c:	bf00      	nop
  }

  /* End of Chart: '<Root>/ShiftLogic' */

  /* Lookup_n-D: '<S7>/Table' */
  InterpDown = look1_binlxpw(EngTrModel_B.Gear, EngTrModel_ConstP.pooled2,
 8001d8e:	4b83      	ldr	r3, [pc, #524]	; (8001f9c <EngTrModel_step+0x47c>)
 8001d90:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001d94:	2303      	movs	r3, #3
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	4b81      	ldr	r3, [pc, #516]	; (8001fa0 <EngTrModel_step+0x480>)
 8001d9a:	4a82      	ldr	r2, [pc, #520]	; (8001fa4 <EngTrModel_step+0x484>)
 8001d9c:	f7ff fc3c 	bl	8001618 <look1_binlxpw>
 8001da0:	e9c7 0104 	strd	r0, r1, [r7, #16]
    EngTrModel_ConstP.Table_tableData, 3U);

  /* Gain: '<S4>/FinalDriveRatio2' incorporates:
   *  DiscreteIntegrator: '<S4>/WheelSpeed'
   */
  EngTrModel_B.TransmissionRPM = 3.23 * EngTrModel_DW.WheelSpeed_DSTATE;
 8001da4:	4b7c      	ldr	r3, [pc, #496]	; (8001f98 <EngTrModel_step+0x478>)
 8001da6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001daa:	a375      	add	r3, pc, #468	; (adr r3, 8001f80 <EngTrModel_step+0x460>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fb92 	bl	80004d8 <__aeabi_dmul>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4978      	ldr	r1, [pc, #480]	; (8001f9c <EngTrModel_step+0x47c>)
 8001dba:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Product: '<S6>/SpeedRatio' incorporates:
   *  Product: '<S7>/Product1'
   */
  if( EngTrModel_B.EngineRPM != 0)
 8001dbe:	4b77      	ldr	r3, [pc, #476]	; (8001f9c <EngTrModel_step+0x47c>)
 8001dc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	f7fe fdec 	bl	80009a8 <__aeabi_dcmpeq>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d114      	bne.n	8001e00 <EngTrModel_step+0x2e0>
    InterpUp = InterpDown * EngTrModel_B.TransmissionRPM / EngTrModel_B.EngineRPM;
 8001dd6:	4b71      	ldr	r3, [pc, #452]	; (8001f9c <EngTrModel_step+0x47c>)
 8001dd8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001ddc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001de0:	f7fe fb7a 	bl	80004d8 <__aeabi_dmul>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4610      	mov	r0, r2
 8001dea:	4619      	mov	r1, r3
 8001dec:	4b6b      	ldr	r3, [pc, #428]	; (8001f9c <EngTrModel_step+0x47c>)
 8001dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df2:	f7fe fc9b 	bl	800072c <__aeabi_ddiv>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001dfe:	e005      	b.n	8001e0c <EngTrModel_step+0x2ec>
  else
    InterpUp = 0.0;
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	f04f 0300 	mov.w	r3, #0
 8001e08:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Fcn: '<S6>/Impeller' incorporates:
   *  Lookup_n-D: '<S6>/FactorK'
   *  Product: '<S6>/Quotient'
   */
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001e0c:	4b63      	ldr	r3, [pc, #396]	; (8001f9c <EngTrModel_step+0x47c>)
 8001e0e:	e9d3 4500 	ldrd	r4, r5, [r3]
    look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 8001e12:	2314      	movs	r3, #20
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	4b64      	ldr	r3, [pc, #400]	; (8001fa8 <EngTrModel_step+0x488>)
 8001e18:	4a64      	ldr	r2, [pc, #400]	; (8001fac <EngTrModel_step+0x48c>)
 8001e1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e1e:	f7ff fbfb 	bl	8001618 <look1_binlxpw>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001e26:	4620      	mov	r0, r4
 8001e28:	4629      	mov	r1, r5
 8001e2a:	f7fe fc7f 	bl	800072c <__aeabi_ddiv>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	4610      	mov	r0, r2
 8001e34:	4619      	mov	r1, r3
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e3e:	f7ff fd55 	bl	80018ec <rt_powd_snf>
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	4955      	ldr	r1, [pc, #340]	; (8001f9c <EngTrModel_step+0x47c>)
 8001e48:	e9c1 2306 	strd	r2, r3, [r1, #24]
                  EngTrModel_ConstP.FactorK_tableData, 20U), 2.0);

  /* Lookup_n-D: '<S6>/TorqueRatio' */
  InterpUp = look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 8001e4c:	2314      	movs	r3, #20
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	4b57      	ldr	r3, [pc, #348]	; (8001fb0 <EngTrModel_step+0x490>)
 8001e52:	4a56      	ldr	r2, [pc, #344]	; (8001fac <EngTrModel_step+0x48c>)
 8001e54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e58:	f7ff fbde 	bl	8001618 <look1_binlxpw>
 8001e5c:	e9c7 0102 	strd	r0, r1, [r7, #8]
    EngTrModel_ConstP.TorqueRatio_tableData, 20U);

  /* Product: '<S7>/Product' incorporates:
   *  Product: '<S6>/Turbine'
   */
  EngTrModel_B.OutputTorque = EngTrModel_B.ImpellerTorque * InterpUp *
 8001e60:	4b4e      	ldr	r3, [pc, #312]	; (8001f9c <EngTrModel_step+0x47c>)
 8001e62:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001e66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e6a:	f7fe fb35 	bl	80004d8 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4610      	mov	r0, r2
 8001e74:	4619      	mov	r1, r3
 8001e76:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e7a:	f7fe fb2d 	bl	80004d8 <__aeabi_dmul>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4946      	ldr	r1, [pc, #280]	; (8001f9c <EngTrModel_step+0x47c>)
 8001e84:	e9c1 2308 	strd	r2, r3, [r1, #32]
    InterpDown;

  /* Outport: '<Root>/Gear' */
  EngTrModel_Y.Gear = EngTrModel_B.Gear;
 8001e88:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <EngTrModel_step+0x47c>)
 8001e8a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001e8e:	4949      	ldr	r1, [pc, #292]	; (8001fb4 <EngTrModel_step+0x494>)
 8001e90:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Outport: '<Root>/VehicleSpeed' */
  EngTrModel_Y.VehicleSpeed = EngTrModel_B.VehicleSpeed;
 8001e94:	4b41      	ldr	r3, [pc, #260]	; (8001f9c <EngTrModel_step+0x47c>)
 8001e96:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001e9a:	4946      	ldr	r1, [pc, #280]	; (8001fb4 <EngTrModel_step+0x494>)
 8001e9c:	e9c1 2302 	strd	r2, r3, [r1, #8]
   *  Gain: '<S1>/EnginePlusImpellerInertia'
   *  Inport: '<Root>/Throttle'
   *  Lookup_n-D: '<S1>/EngineTorque'
   *  Sum: '<S1>/Sum'
   */
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001ea0:	4b45      	ldr	r3, [pc, #276]	; (8001fb8 <EngTrModel_step+0x498>)
 8001ea2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ea6:	4b3d      	ldr	r3, [pc, #244]	; (8001f9c <EngTrModel_step+0x47c>)
 8001ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eac:	240a      	movs	r4, #10
 8001eae:	9404      	str	r4, [sp, #16]
 8001eb0:	4c42      	ldr	r4, [pc, #264]	; (8001fbc <EngTrModel_step+0x49c>)
 8001eb2:	9403      	str	r4, [sp, #12]
 8001eb4:	4c42      	ldr	r4, [pc, #264]	; (8001fc0 <EngTrModel_step+0x4a0>)
 8001eb6:	9402      	str	r4, [sp, #8]
 8001eb8:	4c42      	ldr	r4, [pc, #264]	; (8001fc4 <EngTrModel_step+0x4a4>)
 8001eba:	9401      	str	r4, [sp, #4]
 8001ebc:	4c42      	ldr	r4, [pc, #264]	; (8001fc8 <EngTrModel_step+0x4a8>)
 8001ebe:	9400      	str	r4, [sp, #0]
 8001ec0:	f7ff f9ae 	bl	8001220 <look2_binlxpw>
    (EngTrModel_U.Throttle, EngTrModel_B.EngineRPM,
     EngTrModel_ConstP.EngineTorque_bp01Data,
     EngTrModel_ConstP.EngineTorque_bp02Data,
     EngTrModel_ConstP.EngineTorque_tableData,
     EngTrModel_ConstP.EngineTorque_maxIndex, 10U) - EngTrModel_B.ImpellerTorque)
 8001ec4:	4b35      	ldr	r3, [pc, #212]	; (8001f9c <EngTrModel_step+0x47c>)
 8001ec6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001eca:	f7fe f94d 	bl	8000168 <__aeabi_dsub>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
    * 45.472138452209627 * 0.04;
 8001ed6:	a32c      	add	r3, pc, #176	; (adr r3, 8001f88 <EngTrModel_step+0x468>)
 8001ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001edc:	f7fe fafc 	bl	80004d8 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	a329      	add	r3, pc, #164	; (adr r3, 8001f90 <EngTrModel_step+0x470>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	f7fe faf3 	bl	80004d8 <__aeabi_dmul>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001efa:	4b27      	ldr	r3, [pc, #156]	; (8001f98 <EngTrModel_step+0x478>)
 8001efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f00:	f7fe f934 	bl	800016c <__adddf3>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4923      	ldr	r1, [pc, #140]	; (8001f98 <EngTrModel_step+0x478>)
 8001f0a:	e9c1 2300 	strd	r2, r3, [r1]

  /* Signum: '<S4>/Sign' */
  if (EngTrModel_B.VehicleSpeed < 0.0) {
 8001f0e:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <EngTrModel_step+0x47c>)
 8001f10:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	f04f 0300 	mov.w	r3, #0
 8001f1c:	f7fe fd4e 	bl	80009bc <__aeabi_dcmplt>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d005      	beq.n	8001f32 <EngTrModel_step+0x412>
    InterpDown = -1.0;
 8001f26:	f04f 0200 	mov.w	r2, #0
 8001f2a:	4b28      	ldr	r3, [pc, #160]	; (8001fcc <EngTrModel_step+0x4ac>)
 8001f2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001f30:	e055      	b.n	8001fde <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed > 0.0) {
 8001f32:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <EngTrModel_step+0x47c>)
 8001f34:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	f04f 0300 	mov.w	r3, #0
 8001f40:	f7fe fd5a 	bl	80009f8 <__aeabi_dcmpgt>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d005      	beq.n	8001f56 <EngTrModel_step+0x436>
    InterpDown = 1.0;
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	4b20      	ldr	r3, [pc, #128]	; (8001fd0 <EngTrModel_step+0x4b0>)
 8001f50:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001f54:	e043      	b.n	8001fde <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed == 0.0) {
 8001f56:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <EngTrModel_step+0x47c>)
 8001f58:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	f04f 0300 	mov.w	r3, #0
 8001f64:	f7fe fd20 	bl	80009a8 <__aeabi_dcmpeq>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d032      	beq.n	8001fd4 <EngTrModel_step+0x4b4>
    InterpDown = 0.0;
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	f04f 0300 	mov.w	r3, #0
 8001f76:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001f7a:	e030      	b.n	8001fde <EngTrModel_step+0x4be>
 8001f7c:	f3af 8000 	nop.w
 8001f80:	3d70a3d7 	.word	0x3d70a3d7
 8001f84:	4009d70a 	.word	0x4009d70a
 8001f88:	0865b653 	.word	0x0865b653
 8001f8c:	4046bc6f 	.word	0x4046bc6f
 8001f90:	47ae147b 	.word	0x47ae147b
 8001f94:	3fa47ae1 	.word	0x3fa47ae1
 8001f98:	20000258 	.word	0x20000258
 8001f9c:	20000228 	.word	0x20000228
 8001fa0:	0800d188 	.word	0x0800d188
 8001fa4:	0800cc60 	.word	0x0800cc60
 8001fa8:	0800d1a8 	.word	0x0800d1a8
 8001fac:	0800d250 	.word	0x0800d250
 8001fb0:	0800d2f8 	.word	0x0800d2f8
 8001fb4:	20000290 	.word	0x20000290
 8001fb8:	20000280 	.word	0x20000280
 8001fbc:	0800d3a8 	.word	0x0800d3a8
 8001fc0:	0800cd70 	.word	0x0800cd70
 8001fc4:	0800d130 	.word	0x0800d130
 8001fc8:	0800d0e0 	.word	0x0800d0e0
 8001fcc:	bff00000 	.word	0xbff00000
 8001fd0:	3ff00000 	.word	0x3ff00000
  } else {
    InterpDown = (rtNaN);
 8001fd4:	4b3a      	ldr	r3, [pc, #232]	; (80020c0 <EngTrModel_step+0x5a0>)
 8001fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fda:	e9c7 2304 	strd	r2, r3, [r7, #16]
   *  Inport: '<Root>/Brake'
   *  Product: '<S4>/SignedLoad'
   *  Sum: '<S4>/Sum'
   *  Sum: '<S4>/Sum1'
   */
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001fde:	4b39      	ldr	r3, [pc, #228]	; (80020c4 <EngTrModel_step+0x5a4>)
 8001fe0:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001fe4:	a32e      	add	r3, pc, #184	; (adr r3, 80020a0 <EngTrModel_step+0x580>)
 8001fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fea:	f7fe fa75 	bl	80004d8 <__aeabi_dmul>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4614      	mov	r4, r2
 8001ff4:	461d      	mov	r5, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001ff6:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <EngTrModel_step+0x5a4>)
 8001ff8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002004:	f7ff fc72 	bl	80018ec <rt_powd_snf>
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8002008:	a327      	add	r3, pc, #156	; (adr r3, 80020a8 <EngTrModel_step+0x588>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	f7fe fa63 	bl	80004d8 <__aeabi_dmul>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4610      	mov	r0, r2
 8002018:	4619      	mov	r1, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	4b2a      	ldr	r3, [pc, #168]	; (80020c8 <EngTrModel_step+0x5a8>)
 8002020:	f7fe f8a4 	bl	800016c <__adddf3>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4610      	mov	r0, r2
 800202a:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 800202c:	4b27      	ldr	r3, [pc, #156]	; (80020cc <EngTrModel_step+0x5ac>)
 800202e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8002032:	f7fe f89b 	bl	800016c <__adddf3>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4610      	mov	r0, r2
 800203c:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 800203e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002042:	f7fe fa49 	bl	80004d8 <__aeabi_dmul>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 800204a:	4620      	mov	r0, r4
 800204c:	4629      	mov	r1, r5
 800204e:	f7fe f88b 	bl	8000168 <__aeabi_dsub>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 800205a:	a315      	add	r3, pc, #84	; (adr r3, 80020b0 <EngTrModel_step+0x590>)
 800205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002060:	f7fe fa3a 	bl	80004d8 <__aeabi_dmul>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	a312      	add	r3, pc, #72	; (adr r3, 80020b8 <EngTrModel_step+0x598>)
 800206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002072:	f7fe fa31 	bl	80004d8 <__aeabi_dmul>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	4610      	mov	r0, r2
 800207c:	4619      	mov	r1, r3
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 800207e:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <EngTrModel_step+0x5b0>)
 8002080:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002084:	f7fe f872 	bl	800016c <__adddf3>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4910      	ldr	r1, [pc, #64]	; (80020d0 <EngTrModel_step+0x5b0>)
 800208e:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8002092:	bf00      	nop
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bdb0      	pop	{r4, r5, r7, pc}
 800209a:	bf00      	nop
 800209c:	f3af 8000 	nop.w
 80020a0:	3d70a3d7 	.word	0x3d70a3d7
 80020a4:	4009d70a 	.word	0x4009d70a
 80020a8:	47ae147b 	.word	0x47ae147b
 80020ac:	3f947ae1 	.word	0x3f947ae1
 80020b0:	b3bfa695 	.word	0xb3bfa695
 80020b4:	3fb52ad1 	.word	0x3fb52ad1
 80020b8:	47ae147b 	.word	0x47ae147b
 80020bc:	3fa47ae1 	.word	0x3fa47ae1
 80020c0:	20000608 	.word	0x20000608
 80020c4:	20000228 	.word	0x20000228
 80020c8:	40440000 	.word	0x40440000
 80020cc:	20000280 	.word	0x20000280
 80020d0:	20000258 	.word	0x20000258

080020d4 <EngTrModel_initialize>:

/* Model initialize function */
void EngTrModel_initialize(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* Registration code */

  /* initialize non-finites */
  rt_InitInfAndNaN(sizeof(real_T));
 80020d8:	2008      	movs	r0, #8
 80020da:	f001 fbad 	bl	8003838 <rt_InitInfAndNaN>
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
	...

080020e4 <USER_GPIO_Define>:
#include "main.h"

// Define a pin

void USER_GPIO_Define( uint8_t port, uint8_t pin, uint8_t direction, uint8_t option )
{
 80020e4:	b490      	push	{r4, r7}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4604      	mov	r4, r0
 80020ec:	4608      	mov	r0, r1
 80020ee:	4611      	mov	r1, r2
 80020f0:	461a      	mov	r2, r3
 80020f2:	4623      	mov	r3, r4
 80020f4:	71fb      	strb	r3, [r7, #7]
 80020f6:	4603      	mov	r3, r0
 80020f8:	71bb      	strb	r3, [r7, #6]
 80020fa:	460b      	mov	r3, r1
 80020fc:	717b      	strb	r3, [r7, #5]
 80020fe:	4613      	mov	r3, r2
 8002100:	713b      	strb	r3, [r7, #4]
  volatile uint32_t * CR;
  uint8_t actual_pin = pin;
 8002102:	79bb      	ldrb	r3, [r7, #6]
 8002104:	72fb      	strb	r3, [r7, #11]
  uint8_t offset = 0x00;
 8002106:	2300      	movs	r3, #0
 8002108:	72bb      	strb	r3, [r7, #10]

  if( pin > 7 ) {
 800210a:	79bb      	ldrb	r3, [r7, #6]
 800210c:	2b07      	cmp	r3, #7
 800210e:	d904      	bls.n	800211a <USER_GPIO_Define+0x36>
      actual_pin -= 8;
 8002110:	7afb      	ldrb	r3, [r7, #11]
 8002112:	3b08      	subs	r3, #8
 8002114:	72fb      	strb	r3, [r7, #11]
      offset = 0x01;
 8002116:	2301      	movs	r3, #1
 8002118:	72bb      	strb	r3, [r7, #10]
  }

  if( port == 0 )
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10d      	bne.n	800213c <USER_GPIO_Define+0x58>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPAEN;			// IO port A clock enable
 8002120:	4b42      	ldr	r3, [pc, #264]	; (800222c <USER_GPIO_Define+0x148>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	4a41      	ldr	r2, [pc, #260]	; (800222c <USER_GPIO_Define+0x148>)
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOA->CRL + offset);
 800212c:	7abb      	ldrb	r3, [r7, #10]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002134:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	e042      	b.n	80021c2 <USER_GPIO_Define+0xde>
  }
  else if( port == 1 )
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d10d      	bne.n	800215e <USER_GPIO_Define+0x7a>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPBEN;			// IO port B clock enable
 8002142:	4b3a      	ldr	r3, [pc, #232]	; (800222c <USER_GPIO_Define+0x148>)
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	4a39      	ldr	r2, [pc, #228]	; (800222c <USER_GPIO_Define+0x148>)
 8002148:	f043 0308 	orr.w	r3, r3, #8
 800214c:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOB->CRL + offset);
 800214e:	7abb      	ldrb	r3, [r7, #10]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002156:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	e031      	b.n	80021c2 <USER_GPIO_Define+0xde>
  }
  else if ( port == 2 )
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	2b02      	cmp	r3, #2
 8002162:	d10d      	bne.n	8002180 <USER_GPIO_Define+0x9c>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPCEN;			// IO port C clock enable
 8002164:	4b31      	ldr	r3, [pc, #196]	; (800222c <USER_GPIO_Define+0x148>)
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	4a30      	ldr	r2, [pc, #192]	; (800222c <USER_GPIO_Define+0x148>)
 800216a:	f043 0310 	orr.w	r3, r3, #16
 800216e:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOC->CRL + offset);
 8002170:	7abb      	ldrb	r3, [r7, #10]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002178:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e020      	b.n	80021c2 <USER_GPIO_Define+0xde>
  }
  else if ( port == 3 )
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	2b03      	cmp	r3, #3
 8002184:	d10d      	bne.n	80021a2 <USER_GPIO_Define+0xbe>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPDEN;			// IO port D clock enable
 8002186:	4b29      	ldr	r3, [pc, #164]	; (800222c <USER_GPIO_Define+0x148>)
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	4a28      	ldr	r2, [pc, #160]	; (800222c <USER_GPIO_Define+0x148>)
 800218c:	f043 0320 	orr.w	r3, r3, #32
 8002190:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOD->CRL + offset);
 8002192:	7abb      	ldrb	r3, [r7, #10]
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800219a:	f503 338a 	add.w	r3, r3, #70656	; 0x11400
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	e00f      	b.n	80021c2 <USER_GPIO_Define+0xde>
  }
  else if( port == 4 )
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	2b04      	cmp	r3, #4
 80021a6:	d10c      	bne.n	80021c2 <USER_GPIO_Define+0xde>
  {
      RCC->APB2ENR |= 	RCC_APB2ENR_IOPEEN;			// IO port E clock enable
 80021a8:	4b20      	ldr	r3, [pc, #128]	; (800222c <USER_GPIO_Define+0x148>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	4a1f      	ldr	r2, [pc, #124]	; (800222c <USER_GPIO_Define+0x148>)
 80021ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021b2:	6193      	str	r3, [r2, #24]
      CR = (volatile uint32_t *) (&GPIOE->CRL + offset);
 80021b4:	7abb      	ldrb	r3, [r7, #10]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021bc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80021c0:	60fb      	str	r3, [r7, #12]
  }

  if( ( direction == 1 || direction == 2 || direction == 3 ) && ( option == 2 || option == 3 ) )
 80021c2:	797b      	ldrb	r3, [r7, #5]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d005      	beq.n	80021d4 <USER_GPIO_Define+0xf0>
 80021c8:	797b      	ldrb	r3, [r7, #5]
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d002      	beq.n	80021d4 <USER_GPIO_Define+0xf0>
 80021ce:	797b      	ldrb	r3, [r7, #5]
 80021d0:	2b03      	cmp	r3, #3
 80021d2:	d10b      	bne.n	80021ec <USER_GPIO_Define+0x108>
 80021d4:	793b      	ldrb	r3, [r7, #4]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d002      	beq.n	80021e0 <USER_GPIO_Define+0xfc>
 80021da:	793b      	ldrb	r3, [r7, #4]
 80021dc:	2b03      	cmp	r3, #3
 80021de:	d105      	bne.n	80021ec <USER_GPIO_Define+0x108>
  {
      RCC->APB2ENR	|=	RCC_APB2ENR_AFIOEN;		// Alternate function I/O clock enable
 80021e0:	4b12      	ldr	r3, [pc, #72]	; (800222c <USER_GPIO_Define+0x148>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a11      	ldr	r2, [pc, #68]	; (800222c <USER_GPIO_Define+0x148>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6193      	str	r3, [r2, #24]
  }

  *CR	&=	~( 0xF << (actual_pin * 4) );			// Reset the target pin
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	7afa      	ldrb	r2, [r7, #11]
 80021f2:	0092      	lsls	r2, r2, #2
 80021f4:	210f      	movs	r1, #15
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	43d2      	mvns	r2, r2
 80021fc:	401a      	ands	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	601a      	str	r2, [r3, #0]
  *CR	|=	( direction << (actual_pin * 4) )		// Set up the direction and the option for the pin
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	7979      	ldrb	r1, [r7, #5]
 8002208:	7afa      	ldrb	r2, [r7, #11]
 800220a:	0092      	lsls	r2, r2, #2
 800220c:	4091      	lsls	r1, r2
	|	( option << (actual_pin * 4 + 2) );
 800220e:	7938      	ldrb	r0, [r7, #4]
 8002210:	7afa      	ldrb	r2, [r7, #11]
 8002212:	0092      	lsls	r2, r2, #2
 8002214:	3202      	adds	r2, #2
 8002216:	fa00 f202 	lsl.w	r2, r0, r2
 800221a:	430a      	orrs	r2, r1
  *CR	|=	( direction << (actual_pin * 4) )		// Set up the direction and the option for the pin
 800221c:	431a      	orrs	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	601a      	str	r2, [r3, #0]
}
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bc90      	pop	{r4, r7}
 800222a:	4770      	bx	lr
 800222c:	40021000 	.word	0x40021000

08002230 <USER_GPIO_Read>:

// Read a pin

uint8_t USER_GPIO_Read( uint8_t port, uint8_t pin )
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	460a      	mov	r2, r1
 800223a:	71fb      	strb	r3, [r7, #7]
 800223c:	4613      	mov	r3, r2
 800223e:	71bb      	strb	r3, [r7, #6]
  volatile uint32_t * IDR;
  int state;

  if( port == 0 )
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d102      	bne.n	800224c <USER_GPIO_Read+0x1c>
  {
      IDR = (volatile uint32_t *) (&GPIOA->IDR);
 8002246:	4b16      	ldr	r3, [pc, #88]	; (80022a0 <USER_GPIO_Read+0x70>)
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	e016      	b.n	800227a <USER_GPIO_Read+0x4a>
  }
  else if( port == 1 )
 800224c:	79fb      	ldrb	r3, [r7, #7]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d102      	bne.n	8002258 <USER_GPIO_Read+0x28>
  {
      IDR = (volatile uint32_t *) (&GPIOB->IDR);
 8002252:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <USER_GPIO_Read+0x74>)
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	e010      	b.n	800227a <USER_GPIO_Read+0x4a>
  }
  else if( port == 2 )
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d102      	bne.n	8002264 <USER_GPIO_Read+0x34>
  {
      IDR = (volatile uint32_t *) (&GPIOC->IDR);
 800225e:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <USER_GPIO_Read+0x78>)
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	e00a      	b.n	800227a <USER_GPIO_Read+0x4a>
  }
  else if( port == 3 )
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	2b03      	cmp	r3, #3
 8002268:	d102      	bne.n	8002270 <USER_GPIO_Read+0x40>
  {
      IDR = (volatile uint32_t *) (&GPIOD->IDR);
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <USER_GPIO_Read+0x7c>)
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	e004      	b.n	800227a <USER_GPIO_Read+0x4a>
  }
  else if( port == 4 )
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	2b04      	cmp	r3, #4
 8002274:	d101      	bne.n	800227a <USER_GPIO_Read+0x4a>
  {
      IDR = (volatile uint32_t *) (&GPIOE->IDR);
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <USER_GPIO_Read+0x80>)
 8002278:	60fb      	str	r3, [r7, #12]
  }

  state = ( ( *IDR & ( 1 << pin ) ) >> pin );
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	79ba      	ldrb	r2, [r7, #6]
 8002280:	2101      	movs	r1, #1
 8002282:	fa01 f202 	lsl.w	r2, r1, r2
 8002286:	401a      	ands	r2, r3
 8002288:	79bb      	ldrb	r3, [r7, #6]
 800228a:	fa22 f303 	lsr.w	r3, r2, r3
 800228e:	60bb      	str	r3, [r7, #8]
  return state;
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	b2db      	uxtb	r3, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	40010808 	.word	0x40010808
 80022a4:	40010c08 	.word	0x40010c08
 80022a8:	40011008 	.word	0x40011008
 80022ac:	40011408 	.word	0x40011408
 80022b0:	40011808 	.word	0x40011808

080022b4 <USER_GPIO_Write>:

// Write a pin

void USER_GPIO_Write(uint8_t port, uint8_t pin, uint8_t state)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
 80022be:	460b      	mov	r3, r1
 80022c0:	71bb      	strb	r3, [r7, #6]
 80022c2:	4613      	mov	r3, r2
 80022c4:	717b      	strb	r3, [r7, #5]
  volatile uint32_t * ODR;

  if( port == 0 ) {
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <USER_GPIO_Write+0x1e>
      ODR = (volatile uint32_t *) (&GPIOA->ODR);
 80022cc:	4b1a      	ldr	r3, [pc, #104]	; (8002338 <USER_GPIO_Write+0x84>)
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	e016      	b.n	8002300 <USER_GPIO_Write+0x4c>
  }
  else if( port == 1 )
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d102      	bne.n	80022de <USER_GPIO_Write+0x2a>
  {
      ODR = (volatile uint32_t *) (&GPIOB->ODR);
 80022d8:	4b18      	ldr	r3, [pc, #96]	; (800233c <USER_GPIO_Write+0x88>)
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	e010      	b.n	8002300 <USER_GPIO_Write+0x4c>
  }
  else if( port == 2 )
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d102      	bne.n	80022ea <USER_GPIO_Write+0x36>
  {
      ODR = (volatile uint32_t *) (&GPIOC->ODR);
 80022e4:	4b16      	ldr	r3, [pc, #88]	; (8002340 <USER_GPIO_Write+0x8c>)
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	e00a      	b.n	8002300 <USER_GPIO_Write+0x4c>
  }
  else if( port == 3 )
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d102      	bne.n	80022f6 <USER_GPIO_Write+0x42>
  {
      ODR = (volatile uint32_t *) (&GPIOD->ODR);
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <USER_GPIO_Write+0x90>)
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	e004      	b.n	8002300 <USER_GPIO_Write+0x4c>
  }
  else if( port == 4 )
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d101      	bne.n	8002300 <USER_GPIO_Write+0x4c>
  {
      ODR = (volatile uint32_t *) (&GPIOE->ODR);
 80022fc:	4b12      	ldr	r3, [pc, #72]	; (8002348 <USER_GPIO_Write+0x94>)
 80022fe:	60fb      	str	r3, [r7, #12]
  }

  state ? ( *ODR |= ( state << pin ) ) : ( *ODR &= ~( 1 << pin ) );
 8002300:	797b      	ldrb	r3, [r7, #5]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d009      	beq.n	800231a <USER_GPIO_Write+0x66>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	7979      	ldrb	r1, [r7, #5]
 800230c:	79ba      	ldrb	r2, [r7, #6]
 800230e:	fa01 f202 	lsl.w	r2, r1, r2
 8002312:	431a      	orrs	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	601a      	str	r2, [r3, #0]
}
 8002318:	e009      	b.n	800232e <USER_GPIO_Write+0x7a>
  state ? ( *ODR |= ( state << pin ) ) : ( *ODR &= ~( 1 << pin ) );
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	79ba      	ldrb	r2, [r7, #6]
 8002320:	2101      	movs	r1, #1
 8002322:	fa01 f202 	lsl.w	r2, r1, r2
 8002326:	43d2      	mvns	r2, r2
 8002328:	401a      	ands	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	601a      	str	r2, [r3, #0]
}
 800232e:	bf00      	nop
 8002330:	3714      	adds	r7, #20
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	4001080c 	.word	0x4001080c
 800233c:	40010c0c 	.word	0x40010c0c
 8002340:	4001100c 	.word	0x4001100c
 8002344:	4001140c 	.word	0x4001140c
 8002348:	4001180c 	.word	0x4001180c

0800234c <USER_GPIO_Toggle>:

// Toggle a pin

void USER_GPIO_Toggle(uint8_t port, uint8_t pin)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	460a      	mov	r2, r1
 8002356:	71fb      	strb	r3, [r7, #7]
 8002358:	4613      	mov	r3, r2
 800235a:	71bb      	strb	r3, [r7, #6]
  if( USER_GPIO_Read(port, pin) ) {
 800235c:	79ba      	ldrb	r2, [r7, #6]
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	4611      	mov	r1, r2
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff ff64 	bl	8002230 <USER_GPIO_Read>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d006      	beq.n	800237c <USER_GPIO_Toggle+0x30>
      USER_GPIO_Write(port, pin, 0);
 800236e:	79b9      	ldrb	r1, [r7, #6]
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2200      	movs	r2, #0
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff ff9d 	bl	80022b4 <USER_GPIO_Write>
  }
  else {
      USER_GPIO_Write(port, pin, 1);
  }
}
 800237a:	e005      	b.n	8002388 <USER_GPIO_Toggle+0x3c>
      USER_GPIO_Write(port, pin, 1);
 800237c:	79b9      	ldrb	r1, [r7, #6]
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	2201      	movs	r2, #1
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff ff96 	bl	80022b4 <USER_GPIO_Write>
}
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <USER_LCD_Init>:
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
};

// Function that initializes the LCD to 4 bits

void USER_LCD_Init(void){
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0

	// RCC_APB2ENR modified to IO port C clock enable

	RCC->APB2ENR	|=	RCC_APB2ENR_IOPCEN;	// To set IOPCEN bit
 8002396:	4b66      	ldr	r3, [pc, #408]	; (8002530 <USER_LCD_Init+0x1a0>)
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	4a65      	ldr	r2, [pc, #404]	; (8002530 <USER_LCD_Init+0x1a0>)
 800239c:	f043 0310 	orr.w	r3, r3, #16
 80023a0:	6193      	str	r3, [r2, #24]

	int8_t const *p;

	// Configuration of all pins to the LCD as general-purpose output push-pull, 10 MHz speed

	GPIOC->CRL	&=	~( 0x3UL << 30U ) & ~( 0x2UL << 28U )
 80023a2:	4b64      	ldr	r3, [pc, #400]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a63      	ldr	r2, [pc, #396]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023a8:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80023ac:	6013      	str	r3, [r2, #0]
			& 	~( 0x3UL << 26U ) & ~( 0x2UL << 24U );
	GPIOC->CRL 	|= 	 ( 0x1UL << 28U )
 80023ae:	4b61      	ldr	r3, [pc, #388]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a60      	ldr	r2, [pc, #384]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023b4:	f043 5388 	orr.w	r3, r3, #285212672	; 0x11000000
 80023b8:	6013      	str	r3, [r2, #0]
			|  	 ( 0x1UL << 24U );
	GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U )
 80023ba:	4b5e      	ldr	r3, [pc, #376]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	495d      	ldr	r1, [pc, #372]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023c0:	4b5d      	ldr	r3, [pc, #372]	; (8002538 <USER_LCD_Init+0x1a8>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	604b      	str	r3, [r1, #4]
			& 	~( 0x3UL << 14U ) & ~( 0x2UL << 12U )
			&	~( 0x3UL << 10U ) & ~( 0x2UL <<  8U )
			& 	~( 0x3UL <<  6U ) & ~( 0x2UL <<  4U )
			& 	~( 0x3UL <<  2U ) & ~( 0x2UL <<  0U );
	GPIOC->CRH	|= 	 ( 0x1UL << 16U )
 80023c6:	4b5b      	ldr	r3, [pc, #364]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	495a      	ldr	r1, [pc, #360]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023cc:	4b5b      	ldr	r3, [pc, #364]	; (800253c <USER_LCD_Init+0x1ac>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	604b      	str	r3, [r1, #4]
			|  	 ( 0x1UL << 12U )
			| 	 ( 0x1UL <<  8U )
			|  	 ( 0x1UL <<  4U )
			|  	 ( 0x1UL <<  0U );

	GPIOC->BSRR	 =	 LCD_RS_PIN_LOW;
 80023d2:	4b58      	ldr	r3, [pc, #352]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80023d8:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_RW_PIN_LOW;
 80023da:	4b56      	ldr	r3, [pc, #344]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023dc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80023e0:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_EN_PIN_LOW;
 80023e2:	4b54      	ldr	r3, [pc, #336]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80023e8:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D4_PIN_LOW;
 80023ea:	4b52      	ldr	r3, [pc, #328]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023f0:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_LOW;
 80023f2:	4b50      	ldr	r3, [pc, #320]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023f4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80023f8:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 80023fa:	4b4e      	ldr	r3, [pc, #312]	; (8002534 <USER_LCD_Init+0x1a4>)
 80023fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002400:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 8002402:	4b4c      	ldr	r3, [pc, #304]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002408:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_50MS, TIM_CNT_50MS );		//	50 ms
 800240a:	22e6      	movs	r2, #230	; 0xe6
 800240c:	2130      	movs	r1, #48	; 0x30
 800240e:	2000      	movs	r0, #0
 8002410:	f000 fb9a 	bl	8002b48 <USER_TIM_Delay>

	/* Special case of 'Function Set'	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 8002414:	4b47      	ldr	r3, [pc, #284]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002416:	f44f 7200 	mov.w	r2, #512	; 0x200
 800241a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 800241c:	4b45      	ldr	r3, [pc, #276]	; (8002534 <USER_LCD_Init+0x1a4>)
 800241e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002422:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 8002424:	4b43      	ldr	r3, [pc, #268]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002426:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800242a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 800242c:	4b41      	ldr	r3, [pc, #260]	; (8002534 <USER_LCD_Init+0x1a4>)
 800242e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002432:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 8002434:	f000 f9a6 	bl	8002784 <LCD_Pulse_EN>

	USER_TIM_Delay( TIM_2, TIM_PSC_5MS, TIM_CNT_5MS );		//	5 ms
 8002438:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800243c:	2104      	movs	r1, #4
 800243e:	2000      	movs	r0, #0
 8002440:	f000 fb82 	bl	8002b48 <USER_TIM_Delay>

	/* Special case of 'Function Set'	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 8002444:	4b3b      	ldr	r3, [pc, #236]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002446:	f44f 7200 	mov.w	r2, #512	; 0x200
 800244a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 800244c:	4b39      	ldr	r3, [pc, #228]	; (8002534 <USER_LCD_Init+0x1a4>)
 800244e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002452:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 8002454:	4b37      	ldr	r3, [pc, #220]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002456:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800245a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 800245c:	4b35      	ldr	r3, [pc, #212]	; (8002534 <USER_LCD_Init+0x1a4>)
 800245e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002462:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 8002464:	f000 f98e 	bl	8002784 <LCD_Pulse_EN>

	USER_TIM_Delay( TIM_2, TIM_PSC_100US, TIM_CNT_100US );		//	100 us
 8002468:	f44f 4267 	mov.w	r2, #59136	; 0xe700
 800246c:	2100      	movs	r1, #0
 800246e:	2000      	movs	r0, #0
 8002470:	f000 fb6a 	bl	8002b48 <USER_TIM_Delay>

	/* Special case of 'Function Set'	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_HIGH;
 8002474:	4b2f      	ldr	r3, [pc, #188]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002476:	f44f 7200 	mov.w	r2, #512	; 0x200
 800247a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 800247c:	4b2d      	ldr	r3, [pc, #180]	; (8002534 <USER_LCD_Init+0x1a4>)
 800247e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002482:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 8002484:	4b2b      	ldr	r3, [pc, #172]	; (8002534 <USER_LCD_Init+0x1a4>)
 8002486:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800248a:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 800248c:	4b29      	ldr	r3, [pc, #164]	; (8002534 <USER_LCD_Init+0x1a4>)
 800248e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002492:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 8002494:	f000 f976 	bl	8002784 <LCD_Pulse_EN>
	while( LCD_Busy( ) );					//	Checking the busy flag
 8002498:	bf00      	nop
 800249a:	f000 f91f 	bl	80026dc <LCD_Busy>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1fa      	bne.n	800249a <USER_LCD_Init+0x10a>

	/* Initial 'Function Set' to change 4-bit mode	*/

	GPIOC->BSRR	 =	 LCD_D4_PIN_LOW;
 80024a4:	4b23      	ldr	r3, [pc, #140]	; (8002534 <USER_LCD_Init+0x1a4>)
 80024a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024aa:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D5_PIN_HIGH;
 80024ac:	4b21      	ldr	r3, [pc, #132]	; (8002534 <USER_LCD_Init+0x1a4>)
 80024ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024b2:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D6_PIN_LOW;
 80024b4:	4b1f      	ldr	r3, [pc, #124]	; (8002534 <USER_LCD_Init+0x1a4>)
 80024b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024ba:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_D7_PIN_LOW;
 80024bc:	4b1d      	ldr	r3, [pc, #116]	; (8002534 <USER_LCD_Init+0x1a4>)
 80024be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024c2:	611a      	str	r2, [r3, #16]
	LCD_Pulse_EN( );
 80024c4:	f000 f95e 	bl	8002784 <LCD_Pulse_EN>
	while( LCD_Busy( ) );					//	Checking the busy flag
 80024c8:	bf00      	nop
 80024ca:	f000 f907 	bl	80026dc <LCD_Busy>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1fa      	bne.n	80024ca <USER_LCD_Init+0x13a>

	/* 'Function Set' (I=1, N and F as required)	*/

	LCD_Write_Cmd( 0x28U );					//	2-line display, 5x7 dot
 80024d4:	2028      	movs	r0, #40	; 0x28
 80024d6:	f000 f89b 	bl	8002610 <LCD_Write_Cmd>

	/* 'Display ON/OFF Control' (D=0, C=0, B=0)	*/

	LCD_Write_Cmd( 0x08U );					//	Display, cursor and blinking off
 80024da:	2008      	movs	r0, #8
 80024dc:	f000 f898 	bl	8002610 <LCD_Write_Cmd>

	/* 'Clear Display' */

	LCD_Write_Cmd( 0x01U );//
 80024e0:	2001      	movs	r0, #1
 80024e2:	f000 f895 	bl	8002610 <LCD_Write_Cmd>

	/* 'Entry Mode Set' (I/D and S as required)	*/

	LCD_Write_Cmd( 0x06U );					//	Cursor increment by 1, shift off
 80024e6:	2006      	movs	r0, #6
 80024e8:	f000 f892 	bl	8002610 <LCD_Write_Cmd>

	/* Initialization Ends	*/

	LCD_Write_Cmd( 0x0FU );					//	Display, cursor and blinking on
 80024ec:	200f      	movs	r0, #15
 80024ee:	f000 f88f 	bl	8002610 <LCD_Write_Cmd>

	//	Load the character defined by the user into the CGRAM

	LCD_Write_Cmd( 0x40 );					//	Set the CGRAM address to 0
 80024f2:	2040      	movs	r0, #64	; 0x40
 80024f4:	f000 f88c 	bl	8002610 <LCD_Write_Cmd>
	p = &UserFont[0][0];
 80024f8:	4b11      	ldr	r3, [pc, #68]	; (8002540 <USER_LCD_Init+0x1b0>)
 80024fa:	607b      	str	r3, [r7, #4]

	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 80024fc:	2300      	movs	r3, #0
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	e00c      	b.n	800251c <USER_LCD_Init+0x18c>
		LCD_Put_Char( *p );
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f993 3000 	ldrsb.w	r3, [r3]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	4618      	mov	r0, r3
 800250c:	f000 f894 	bl	8002638 <LCD_Put_Char>
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	3301      	adds	r3, #1
 8002514:	603b      	str	r3, [r7, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3301      	adds	r3, #1
 800251a:	607b      	str	r3, [r7, #4]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	2b3f      	cmp	r3, #63	; 0x3f
 8002520:	d9ef      	bls.n	8002502 <USER_LCD_Init+0x172>

	/*	Set DDRAM address in address	*/

	LCD_Write_Cmd( 0x80 );//
 8002522:	2080      	movs	r0, #128	; 0x80
 8002524:	f000 f874 	bl	8002610 <LCD_Write_Cmd>
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40021000 	.word	0x40021000
 8002534:	40011000 	.word	0x40011000
 8002538:	fff11111 	.word	0xfff11111
 800253c:	00011111 	.word	0x00011111
 8002540:	0800d3b0 	.word	0x0800d3b0

08002544 <LCD_Out_Data4>:

// Function that generates a strobe on the LCD

void LCD_Out_Data4(uint8_t val)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
	if( ( val & 0x01U ) == 0x01U )				//	Bit[0]
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	2b00      	cmp	r3, #0
 8002556:	d004      	beq.n	8002562 <LCD_Out_Data4+0x1e>
		GPIOC->BSRR	=	LCD_D4_PIN_HIGH;
 8002558:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <LCD_Out_Data4+0x84>)
 800255a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800255e:	611a      	str	r2, [r3, #16]
 8002560:	e003      	b.n	800256a <LCD_Out_Data4+0x26>
	else
		GPIOC->BSRR	=	LCD_D4_PIN_LOW;
 8002562:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <LCD_Out_Data4+0x84>)
 8002564:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002568:	611a      	str	r2, [r3, #16]

	if( ( val & 0x02U ) == 0x02U )				//	Bit[1]
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d004      	beq.n	800257e <LCD_Out_Data4+0x3a>
		GPIOC->BSRR	=	LCD_D5_PIN_HIGH;
 8002574:	4b14      	ldr	r3, [pc, #80]	; (80025c8 <LCD_Out_Data4+0x84>)
 8002576:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800257a:	611a      	str	r2, [r3, #16]
 800257c:	e003      	b.n	8002586 <LCD_Out_Data4+0x42>
	else
		GPIOC->BSRR	=	LCD_D5_PIN_LOW;
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <LCD_Out_Data4+0x84>)
 8002580:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002584:	611a      	str	r2, [r3, #16]

	if( ( val & 0x04U ) == 0x04U )				//	Bit[2]
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d004      	beq.n	800259a <LCD_Out_Data4+0x56>
		GPIOC->BSRR	=	LCD_D6_PIN_HIGH;
 8002590:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <LCD_Out_Data4+0x84>)
 8002592:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002596:	611a      	str	r2, [r3, #16]
 8002598:	e003      	b.n	80025a2 <LCD_Out_Data4+0x5e>
	else
		GPIOC->BSRR	=	LCD_D6_PIN_LOW;
 800259a:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <LCD_Out_Data4+0x84>)
 800259c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025a0:	611a      	str	r2, [r3, #16]

	if( ( val & 0x08U ) == 0x08U )				//	Bit[3]
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d004      	beq.n	80025b6 <LCD_Out_Data4+0x72>
		GPIOC->BSRR	=	LCD_D7_PIN_HIGH;
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <LCD_Out_Data4+0x84>)
 80025ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025b2:	611a      	str	r2, [r3, #16]
	else
		GPIOC->BSRR	=	LCD_D7_PIN_LOW;
}
 80025b4:	e003      	b.n	80025be <LCD_Out_Data4+0x7a>
		GPIOC->BSRR	=	LCD_D7_PIN_LOW;
 80025b6:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <LCD_Out_Data4+0x84>)
 80025b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025bc:	611a      	str	r2, [r3, #16]
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr
 80025c8:	40011000 	.word	0x40011000

080025cc <LCD_Write_Byte>:

// Function that writes 1 byte of data to the LCD

void LCD_Write_Byte(uint8_t val)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	091b      	lsrs	r3, r3, #4
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ffb1 	bl	8002544 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 80025e2:	f000 f8cf 	bl	8002784 <LCD_Pulse_EN>
	LCD_Out_Data4( val & 0x0FU );
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	f003 030f 	and.w	r3, r3, #15
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ffa8 	bl	8002544 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 80025f4:	f000 f8c6 	bl	8002784 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 80025f8:	bf00      	nop
 80025fa:	f000 f86f 	bl	80026dc <LCD_Busy>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1fa      	bne.n	80025fa <LCD_Write_Byte+0x2e>
}
 8002604:	bf00      	nop
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <LCD_Write_Cmd>:

// Function that writes a command to the LCD

void LCD_Write_Cmd( uint8_t val )
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	LCD_RS_PIN_LOW;			//	RS=0 (character selection)
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <LCD_Write_Cmd+0x24>)
 800261c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002620:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( val );
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ffd1 	bl	80025cc <LCD_Write_Byte>
}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40011000 	.word	0x40011000

08002638 <LCD_Put_Char>:

// Write an ASCII character to the LCD

void LCD_Put_Char( uint8_t c )
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	LCD_RS_PIN_HIGH;		//	RS=1 (character selection)
 8002642:	4b05      	ldr	r3, [pc, #20]	; (8002658 <LCD_Put_Char+0x20>)
 8002644:	2240      	movs	r2, #64	; 0x40
 8002646:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( c );
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff ffbe 	bl	80025cc <LCD_Write_Byte>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40011000 	.word	0x40011000

0800265c <LCD_Set_Cursor>:

// Function that sets the cursor to a position on the LCD screen
// Minimum values for line and column must be 1

void LCD_Set_Cursor( uint8_t line, uint8_t column )
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	460a      	mov	r2, r1
 8002666:	71fb      	strb	r3, [r7, #7]
 8002668:	4613      	mov	r3, r2
 800266a:	71bb      	strb	r3, [r7, #6]
	uint8_t address;
	column--;
 800266c:	79bb      	ldrb	r3, [r7, #6]
 800266e:	3b01      	subs	r3, #1
 8002670:	71bb      	strb	r3, [r7, #6]
	line--;
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	3b01      	subs	r3, #1
 8002676:	71fb      	strb	r3, [r7, #7]
	address = ( line * 0x40U ) + column;
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	019b      	lsls	r3, r3, #6
 800267c:	b2da      	uxtb	r2, r3
 800267e:	79bb      	ldrb	r3, [r7, #6]
 8002680:	4413      	add	r3, r2
 8002682:	73fb      	strb	r3, [r7, #15]
	address = 0x80U + ( address & 0x7FU );
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800268a:	b2db      	uxtb	r3, r3
 800268c:	3b80      	subs	r3, #128	; 0x80
 800268e:	73fb      	strb	r3, [r7, #15]
	LCD_Write_Cmd( address );
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff ffbc 	bl	8002610 <LCD_Write_Cmd>
}
 8002698:	bf00      	nop
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <LCD_Put_Str>:

// Function that sends a string of ASCII characters to the LCD

void LCD_Put_Str( char * str )
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
	for( int16_t i = 0; i < 16; i++ )
 80026a8:	2300      	movs	r3, #0
 80026aa:	81fb      	strh	r3, [r7, #14]
 80026ac:	e00d      	b.n	80026ca <LCD_Put_Str+0x2a>
		LCD_Put_Char( str[ i ] );			//	Send 1 byte to the LCD
 80026ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff ffbd 	bl	8002638 <LCD_Put_Char>
	for( int16_t i = 0; i < 16; i++ )
 80026be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	3301      	adds	r3, #1
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	81fb      	strh	r3, [r7, #14]
 80026ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026ce:	2b0f      	cmp	r3, #15
 80026d0:	dded      	ble.n	80026ae <LCD_Put_Str+0xe>
}
 80026d2:	bf00      	nop
 80026d4:	bf00      	nop
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <LCD_Busy>:
}

// Function that causes delays on the LCD

char LCD_Busy( void )
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
	// Configuration of D7 as input floating

	GPIOC->CRH	&=	~( 0x2UL << 18U ) & ~( 0x3UL << 16U );
 80026e0:	4b27      	ldr	r3, [pc, #156]	; (8002780 <LCD_Busy+0xa4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	4a26      	ldr	r2, [pc, #152]	; (8002780 <LCD_Busy+0xa4>)
 80026e6:	f423 2330 	bic.w	r3, r3, #720896	; 0xb0000
 80026ea:	6053      	str	r3, [r2, #4]
	GPIOC->CRH	|=   	 ( 0x1UL << 18U );
 80026ec:	4b24      	ldr	r3, [pc, #144]	; (8002780 <LCD_Busy+0xa4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4a23      	ldr	r2, [pc, #140]	; (8002780 <LCD_Busy+0xa4>)
 80026f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026f6:	6053      	str	r3, [r2, #4]
	GPIOC->BSRR	 =	 LCD_RS_PIN_LOW;
 80026f8:	4b21      	ldr	r3, [pc, #132]	; (8002780 <LCD_Busy+0xa4>)
 80026fa:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80026fe:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_RW_PIN_HIGH;
 8002700:	4b1f      	ldr	r3, [pc, #124]	; (8002780 <LCD_Busy+0xa4>)
 8002702:	2280      	movs	r2, #128	; 0x80
 8002704:	611a      	str	r2, [r3, #16]
	GPIOC->BSRR	 =	 LCD_EN_PIN_HIGH;
 8002706:	4b1e      	ldr	r3, [pc, #120]	; (8002780 <LCD_Busy+0xa4>)
 8002708:	f44f 7280 	mov.w	r2, #256	; 0x100
 800270c:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_100US, TIM_CNT_100US );	//	100 us
 800270e:	f44f 4267 	mov.w	r2, #59136	; 0xe700
 8002712:	2100      	movs	r1, #0
 8002714:	2000      	movs	r0, #0
 8002716:	f000 fa17 	bl	8002b48 <USER_TIM_Delay>

	if(( GPIOC->IDR	& LCD_D7_PIN_HIGH )) 			//	If D7 is set, then
 800271a:	4b19      	ldr	r3, [pc, #100]	; (8002780 <LCD_Busy+0xa4>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d015      	beq.n	8002752 <LCD_Busy+0x76>
	{
		GPIOC->BSRR	= 	LCD_EN_PIN_LOW;
 8002726:	4b16      	ldr	r3, [pc, #88]	; (8002780 <LCD_Busy+0xa4>)
 8002728:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800272c:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR	=	LCD_RW_PIN_LOW;
 800272e:	4b14      	ldr	r3, [pc, #80]	; (8002780 <LCD_Busy+0xa4>)
 8002730:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002734:	611a      	str	r2, [r3, #16]

	// Configuration of D7 as output push-pull, 10 MHz speed

		GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U );
 8002736:	4b12      	ldr	r3, [pc, #72]	; (8002780 <LCD_Busy+0xa4>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4a11      	ldr	r2, [pc, #68]	; (8002780 <LCD_Busy+0xa4>)
 800273c:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8002740:	6053      	str	r3, [r2, #4]
		GPIOC->CRH	|=   	 ( 0x1UL << 16U );
 8002742:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <LCD_Busy+0xa4>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	4a0e      	ldr	r2, [pc, #56]	; (8002780 <LCD_Busy+0xa4>)
 8002748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800274c:	6053      	str	r3, [r2, #4]

		return 1;
 800274e:	2301      	movs	r3, #1
 8002750:	e014      	b.n	800277c <LCD_Busy+0xa0>
	}
	else
	{
		GPIOC->BSRR	= 	LCD_EN_PIN_LOW;
 8002752:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <LCD_Busy+0xa4>)
 8002754:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002758:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR	=	LCD_RW_PIN_LOW;
 800275a:	4b09      	ldr	r3, [pc, #36]	; (8002780 <LCD_Busy+0xa4>)
 800275c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002760:	611a      	str	r2, [r3, #16]

	// Configuration of D7 as output push-pull, 10 MHz speed

		GPIOC->CRH	&=	~( 0x3UL << 18U ) & ~( 0x2UL << 16U );
 8002762:	4b07      	ldr	r3, [pc, #28]	; (8002780 <LCD_Busy+0xa4>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	4a06      	ldr	r2, [pc, #24]	; (8002780 <LCD_Busy+0xa4>)
 8002768:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 800276c:	6053      	str	r3, [r2, #4]
		GPIOC->CRH	|=   	 ( 0x1UL << 16U );
 800276e:	4b04      	ldr	r3, [pc, #16]	; (8002780 <LCD_Busy+0xa4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	4a03      	ldr	r2, [pc, #12]	; (8002780 <LCD_Busy+0xa4>)
 8002774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002778:	6053      	str	r3, [r2, #4]

		return 0;
 800277a:	2300      	movs	r3, #0
	}
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40011000 	.word	0x40011000

08002784 <LCD_Pulse_EN>:

// Function that generates a pulse on the EN pin of the LCD

void LCD_Pulse_EN( void )
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
	GPIOC->BSRR	=	LCD_EN_PIN_LOW;
 8002788:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <LCD_Pulse_EN+0x44>)
 800278a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800278e:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_10US, TIM_CNT_10US );	//	10 us
 8002790:	f64f 5280 	movw	r2, #64896	; 0xfd80
 8002794:	2100      	movs	r1, #0
 8002796:	2000      	movs	r0, #0
 8002798:	f000 f9d6 	bl	8002b48 <USER_TIM_Delay>

	GPIOC->BSRR	=	LCD_EN_PIN_HIGH;		//	Enable pin EN ON
 800279c:	4b0a      	ldr	r3, [pc, #40]	; (80027c8 <LCD_Pulse_EN+0x44>)
 800279e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027a2:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_10US, TIM_CNT_10US );	//	10 us
 80027a4:	f64f 5280 	movw	r2, #64896	; 0xfd80
 80027a8:	2100      	movs	r1, #0
 80027aa:	2000      	movs	r0, #0
 80027ac:	f000 f9cc 	bl	8002b48 <USER_TIM_Delay>

	GPIOC->BSRR	=	LCD_EN_PIN_LOW;			//	Enable pin EN OFF
 80027b0:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <LCD_Pulse_EN+0x44>)
 80027b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027b6:	611a      	str	r2, [r3, #16]

	USER_TIM_Delay( TIM_2, TIM_PSC_1MS, TIM_CNT_1MS );	//	1 ms
 80027b8:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80027bc:	2100      	movs	r1, #0
 80027be:	2000      	movs	r0, #0
 80027c0:	f000 f9c2 	bl	8002b48 <USER_TIM_Delay>
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40011000 	.word	0x40011000

080027cc <USER_LEDS_Init>:
#include "main.h"
#include "GPIO.h"
#include "TIMER.h"

void USER_LEDS_Init( void )
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  // Pin PC2 as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTC, 2, OUT_50, OUT_GP_PP );
 80027d0:	2300      	movs	r3, #0
 80027d2:	2203      	movs	r2, #3
 80027d4:	2102      	movs	r1, #2
 80027d6:	2002      	movs	r0, #2
 80027d8:	f7ff fc84 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTC, 2, 0 );
 80027dc:	2200      	movs	r2, #0
 80027de:	2102      	movs	r1, #2
 80027e0:	2002      	movs	r0, #2
 80027e2:	f7ff fd67 	bl	80022b4 <USER_GPIO_Write>

  // Pin PC3 as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTC, 3, OUT_50, OUT_GP_PP );
 80027e6:	2300      	movs	r3, #0
 80027e8:	2203      	movs	r2, #3
 80027ea:	2103      	movs	r1, #3
 80027ec:	2002      	movs	r0, #2
 80027ee:	f7ff fc79 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTC, 3, 0 );
 80027f2:	2200      	movs	r2, #0
 80027f4:	2103      	movs	r1, #3
 80027f6:	2002      	movs	r0, #2
 80027f8:	f7ff fd5c 	bl	80022b4 <USER_GPIO_Write>

  USER_TIM_Init( TIM_3 );
 80027fc:	2001      	movs	r0, #1
 80027fe:	f000 f8df 	bl	80029c0 <USER_TIM_Init>
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}

08002806 <USER_MATRIX_KEYPAD_Init>:
};

// Initialize matrix keypad

void USER_MATRIX_KEYPAD_Init( void )
{
 8002806:	b580      	push	{r7, lr}
 8002808:	af00      	add	r7, sp, #0
  // Pin PC5 (Row 1) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTC, 5, OUT_50, OUT_GP_PP );
 800280a:	2300      	movs	r3, #0
 800280c:	2203      	movs	r2, #3
 800280e:	2105      	movs	r1, #5
 8002810:	2002      	movs	r0, #2
 8002812:	f7ff fc67 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTC, 5, 1 );
 8002816:	2201      	movs	r2, #1
 8002818:	2105      	movs	r1, #5
 800281a:	2002      	movs	r0, #2
 800281c:	f7ff fd4a 	bl	80022b4 <USER_GPIO_Write>

  // Pin PA12 (Row 2) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTA, 12, OUT_50, OUT_GP_PP );
 8002820:	2300      	movs	r3, #0
 8002822:	2203      	movs	r2, #3
 8002824:	210c      	movs	r1, #12
 8002826:	2000      	movs	r0, #0
 8002828:	f7ff fc5c 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTA, 12, 1 );
 800282c:	2201      	movs	r2, #1
 800282e:	210c      	movs	r1, #12
 8002830:	2000      	movs	r0, #0
 8002832:	f7ff fd3f 	bl	80022b4 <USER_GPIO_Write>

  // Pin PA11 (Row 3) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTA, 11, OUT_50, OUT_GP_PP );
 8002836:	2300      	movs	r3, #0
 8002838:	2203      	movs	r2, #3
 800283a:	210b      	movs	r1, #11
 800283c:	2000      	movs	r0, #0
 800283e:	f7ff fc51 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTA, 11, 1 );
 8002842:	2201      	movs	r2, #1
 8002844:	210b      	movs	r1, #11
 8002846:	2000      	movs	r0, #0
 8002848:	f7ff fd34 	bl	80022b4 <USER_GPIO_Write>

  // Pin PB12 (Row 4) as general purpose output push-pull, max speed 50 MHz

  USER_GPIO_Define( PORTB, 12, OUT_50, OUT_GP_PP );
 800284c:	2300      	movs	r3, #0
 800284e:	2203      	movs	r2, #3
 8002850:	210c      	movs	r1, #12
 8002852:	2001      	movs	r0, #1
 8002854:	f7ff fc46 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 12, 1 );
 8002858:	2201      	movs	r2, #1
 800285a:	210c      	movs	r1, #12
 800285c:	2001      	movs	r0, #1
 800285e:	f7ff fd29 	bl	80022b4 <USER_GPIO_Write>

  // Pin PB1 (Col 1) as input pull up

  USER_GPIO_Define( PORTB, 1, INP, INP_PP );
 8002862:	2302      	movs	r3, #2
 8002864:	2200      	movs	r2, #0
 8002866:	2101      	movs	r1, #1
 8002868:	2001      	movs	r0, #1
 800286a:	f7ff fc3b 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 1, 1 );
 800286e:	2201      	movs	r2, #1
 8002870:	2101      	movs	r1, #1
 8002872:	2001      	movs	r0, #1
 8002874:	f7ff fd1e 	bl	80022b4 <USER_GPIO_Write>

  // Pin PB15 (Col 2) as input pull up

  USER_GPIO_Define( PORTB, 15, INP, INP_PP );
 8002878:	2302      	movs	r3, #2
 800287a:	2200      	movs	r2, #0
 800287c:	210f      	movs	r1, #15
 800287e:	2001      	movs	r0, #1
 8002880:	f7ff fc30 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 15, 1 );
 8002884:	2201      	movs	r2, #1
 8002886:	210f      	movs	r1, #15
 8002888:	2001      	movs	r0, #1
 800288a:	f7ff fd13 	bl	80022b4 <USER_GPIO_Write>

  // Pin PB14 (Col 3) as input pull up

  USER_GPIO_Define( PORTB, 14, INP, INP_PP );
 800288e:	2302      	movs	r3, #2
 8002890:	2200      	movs	r2, #0
 8002892:	210e      	movs	r1, #14
 8002894:	2001      	movs	r0, #1
 8002896:	f7ff fc25 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 14, 1 );
 800289a:	2201      	movs	r2, #1
 800289c:	210e      	movs	r1, #14
 800289e:	2001      	movs	r0, #1
 80028a0:	f7ff fd08 	bl	80022b4 <USER_GPIO_Write>

  // Pin PB13 (Col 4) as input pull up

  USER_GPIO_Define( PORTB, 13, INP, INP_PP );
 80028a4:	2302      	movs	r3, #2
 80028a6:	2200      	movs	r2, #0
 80028a8:	210d      	movs	r1, #13
 80028aa:	2001      	movs	r0, #1
 80028ac:	f7ff fc1a 	bl	80020e4 <USER_GPIO_Define>
  USER_GPIO_Write( PORTB, 13, 1 );
 80028b0:	2201      	movs	r2, #1
 80028b2:	210d      	movs	r1, #13
 80028b4:	2001      	movs	r0, #1
 80028b6:	f7ff fcfd 	bl	80022b4 <USER_GPIO_Write>
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
	...

080028c0 <USER_MATRIX_KEYPAD_Read>:

// Read matrix keypad

char USER_MATRIX_KEYPAD_Read( void )
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
  char selectedKey = 'N';				// Default character
 80028c6:	234e      	movs	r3, #78	; 0x4e
 80028c8:	71fb      	strb	r3, [r7, #7]

  for (uint8_t i = 0; i < NUMBER_OF_ELEMENTS; i++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	71bb      	strb	r3, [r7, #6]
 80028ce:	e061      	b.n	8002994 <USER_MATRIX_KEYPAD_Read+0xd4>
  {
    if( i == 0 )
 80028d0:	79bb      	ldrb	r3, [r7, #6]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d108      	bne.n	80028e8 <USER_MATRIX_KEYPAD_Read+0x28>
    {
       GPIOC->BSRR = (1 << (R_POSITIONS[i] + 16));
 80028d6:	79bb      	ldrb	r3, [r7, #6]
 80028d8:	4a33      	ldr	r2, [pc, #204]	; (80029a8 <USER_MATRIX_KEYPAD_Read+0xe8>)
 80028da:	5cd3      	ldrb	r3, [r2, r3]
 80028dc:	3310      	adds	r3, #16
 80028de:	2201      	movs	r2, #1
 80028e0:	409a      	lsls	r2, r3
 80028e2:	4b32      	ldr	r3, [pc, #200]	; (80029ac <USER_MATRIX_KEYPAD_Read+0xec>)
 80028e4:	611a      	str	r2, [r3, #16]
 80028e6:	e013      	b.n	8002910 <USER_MATRIX_KEYPAD_Read+0x50>
    }
    else if( i == 3 )
 80028e8:	79bb      	ldrb	r3, [r7, #6]
 80028ea:	2b03      	cmp	r3, #3
 80028ec:	d108      	bne.n	8002900 <USER_MATRIX_KEYPAD_Read+0x40>
    {
       GPIOB->BSRR = (1 << (R_POSITIONS[i] + 16));
 80028ee:	79bb      	ldrb	r3, [r7, #6]
 80028f0:	4a2d      	ldr	r2, [pc, #180]	; (80029a8 <USER_MATRIX_KEYPAD_Read+0xe8>)
 80028f2:	5cd3      	ldrb	r3, [r2, r3]
 80028f4:	3310      	adds	r3, #16
 80028f6:	2201      	movs	r2, #1
 80028f8:	409a      	lsls	r2, r3
 80028fa:	4b2d      	ldr	r3, [pc, #180]	; (80029b0 <USER_MATRIX_KEYPAD_Read+0xf0>)
 80028fc:	611a      	str	r2, [r3, #16]
 80028fe:	e007      	b.n	8002910 <USER_MATRIX_KEYPAD_Read+0x50>
    }
    else
    {
       GPIOA->BSRR = (1 << (R_POSITIONS[i] + 16));
 8002900:	79bb      	ldrb	r3, [r7, #6]
 8002902:	4a29      	ldr	r2, [pc, #164]	; (80029a8 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002904:	5cd3      	ldrb	r3, [r2, r3]
 8002906:	3310      	adds	r3, #16
 8002908:	2201      	movs	r2, #1
 800290a:	409a      	lsls	r2, r3
 800290c:	4b29      	ldr	r3, [pc, #164]	; (80029b4 <USER_MATRIX_KEYPAD_Read+0xf4>)
 800290e:	611a      	str	r2, [r3, #16]
    }

    for (uint8_t j = 0; j < NUMBER_OF_ELEMENTS; j++)
 8002910:	2300      	movs	r3, #0
 8002912:	717b      	strb	r3, [r7, #5]
 8002914:	e015      	b.n	8002942 <USER_MATRIX_KEYPAD_Read+0x82>
    {
      if ( !( GPIOB->IDR & (1 << C_POSITIONS[j]) ) )
 8002916:	4b26      	ldr	r3, [pc, #152]	; (80029b0 <USER_MATRIX_KEYPAD_Read+0xf0>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	797a      	ldrb	r2, [r7, #5]
 800291c:	4926      	ldr	r1, [pc, #152]	; (80029b8 <USER_MATRIX_KEYPAD_Read+0xf8>)
 800291e:	5c8a      	ldrb	r2, [r1, r2]
 8002920:	4611      	mov	r1, r2
 8002922:	2201      	movs	r2, #1
 8002924:	408a      	lsls	r2, r1
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d107      	bne.n	800293c <USER_MATRIX_KEYPAD_Read+0x7c>
      {
	  selectedKey = keys[i][j];
 800292c:	79ba      	ldrb	r2, [r7, #6]
 800292e:	797b      	ldrb	r3, [r7, #5]
 8002930:	4922      	ldr	r1, [pc, #136]	; (80029bc <USER_MATRIX_KEYPAD_Read+0xfc>)
 8002932:	0092      	lsls	r2, r2, #2
 8002934:	440a      	add	r2, r1
 8002936:	4413      	add	r3, r2
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < NUMBER_OF_ELEMENTS; j++)
 800293c:	797b      	ldrb	r3, [r7, #5]
 800293e:	3301      	adds	r3, #1
 8002940:	717b      	strb	r3, [r7, #5]
 8002942:	797b      	ldrb	r3, [r7, #5]
 8002944:	2b03      	cmp	r3, #3
 8002946:	d9e6      	bls.n	8002916 <USER_MATRIX_KEYPAD_Read+0x56>
      }
    }

    if( i == 0 )
 8002948:	79bb      	ldrb	r3, [r7, #6]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <USER_MATRIX_KEYPAD_Read+0xa2>
    {
      GPIOC->BSRR = (1 << R_POSITIONS[i]);
 800294e:	79bb      	ldrb	r3, [r7, #6]
 8002950:	4a15      	ldr	r2, [pc, #84]	; (80029a8 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002952:	5cd3      	ldrb	r3, [r2, r3]
 8002954:	461a      	mov	r2, r3
 8002956:	2301      	movs	r3, #1
 8002958:	fa03 f202 	lsl.w	r2, r3, r2
 800295c:	4b13      	ldr	r3, [pc, #76]	; (80029ac <USER_MATRIX_KEYPAD_Read+0xec>)
 800295e:	611a      	str	r2, [r3, #16]
 8002960:	e015      	b.n	800298e <USER_MATRIX_KEYPAD_Read+0xce>
    }
    else if( i == 3 )
 8002962:	79bb      	ldrb	r3, [r7, #6]
 8002964:	2b03      	cmp	r3, #3
 8002966:	d109      	bne.n	800297c <USER_MATRIX_KEYPAD_Read+0xbc>
    {
      GPIOB->BSRR = (1 << R_POSITIONS[i]);
 8002968:	79bb      	ldrb	r3, [r7, #6]
 800296a:	4a0f      	ldr	r2, [pc, #60]	; (80029a8 <USER_MATRIX_KEYPAD_Read+0xe8>)
 800296c:	5cd3      	ldrb	r3, [r2, r3]
 800296e:	461a      	mov	r2, r3
 8002970:	2301      	movs	r3, #1
 8002972:	fa03 f202 	lsl.w	r2, r3, r2
 8002976:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <USER_MATRIX_KEYPAD_Read+0xf0>)
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	e008      	b.n	800298e <USER_MATRIX_KEYPAD_Read+0xce>
    }
    else
    {
      GPIOA->BSRR = (1 << R_POSITIONS[i]);
 800297c:	79bb      	ldrb	r3, [r7, #6]
 800297e:	4a0a      	ldr	r2, [pc, #40]	; (80029a8 <USER_MATRIX_KEYPAD_Read+0xe8>)
 8002980:	5cd3      	ldrb	r3, [r2, r3]
 8002982:	461a      	mov	r2, r3
 8002984:	2301      	movs	r3, #1
 8002986:	fa03 f202 	lsl.w	r2, r3, r2
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <USER_MATRIX_KEYPAD_Read+0xf4>)
 800298c:	611a      	str	r2, [r3, #16]
  for (uint8_t i = 0; i < NUMBER_OF_ELEMENTS; i++)
 800298e:	79bb      	ldrb	r3, [r7, #6]
 8002990:	3301      	adds	r3, #1
 8002992:	71bb      	strb	r3, [r7, #6]
 8002994:	79bb      	ldrb	r3, [r7, #6]
 8002996:	2b03      	cmp	r3, #3
 8002998:	d99a      	bls.n	80028d0 <USER_MATRIX_KEYPAD_Read+0x10>
    }
  }

  return selectedKey;
 800299a:	79fb      	ldrb	r3, [r7, #7]
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20000000 	.word	0x20000000
 80029ac:	40011000 	.word	0x40011000
 80029b0:	40010c00 	.word	0x40010c00
 80029b4:	40010800 	.word	0x40010800
 80029b8:	20000004 	.word	0x20000004
 80029bc:	20000008 	.word	0x20000008

080029c0 <USER_TIM_Init>:
#include "GPIO.h"

// Initialize TIM timer

void USER_TIM_Init( uint8_t TIM )
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	71fb      	strb	r3, [r7, #7]
  if( TIM == 0 )
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d12e      	bne.n	8002a2e <USER_TIM_Init+0x6e>
  {
    RCC->APB1ENR 	|= 	RCC_APB1ENR_TIM2EN;	// Clock enable for TIM2
 80029d0:	4b59      	ldr	r3, [pc, #356]	; (8002b38 <USER_TIM_Init+0x178>)
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	4a58      	ldr	r2, [pc, #352]	; (8002b38 <USER_TIM_Init+0x178>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	61d3      	str	r3, [r2, #28]

    TIM2->SMCR		&=	~(TIM_SMCR_SMS);	// Step 1 - Enable internal clock source
 80029dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029e6:	f023 0307 	bic.w	r3, r3, #7
 80029ea:	6093      	str	r3, [r2, #8]
    TIM2->CR1		&=	~(TIM_CR1_UDIS);	// Step 2 - UEV enabled
 80029ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029f6:	f023 0302 	bic.w	r3, r3, #2
 80029fa:	6013      	str	r3, [r2, #0]
    TIM2->CR1		&=	~(TIM_CR1_DIR);		// 	Counter as upcounter
 80029fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a06:	f023 0310 	bic.w	r3, r3, #16
 8002a0a:	6013      	str	r3, [r2, #0]
    TIM2->CR1		&=	~(TIM_CR1_CMS);		//	Edge-aligned mode
 8002a0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a16:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002a1a:	6013      	str	r3, [r2, #0]
    TIM2->SR		&=	~(TIM_SR_UIF);		// Step 3 - Clear Update Interrupt Flag
 8002a1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a26:	f023 0301 	bic.w	r3, r3, #1
 8002a2a:	6113      	str	r3, [r2, #16]
    TIM4->CCMR1		|=	TIM_CCMR1_OC1M_2;
    TIM4->CCMR1		|=	TIM_CCMR1_OC1M_1;

    TIM4->CR1		|=	TIM_CR1_CEN;			// Enable the Timer to start counting
  }
}
 8002a2c:	e07e      	b.n	8002b2c <USER_TIM_Init+0x16c>
  else if( TIM == 1 )
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d130      	bne.n	8002a96 <USER_TIM_Init+0xd6>
    RCC->APB1ENR 	|= 	RCC_APB1ENR_TIM3EN;	// Clock enable for TIM3
 8002a34:	4b40      	ldr	r3, [pc, #256]	; (8002b38 <USER_TIM_Init+0x178>)
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	4a3f      	ldr	r2, [pc, #252]	; (8002b38 <USER_TIM_Init+0x178>)
 8002a3a:	f043 0302 	orr.w	r3, r3, #2
 8002a3e:	61d3      	str	r3, [r2, #28]
    TIM3->SMCR		&=	~(TIM_SMCR_SMS);
 8002a40:	4b3e      	ldr	r3, [pc, #248]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	4a3d      	ldr	r2, [pc, #244]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a46:	f023 0307 	bic.w	r3, r3, #7
 8002a4a:	6093      	str	r3, [r2, #8]
    TIM3->CR1		&=	~(TIM_CR1_UDIS);
 8002a4c:	4b3b      	ldr	r3, [pc, #236]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a3a      	ldr	r2, [pc, #232]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a52:	f023 0302 	bic.w	r3, r3, #2
 8002a56:	6013      	str	r3, [r2, #0]
    TIM3->CR1		&=	~(TIM_CR1_DIR);
 8002a58:	4b38      	ldr	r3, [pc, #224]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a37      	ldr	r2, [pc, #220]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a5e:	f023 0310 	bic.w	r3, r3, #16
 8002a62:	6013      	str	r3, [r2, #0]
    TIM3->CR1		&=	~(TIM_CR1_CMS);
 8002a64:	4b35      	ldr	r3, [pc, #212]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a34      	ldr	r2, [pc, #208]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a6a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002a6e:	6013      	str	r3, [r2, #0]
    TIM3->SR		&=	~(TIM_SR_UIF);
 8002a70:	4b32      	ldr	r3, [pc, #200]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	4a31      	ldr	r2, [pc, #196]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a76:	f023 0301 	bic.w	r3, r3, #1
 8002a7a:	6113      	str	r3, [r2, #16]
    TIM3->DIER 		|=	TIM_DIER_UIE;		// Step 4 - Enable Update Interrupt
 8002a7c:	4b2f      	ldr	r3, [pc, #188]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	4a2e      	ldr	r2, [pc, #184]	; (8002b3c <USER_TIM_Init+0x17c>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	60d3      	str	r3, [r2, #12]
    NVIC->ISER[0]	|=	NVIC_ISER_29;		// Step 5 - Enable interrupt
 8002a88:	4b2d      	ldr	r3, [pc, #180]	; (8002b40 <USER_TIM_Init+0x180>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a2c      	ldr	r2, [pc, #176]	; (8002b40 <USER_TIM_Init+0x180>)
 8002a8e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002a92:	6013      	str	r3, [r2, #0]
}
 8002a94:	e04a      	b.n	8002b2c <USER_TIM_Init+0x16c>
  else if( TIM == 2 )
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d147      	bne.n	8002b2c <USER_TIM_Init+0x16c>
    RCC->APB1ENR 	|= 	RCC_APB1ENR_TIM4EN;	// Clock enable for TIM4
 8002a9c:	4b26      	ldr	r3, [pc, #152]	; (8002b38 <USER_TIM_Init+0x178>)
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	4a25      	ldr	r2, [pc, #148]	; (8002b38 <USER_TIM_Init+0x178>)
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	61d3      	str	r3, [r2, #28]
    TIM4->CR1		&=	~(TIM_CR1_UDIS);	// Step 1 - UEV enabled
 8002aa8:	4b26      	ldr	r3, [pc, #152]	; (8002b44 <USER_TIM_Init+0x184>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a25      	ldr	r2, [pc, #148]	; (8002b44 <USER_TIM_Init+0x184>)
 8002aae:	f023 0302 	bic.w	r3, r3, #2
 8002ab2:	6013      	str	r3, [r2, #0]
    TIM4->CR1		&=	~(TIM_CR1_URS);		// 	UEV also by software
 8002ab4:	4b23      	ldr	r3, [pc, #140]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a22      	ldr	r2, [pc, #136]	; (8002b44 <USER_TIM_Init+0x184>)
 8002aba:	f023 0304 	bic.w	r3, r3, #4
 8002abe:	6013      	str	r3, [r2, #0]
    TIM4->CR1		&=	~(TIM_CR1_DIR);		// 	Counter as upcounter
 8002ac0:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a1f      	ldr	r2, [pc, #124]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ac6:	f023 0310 	bic.w	r3, r3, #16
 8002aca:	6013      	str	r3, [r2, #0]
    TIM4->CR1		&=	~(TIM_CR1_CMS);		// 	Edge-aligned mode
 8002acc:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1c      	ldr	r2, [pc, #112]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ad2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002ad6:	6013      	str	r3, [r2, #0]
    TIM4->CR1		|=	TIM_CR1_ARPE;		//	Load ARR only on UEV
 8002ad8:	4b1a      	ldr	r3, [pc, #104]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a19      	ldr	r2, [pc, #100]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ade:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae2:	6013      	str	r3, [r2, #0]
    TIM4->CCMR1		&=	~(TIM_CCMR1_CC1S);	// Step 2 - CC1 channel as output
 8002ae4:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <USER_TIM_Init+0x184>)
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	4a16      	ldr	r2, [pc, #88]	; (8002b44 <USER_TIM_Init+0x184>)
 8002aea:	f023 0303 	bic.w	r3, r3, #3
 8002aee:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		|=	TIM_CCMR1_OC1PE;	//	CCRx load in UEV event
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <USER_TIM_Init+0x184>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	4a13      	ldr	r2, [pc, #76]	; (8002b44 <USER_TIM_Init+0x184>)
 8002af6:	f043 0308 	orr.w	r3, r3, #8
 8002afa:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		&=	~(TIM_CCMR1_OC1M_0);	//	PWM mode 1
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <USER_TIM_Init+0x184>)
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	4a10      	ldr	r2, [pc, #64]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b02:	f023 0310 	bic.w	r3, r3, #16
 8002b06:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		|=	TIM_CCMR1_OC1M_2;
 8002b08:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	4a0d      	ldr	r2, [pc, #52]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b12:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1		|=	TIM_CCMR1_OC1M_1;
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b1a:	f043 0320 	orr.w	r3, r3, #32
 8002b1e:	6193      	str	r3, [r2, #24]
    TIM4->CR1		|=	TIM_CR1_CEN;			// Enable the Timer to start counting
 8002b20:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a07      	ldr	r2, [pc, #28]	; (8002b44 <USER_TIM_Init+0x184>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	6013      	str	r3, [r2, #0]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40000400 	.word	0x40000400
 8002b40:	e000e100 	.word	0xe000e100
 8002b44:	40000800 	.word	0x40000800

08002b48 <USER_TIM_Delay>:

// Generate delay via TIM timer

void USER_TIM_Delay( uint8_t TIM, uint16_t TIM_PSC, uint16_t TIM_CNT )
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	71fb      	strb	r3, [r7, #7]
 8002b52:	460b      	mov	r3, r1
 8002b54:	80bb      	strh	r3, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	807b      	strh	r3, [r7, #2]
  if( TIM == 0 )
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d128      	bne.n	8002bb2 <USER_TIM_Delay+0x6a>
  {
    TIM2->PSC	=	TIM_PSC;			// Configure initial prescaler and count values
 8002b60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b64:	88bb      	ldrh	r3, [r7, #4]
 8002b66:	6293      	str	r3, [r2, #40]	; 0x28
    TIM2->CNT	=	TIM_CNT;
 8002b68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b6c:	887b      	ldrh	r3, [r7, #2]
 8002b6e:	6253      	str	r3, [r2, #36]	; 0x24

    TIM2->CR1	|=	TIM_CR1_CEN;			// Enable TIM2 timer to start counting
 8002b70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	6013      	str	r3, [r2, #0]

    while( !( TIM2->SR & TIM_SR_UIF ) );		// Wait for UIF
 8002b80:	bf00      	nop
 8002b82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0f8      	beq.n	8002b82 <USER_TIM_Delay+0x3a>

    TIM2->CR1	&=	~(TIM_CR1_CEN);			// Stop TIM2 timer
 8002b90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b9a:	f023 0301 	bic.w	r3, r3, #1
 8002b9e:	6013      	str	r3, [r2, #0]
    TIM2->SR	&=	~(TIM_SR_UIF);			// Clear UIF
 8002ba0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002baa:	f023 0301 	bic.w	r3, r3, #1
 8002bae:	6113      	str	r3, [r2, #16]
      TIM3->CNT	=	TIM_CNT;

      TIM3->CR1	|=	TIM_CR1_CEN;			// Enable TIM3 timer to start counting
    }
  }
}
 8002bb0:	e01a      	b.n	8002be8 <USER_TIM_Delay+0xa0>
  else if( TIM == 1 )
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d117      	bne.n	8002be8 <USER_TIM_Delay+0xa0>
    if( !( TIM3->CR1 & TIM_CR1_CEN ) && !( TIM3->SR & TIM_SR_UIF ) )
 8002bb8:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <USER_TIM_Delay+0xac>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d111      	bne.n	8002be8 <USER_TIM_Delay+0xa0>
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <USER_TIM_Delay+0xac>)
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10b      	bne.n	8002be8 <USER_TIM_Delay+0xa0>
      TIM3->PSC	=	TIM_PSC;
 8002bd0:	4a08      	ldr	r2, [pc, #32]	; (8002bf4 <USER_TIM_Delay+0xac>)
 8002bd2:	88bb      	ldrh	r3, [r7, #4]
 8002bd4:	6293      	str	r3, [r2, #40]	; 0x28
      TIM3->CNT	=	TIM_CNT;
 8002bd6:	4a07      	ldr	r2, [pc, #28]	; (8002bf4 <USER_TIM_Delay+0xac>)
 8002bd8:	887b      	ldrh	r3, [r7, #2]
 8002bda:	6253      	str	r3, [r2, #36]	; 0x24
      TIM3->CR1	|=	TIM_CR1_CEN;			// Enable TIM3 timer to start counting
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <USER_TIM_Delay+0xac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <USER_TIM_Delay+0xac>)
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	6013      	str	r3, [r2, #0]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40000400 	.word	0x40000400

08002bf8 <TIM3_IRQHandler>:

void TIM3_IRQHandler( void )
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  if( TIM3->SR & TIM_SR_UIF )      			// Wait for UIF
 8002bfc:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <TIM3_IRQHandler+0x3c>)
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d013      	beq.n	8002c30 <TIM3_IRQHandler+0x38>
  {
    TIM3->CR1	&=	~(TIM_CR1_CEN);			// Stop TIM3 timer
 8002c08:	4b0a      	ldr	r3, [pc, #40]	; (8002c34 <TIM3_IRQHandler+0x3c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a09      	ldr	r2, [pc, #36]	; (8002c34 <TIM3_IRQHandler+0x3c>)
 8002c0e:	f023 0301 	bic.w	r3, r3, #1
 8002c12:	6013      	str	r3, [r2, #0]
    TIM3->SR	&=	~(TIM_SR_UIF);			// Clear UIF
 8002c14:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <TIM3_IRQHandler+0x3c>)
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	4a06      	ldr	r2, [pc, #24]	; (8002c34 <TIM3_IRQHandler+0x3c>)
 8002c1a:	f023 0301 	bic.w	r3, r3, #1
 8002c1e:	6113      	str	r3, [r2, #16]

    USER_GPIO_Toggle( PORTC, 2 );
 8002c20:	2102      	movs	r1, #2
 8002c22:	2002      	movs	r0, #2
 8002c24:	f7ff fb92 	bl	800234c <USER_GPIO_Toggle>
    USER_GPIO_Toggle( PORTC, 3 );
 8002c28:	2103      	movs	r1, #3
 8002c2a:	2002      	movs	r0, #2
 8002c2c:	f7ff fb8e 	bl	800234c <USER_GPIO_Toggle>
  }
}
 8002c30:	bf00      	nop
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40000400 	.word	0x40000400

08002c38 <USER_USART_Init>:
#include "GPIO.h"

// Initialize USART

void USER_USART_Init( uint8_t USART )
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	71fb      	strb	r3, [r7, #7]
  /* Only USART1 is clocked with PCLK2 (72 MHz max). Other USARTs are clocked with
  PCLK1 (36 MHz max) */

  if( USART == 0 )
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d138      	bne.n	8002cba <USER_USART_Init+0x82>
  {
    RCC->APB2ENR	|= 	RCC_APB2ENR_USART1EN; 		// Clock enable for USART1
 8002c48:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <USER_USART_Init+0x8c>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	4a1d      	ldr	r2, [pc, #116]	; (8002cc4 <USER_USART_Init+0x8c>)
 8002c4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c52:	6193      	str	r3, [r2, #24]

    USER_GPIO_Define(PORTA, 9, OUT_10, OUT_AF_PP);		// Pin PA9 (USART1_TX) as alternate function output push-pull, max speed 10 MHz
 8002c54:	2302      	movs	r3, #2
 8002c56:	2201      	movs	r2, #1
 8002c58:	2109      	movs	r1, #9
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	f7ff fa42 	bl	80020e4 <USER_GPIO_Define>

    USER_GPIO_Define(PORTA, 10, INP, INP_PP);			// Pin PA10 (USART1_RX) as input pull-up
 8002c60:	2302      	movs	r3, #2
 8002c62:	2200      	movs	r2, #0
 8002c64:	210a      	movs	r1, #10
 8002c66:	2000      	movs	r0, #0
 8002c68:	f7ff fa3c 	bl	80020e4 <USER_GPIO_Define>
    USER_GPIO_Write(PORTA, 10, 1);
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	210a      	movs	r1, #10
 8002c70:	2000      	movs	r0, #0
 8002c72:	f7ff fb1f 	bl	80022b4 <USER_GPIO_Write>

    USART1->CR1		|=	 USART_CR1_UE;			// Step 1 - USART enabled
 8002c76:	4b14      	ldr	r3, [pc, #80]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	4a13      	ldr	r2, [pc, #76]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c80:	60d3      	str	r3, [r2, #12]
    USART1->CR1		&=	~USART_CR1_M;			// Step 2 - 8 Data bits
 8002c82:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	4a10      	ldr	r2, [pc, #64]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c8c:	60d3      	str	r3, [r2, #12]
    USART1->CR2		&=	~USART_CR2_STOP;		// Step 3 - 1 Stop bit
 8002c8e:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	4a0d      	ldr	r2, [pc, #52]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c98:	6113      	str	r3, [r2, #16]
    USART1->BRR		=	 USARTDIV_64MHZ;		// Step 5 - Desired baud rate
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <USER_USART_Init+0x90>)
 8002c9c:	f240 222b 	movw	r2, #555	; 0x22b
 8002ca0:	609a      	str	r2, [r3, #8]
    USART1->CR1		|= 	 USART_CR1_TE;			// Step 6 - Transmitter enabled
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <USER_USART_Init+0x90>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	4a08      	ldr	r2, [pc, #32]	; (8002cc8 <USER_USART_Init+0x90>)
 8002ca8:	f043 0308 	orr.w	r3, r3, #8
 8002cac:	60d3      	str	r3, [r2, #12]
    USART1->CR1		|=	 USART_CR1_RE;			// Step 7 - Receiver enabled
 8002cae:	4b06      	ldr	r3, [pc, #24]	; (8002cc8 <USER_USART_Init+0x90>)
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	4a05      	ldr	r2, [pc, #20]	; (8002cc8 <USER_USART_Init+0x90>)
 8002cb4:	f043 0304 	orr.w	r3, r3, #4
 8002cb8:	60d3      	str	r3, [r2, #12]
  }
}
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40013800 	.word	0x40013800

08002ccc <_write>:
 *
 * It redirects standard output stream in C to USART peripheral
 * device */

int _write( int file, char *ptr, int len )
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  int DataIdx;

  for( DataIdx = 0 ; DataIdx < len; DataIdx++ )
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	e00f      	b.n	8002cfe <_write+0x32>
  {
    while(!( USART2->SR & USART_SR_TXE ));		// Wait until USART_DR is empty
 8002cde:	bf00      	nop
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <_write+0x48>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f9      	beq.n	8002ce0 <_write+0x14>
    USART2->DR = *ptr++;				// Transmit data
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	60ba      	str	r2, [r7, #8]
 8002cf2:	781a      	ldrb	r2, [r3, #0]
 8002cf4:	4b07      	ldr	r3, [pc, #28]	; (8002d14 <_write+0x48>)
 8002cf6:	605a      	str	r2, [r3, #4]
  for( DataIdx = 0 ; DataIdx < len; DataIdx++ )
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	dbeb      	blt.n	8002cde <_write+0x12>
  }

  return len;
 8002d06:	687b      	ldr	r3, [r7, #4]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40004400 	.word	0x40004400

08002d18 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4a06      	ldr	r2, [pc, #24]	; (8002d40 <vApplicationGetIdleTaskMemory+0x28>)
 8002d28:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	4a05      	ldr	r2, [pc, #20]	; (8002d44 <vApplicationGetIdleTaskMemory+0x2c>)
 8002d2e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2280      	movs	r2, #128	; 0x80
 8002d34:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002d36:	bf00      	nop
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr
 8002d40:	200002a8 	.word	0x200002a8
 8002d44:	2000034c 	.word	0x2000034c

08002d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d48:	b5b0      	push	{r4, r5, r7, lr}
 8002d4a:	b0a6      	sub	sp, #152	; 0x98
 8002d4c:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 8002d4e:	f001 f837 	bl	8003dc0 <HAL_Init>

  /* USER CODE END Init */

  /* Configure the system clock */

  SystemClock_Config();
 8002d52:	f000 f881 	bl	8002e58 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
 8002d56:	f000 f8eb 	bl	8002f30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002d5a:	f000 f8bf 	bl	8002edc <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */

  osMutexDef(Mutex1);
 8002d5e:	2300      	movs	r3, #0
 8002d60:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d64:	2300      	movs	r3, #0
 8002d66:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  Mutex1Handle = osMutexCreate(osMutex(Mutex1));
 8002d6a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f002 fafd 	bl	800536e <osMutexCreate>
 8002d74:	4603      	mov	r3, r0
 8002d76:	4a31      	ldr	r2, [pc, #196]	; (8002e3c <main+0xf4>)
 8002d78:	6013      	str	r3, [r2, #0]
  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  /* USER CODE BEGIN RTOS_THREADS */

  osThreadDef(Task2, TASK_2_ADC_Read, osPriorityHigh, 0, 128);
 8002d7a:	4b31      	ldr	r3, [pc, #196]	; (8002e40 <main+0xf8>)
 8002d7c:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8002d80:	461d      	mov	r5, r3
 8002d82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002d8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task2), NULL);
 8002d8e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002d92:	2100      	movs	r1, #0
 8002d94:	4618      	mov	r0, r3
 8002d96:	f002 fa8a 	bl	80052ae <osThreadCreate>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	4a29      	ldr	r2, [pc, #164]	; (8002e44 <main+0xfc>)
 8002d9e:	6013      	str	r3, [r2, #0]

  osThreadDef(Task4, TASK_4_UART_Use, osPriorityNormal, 0, 256);
 8002da0:	4b29      	ldr	r3, [pc, #164]	; (8002e48 <main+0x100>)
 8002da2:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8002da6:	461d      	mov	r5, r3
 8002da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002db0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task4), NULL);
 8002db4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002db8:	2100      	movs	r1, #0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f002 fa77 	bl	80052ae <osThreadCreate>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	4a20      	ldr	r2, [pc, #128]	; (8002e44 <main+0xfc>)
 8002dc4:	6013      	str	r3, [r2, #0]

  osThreadDef(Task5, TASK_5_LCD_Write, osPriorityBelowNormal, 0, 256);
 8002dc6:	4b21      	ldr	r3, [pc, #132]	; (8002e4c <main+0x104>)
 8002dc8:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8002dcc:	461d      	mov	r5, r3
 8002dce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002dd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dd2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002dd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task5), NULL);
 8002dda:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f002 fa64 	bl	80052ae <osThreadCreate>
 8002de6:	4603      	mov	r3, r0
 8002de8:	4a16      	ldr	r2, [pc, #88]	; (8002e44 <main+0xfc>)
 8002dea:	6013      	str	r3, [r2, #0]

  osThreadDef(Task3, TASK_3_MODEL_Step, osPriorityAboveNormal, 0, 128);
 8002dec:	4b18      	ldr	r3, [pc, #96]	; (8002e50 <main+0x108>)
 8002dee:	f107 0420 	add.w	r4, r7, #32
 8002df2:	461d      	mov	r5, r3
 8002df4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002df6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002df8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002dfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task3), NULL);
 8002e00:	f107 0320 	add.w	r3, r7, #32
 8002e04:	2100      	movs	r1, #0
 8002e06:	4618      	mov	r0, r3
 8002e08:	f002 fa51 	bl	80052ae <osThreadCreate>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	4a0d      	ldr	r2, [pc, #52]	; (8002e44 <main+0xfc>)
 8002e10:	6013      	str	r3, [r2, #0]

  osThreadDef(Task1, TASK_1_MATRIX_KEYPAD_Read, osPriorityHigh, 0, 128);
 8002e12:	4b10      	ldr	r3, [pc, #64]	; (8002e54 <main+0x10c>)
 8002e14:	1d3c      	adds	r4, r7, #4
 8002e16:	461d      	mov	r5, r3
 8002e18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e1c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e20:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 8002e24:	1d3b      	adds	r3, r7, #4
 8002e26:	2100      	movs	r1, #0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f002 fa40 	bl	80052ae <osThreadCreate>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	4a04      	ldr	r2, [pc, #16]	; (8002e44 <main+0xfc>)
 8002e32:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */

  osKernelStart();
 8002e34:	f002 fa24 	bl	8005280 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e38:	e7fe      	b.n	8002e38 <main+0xf0>
 8002e3a:	bf00      	nop
 8002e3c:	20000598 	.word	0x20000598
 8002e40:	0800ca58 	.word	0x0800ca58
 8002e44:	20000594 	.word	0x20000594
 8002e48:	0800ca7c 	.word	0x0800ca7c
 8002e4c:	0800caa0 	.word	0x0800caa0
 8002e50:	0800cac4 	.word	0x0800cac4
 8002e54:	0800cae8 	.word	0x0800cae8

08002e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b090      	sub	sp, #64	; 0x40
 8002e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e5e:	f107 0318 	add.w	r3, r7, #24
 8002e62:	2228      	movs	r2, #40	; 0x28
 8002e64:	2100      	movs	r1, #0
 8002e66:	4618      	mov	r0, r3
 8002e68:	f005 fa50 	bl	800830c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e6c:	1d3b      	adds	r3, r7, #4
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	605a      	str	r2, [r3, #4]
 8002e74:	609a      	str	r2, [r3, #8]
 8002e76:	60da      	str	r2, [r3, #12]
 8002e78:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e82:	2310      	movs	r3, #16
 8002e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e86:	2302      	movs	r3, #2
 8002e88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002e8e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002e92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e94:	f107 0318 	add.w	r3, r7, #24
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f001 fa61 	bl	8004360 <HAL_RCC_OscConfig>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8002ea4:	f000 fbae 	bl	8003604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ea8:	230f      	movs	r3, #15
 8002eaa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002eac:	2302      	movs	r3, #2
 8002eae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002eb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ebe:	1d3b      	adds	r3, r7, #4
 8002ec0:	2102      	movs	r1, #2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f001 fcce 	bl	8004864 <HAL_RCC_ClockConfig>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8002ece:	f000 fb99 	bl	8003604 <Error_Handler>
  }
}
 8002ed2:	bf00      	nop
 8002ed4:	3740      	adds	r7, #64	; 0x40
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ee0:	4b11      	ldr	r3, [pc, #68]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002ee2:	4a12      	ldr	r2, [pc, #72]	; (8002f2c <MX_USART2_UART_Init+0x50>)
 8002ee4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002ee6:	4b10      	ldr	r3, [pc, #64]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002ee8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002eec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002eee:	4b0e      	ldr	r3, [pc, #56]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ef4:	4b0c      	ldr	r3, [pc, #48]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002efa:	4b0b      	ldr	r3, [pc, #44]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f00:	4b09      	ldr	r3, [pc, #36]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002f02:	220c      	movs	r2, #12
 8002f04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f0c:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f12:	4805      	ldr	r0, [pc, #20]	; (8002f28 <MX_USART2_UART_Init+0x4c>)
 8002f14:	f002 f8ae 	bl	8005074 <HAL_UART_Init>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f1e:	f000 fb71 	bl	8003604 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	2000054c 	.word	0x2000054c
 8002f2c:	40004400 	.word	0x40004400

08002f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f36:	f107 0310 	add.w	r3, r7, #16
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	605a      	str	r2, [r3, #4]
 8002f40:	609a      	str	r2, [r3, #8]
 8002f42:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f44:	4b2d      	ldr	r3, [pc, #180]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	4a2c      	ldr	r2, [pc, #176]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f4a:	f043 0310 	orr.w	r3, r3, #16
 8002f4e:	6193      	str	r3, [r2, #24]
 8002f50:	4b2a      	ldr	r3, [pc, #168]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f5c:	4b27      	ldr	r3, [pc, #156]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	4a26      	ldr	r2, [pc, #152]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f62:	f043 0320 	orr.w	r3, r3, #32
 8002f66:	6193      	str	r3, [r2, #24]
 8002f68:	4b24      	ldr	r3, [pc, #144]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	f003 0320 	and.w	r3, r3, #32
 8002f70:	60bb      	str	r3, [r7, #8]
 8002f72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f74:	4b21      	ldr	r3, [pc, #132]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	4a20      	ldr	r2, [pc, #128]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f7a:	f043 0304 	orr.w	r3, r3, #4
 8002f7e:	6193      	str	r3, [r2, #24]
 8002f80:	4b1e      	ldr	r3, [pc, #120]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	607b      	str	r3, [r7, #4]
 8002f8a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f8c:	4b1b      	ldr	r3, [pc, #108]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	4a1a      	ldr	r2, [pc, #104]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f92:	f043 0308 	orr.w	r3, r3, #8
 8002f96:	6193      	str	r3, [r2, #24]
 8002f98:	4b18      	ldr	r3, [pc, #96]	; (8002ffc <MX_GPIO_Init+0xcc>)
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	603b      	str	r3, [r7, #0]
 8002fa2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2120      	movs	r1, #32
 8002fa8:	4815      	ldr	r0, [pc, #84]	; (8003000 <MX_GPIO_Init+0xd0>)
 8002faa:	f001 f99f 	bl	80042ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002fae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fb4:	4b13      	ldr	r3, [pc, #76]	; (8003004 <MX_GPIO_Init+0xd4>)
 8002fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002fbc:	f107 0310 	add.w	r3, r7, #16
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4811      	ldr	r0, [pc, #68]	; (8003008 <MX_GPIO_Init+0xd8>)
 8002fc4:	f001 f80e 	bl	8003fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002fd8:	f107 0310 	add.w	r3, r7, #16
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4808      	ldr	r0, [pc, #32]	; (8003000 <MX_GPIO_Init+0xd0>)
 8002fe0:	f001 f800 	bl	8003fe4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2105      	movs	r1, #5
 8002fe8:	2028      	movs	r0, #40	; 0x28
 8002fea:	f000 ffd0 	bl	8003f8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002fee:	2028      	movs	r0, #40	; 0x28
 8002ff0:	f000 ffe9 	bl	8003fc6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ff4:	bf00      	nop
 8002ff6:	3720      	adds	r7, #32
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40010800 	.word	0x40010800
 8003004:	10110000 	.word	0x10110000
 8003008:	40011000 	.word	0x40011000

0800300c <TASK_1_MATRIX_KEYPAD_Read>:
 * and operation mode
 * based on the selected key.
 */

void TASK_1_MATRIX_KEYPAD_Read( void const * argument )
{
 800300c:	b590      	push	{r4, r7, lr}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  USER_USART_Init( USART_1 );
 8003014:	2000      	movs	r0, #0
 8003016:	f7ff fe0f 	bl	8002c38 <USER_USART_Init>
  EngTrModel_initialize();
 800301a:	f7ff f85b 	bl	80020d4 <EngTrModel_initialize>

  USER_MATRIX_KEYPAD_Init();
 800301e:	f7ff fbf2 	bl	8002806 <USER_MATRIX_KEYPAD_Init>
  USER_LEDS_Init();
 8003022:	f7ff fbd3 	bl	80027cc <USER_LEDS_Init>

  uint32_t counter = 0;
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */

  for(;;)
  {
    printf("T1 DEBUG\r\n");
 800302a:	482f      	ldr	r0, [pc, #188]	; (80030e8 <TASK_1_MATRIX_KEYPAD_Read+0xdc>)
 800302c:	f005 f83a 	bl	80080a4 <puts>

    selectedKey = USER_MATRIX_KEYPAD_Read();
 8003030:	f7ff fc46 	bl	80028c0 <USER_MATRIX_KEYPAD_Read>
 8003034:	4603      	mov	r3, r0
 8003036:	461a      	mov	r2, r3
 8003038:	4b2c      	ldr	r3, [pc, #176]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 800303a:	701a      	strb	r2, [r3, #0]

    if(selectedKey == '5')							// Brake action
 800303c:	4b2b      	ldr	r3, [pc, #172]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b35      	cmp	r3, #53	; 0x35
 8003042:	d108      	bne.n	8003056 <TASK_1_MATRIX_KEYPAD_Read+0x4a>
    {
      keyBrakeTorque = 100.0;							// Full brake torque
 8003044:	4b2a      	ldr	r3, [pc, #168]	; (80030f0 <TASK_1_MATRIX_KEYPAD_Read+0xe4>)
 8003046:	4a2b      	ldr	r2, [pc, #172]	; (80030f4 <TASK_1_MATRIX_KEYPAD_Read+0xe8>)
 8003048:	601a      	str	r2, [r3, #0]

      USER_TIM_Delay( TIM_3, TIM_PSC_200MS, TIM_CNT_200MS );			// LEDs blinking
 800304a:	22e6      	movs	r2, #230	; 0xe6
 800304c:	21c3      	movs	r1, #195	; 0xc3
 800304e:	2001      	movs	r0, #1
 8003050:	f7ff fd7a 	bl	8002b48 <USER_TIM_Delay>
 8003054:	e038      	b.n	80030c8 <TASK_1_MATRIX_KEYPAD_Read+0xbc>
    }
    else if(selectedKey == '4' || selectedKey == '6')				// Left or right action
 8003056:	4b25      	ldr	r3, [pc, #148]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2b34      	cmp	r3, #52	; 0x34
 800305c:	d003      	beq.n	8003066 <TASK_1_MATRIX_KEYPAD_Read+0x5a>
 800305e:	4b23      	ldr	r3, [pc, #140]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	2b36      	cmp	r3, #54	; 0x36
 8003064:	d112      	bne.n	800308c <TASK_1_MATRIX_KEYPAD_Read+0x80>
    {
      keyBrakeTorque = 50.0;							// Half brake torque
 8003066:	4b22      	ldr	r3, [pc, #136]	; (80030f0 <TASK_1_MATRIX_KEYPAD_Read+0xe4>)
 8003068:	4a23      	ldr	r2, [pc, #140]	; (80030f8 <TASK_1_MATRIX_KEYPAD_Read+0xec>)
 800306a:	601a      	str	r2, [r3, #0]

      if(selectedKey == '4')							// Left action
 800306c:	4b1f      	ldr	r3, [pc, #124]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	2b34      	cmp	r3, #52	; 0x34
 8003072:	d105      	bne.n	8003080 <TASK_1_MATRIX_KEYPAD_Read+0x74>
      {
	USER_GPIO_Write( PORTC, 2, 1 );						// Left LED turned on
 8003074:	2201      	movs	r2, #1
 8003076:	2102      	movs	r1, #2
 8003078:	2002      	movs	r0, #2
 800307a:	f7ff f91b 	bl	80022b4 <USER_GPIO_Write>
      if(selectedKey == '4')							// Left action
 800307e:	e023      	b.n	80030c8 <TASK_1_MATRIX_KEYPAD_Read+0xbc>
      }
      else									// Right action
      {
	USER_GPIO_Write( PORTC, 3, 1 );						// Right LED turned on
 8003080:	2201      	movs	r2, #1
 8003082:	2103      	movs	r1, #3
 8003084:	2002      	movs	r0, #2
 8003086:	f7ff f915 	bl	80022b4 <USER_GPIO_Write>
      if(selectedKey == '4')							// Left action
 800308a:	e01d      	b.n	80030c8 <TASK_1_MATRIX_KEYPAD_Read+0xbc>
      }
    }
    else if(selectedKey == 'A')							// Select manual mode action
 800308c:	4b17      	ldr	r3, [pc, #92]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b41      	cmp	r3, #65	; 0x41
 8003092:	d103      	bne.n	800309c <TASK_1_MATRIX_KEYPAD_Read+0x90>
    {
      operationMode = 0;							// Manual mode
 8003094:	4b19      	ldr	r3, [pc, #100]	; (80030fc <TASK_1_MATRIX_KEYPAD_Read+0xf0>)
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	e015      	b.n	80030c8 <TASK_1_MATRIX_KEYPAD_Read+0xbc>
    }
    else if(selectedKey == 'B')							// Select simulation mode action
 800309c:	4b13      	ldr	r3, [pc, #76]	; (80030ec <TASK_1_MATRIX_KEYPAD_Read+0xe0>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	2b42      	cmp	r3, #66	; 0x42
 80030a2:	d103      	bne.n	80030ac <TASK_1_MATRIX_KEYPAD_Read+0xa0>
    {
      operationMode = 1;							// Simulation mode
 80030a4:	4b15      	ldr	r3, [pc, #84]	; (80030fc <TASK_1_MATRIX_KEYPAD_Read+0xf0>)
 80030a6:	2201      	movs	r2, #1
 80030a8:	701a      	strb	r2, [r3, #0]
 80030aa:	e00d      	b.n	80030c8 <TASK_1_MATRIX_KEYPAD_Read+0xbc>
    }
    else									// No action
    {
      keyBrakeTorque = 0.0;							// No brake torque
 80030ac:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <TASK_1_MATRIX_KEYPAD_Read+0xe4>)
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]

      USER_GPIO_Write( PORTC, 2, 0 );						// LEDs turned off
 80030b4:	2200      	movs	r2, #0
 80030b6:	2102      	movs	r1, #2
 80030b8:	2002      	movs	r0, #2
 80030ba:	f7ff f8fb 	bl	80022b4 <USER_GPIO_Write>
      USER_GPIO_Write( PORTC, 3, 0 );
 80030be:	2200      	movs	r2, #0
 80030c0:	2103      	movs	r1, #3
 80030c2:	2002      	movs	r0, #2
 80030c4:	f7ff f8f6 	bl	80022b4 <USER_GPIO_Write>
    }

    osDelay(PERIOD_TASK_1 - TICK_DIFF_TASK_1);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	60fa      	str	r2, [r7, #12]
 80030ce:	461a      	mov	r2, r3
 80030d0:	0052      	lsls	r2, r2, #1
 80030d2:	18d4      	adds	r4, r2, r3
 80030d4:	f002 f8db 	bl	800528e <osKernelSysTick>
 80030d8:	4603      	mov	r3, r0
 80030da:	1ae3      	subs	r3, r4, r3
 80030dc:	3303      	adds	r3, #3
 80030de:	4618      	mov	r0, r3
 80030e0:	f002 f931 	bl	8005346 <osDelay>
    printf("T1 DEBUG\r\n");
 80030e4:	e7a1      	b.n	800302a <TASK_1_MATRIX_KEYPAD_Read+0x1e>
 80030e6:	bf00      	nop
 80030e8:	0800cb04 	.word	0x0800cb04
 80030ec:	20000018 	.word	0x20000018
 80030f0:	2000059c 	.word	0x2000059c
 80030f4:	42c80000 	.word	0x42c80000
 80030f8:	42480000 	.word	0x42480000
 80030fc:	200005ad 	.word	0x200005ad

08003100 <TASK_2_ADC_Read>:
 * and normalize it to within the range accepted by the model,
 * this for manual mode.
 */

void TASK_2_ADC_Read( void const * argument )
{
 8003100:	b590      	push	{r4, r7, lr}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  USER_ADC_Init( ADC_1 );
 8003108:	2000      	movs	r0, #0
 800310a:	f7fd ffe9 	bl	80010e0 <USER_ADC_Init>

  uint32_t counter = 0;
 800310e:	2300      	movs	r3, #0
 8003110:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */

  for(;;)
  {
    printf("T2\r\n");
 8003112:	481f      	ldr	r0, [pc, #124]	; (8003190 <TASK_2_ADC_Read+0x90>)
 8003114:	f004 ffc6 	bl	80080a4 <puts>

    conversionData = USER_ADC_Convert( ADC_1 );
 8003118:	2000      	movs	r0, #0
 800311a:	f7fe f841 	bl	80011a0 <USER_ADC_Convert>
 800311e:	4603      	mov	r3, r0
 8003120:	461a      	mov	r2, r3
 8003122:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <TASK_2_ADC_Read+0x94>)
 8003124:	801a      	strh	r2, [r3, #0]
    voltageValue = 0.00080586 * conversionData;
 8003126:	4b1b      	ldr	r3, [pc, #108]	; (8003194 <TASK_2_ADC_Read+0x94>)
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f7fd f96a 	bl	8000404 <__aeabi_i2d>
 8003130:	a315      	add	r3, pc, #84	; (adr r3, 8003188 <TASK_2_ADC_Read+0x88>)
 8003132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003136:	f7fd f9cf 	bl	80004d8 <__aeabi_dmul>
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	f7fd fcc1 	bl	8000ac8 <__aeabi_d2f>
 8003146:	4603      	mov	r3, r0
 8003148:	4a13      	ldr	r2, [pc, #76]	; (8003198 <TASK_2_ADC_Read+0x98>)
 800314a:	6013      	str	r3, [r2, #0]
    potentiometerThrottle = scaleVoltageValue( voltageValue, 0, 3.3 );
 800314c:	4b12      	ldr	r3, [pc, #72]	; (8003198 <TASK_2_ADC_Read+0x98>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a12      	ldr	r2, [pc, #72]	; (800319c <TASK_2_ADC_Read+0x9c>)
 8003152:	f04f 0100 	mov.w	r1, #0
 8003156:	4618      	mov	r0, r3
 8003158:	f7fe f83e 	bl	80011d8 <scaleVoltageValue>
 800315c:	4603      	mov	r3, r0
 800315e:	4a10      	ldr	r2, [pc, #64]	; (80031a0 <TASK_2_ADC_Read+0xa0>)
 8003160:	6013      	str	r3, [r2, #0]

    osDelay(PERIOD_TASK_2 - TICK_DIFF_TASK_2);
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	1c53      	adds	r3, r2, #1
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	4613      	mov	r3, r2
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	4413      	add	r3, r2
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	461c      	mov	r4, r3
 8003172:	f002 f88c 	bl	800528e <osKernelSysTick>
 8003176:	4603      	mov	r3, r0
 8003178:	1ae3      	subs	r3, r4, r3
 800317a:	3306      	adds	r3, #6
 800317c:	4618      	mov	r0, r3
 800317e:	f002 f8e2 	bl	8005346 <osDelay>
    printf("T2\r\n");
 8003182:	e7c6      	b.n	8003112 <TASK_2_ADC_Read+0x12>
 8003184:	f3af 8000 	nop.w
 8003188:	2c2e064e 	.word	0x2c2e064e
 800318c:	3f4a680b 	.word	0x3f4a680b
 8003190:	0800cb10 	.word	0x0800cb10
 8003194:	200005a0 	.word	0x200005a0
 8003198:	200005a4 	.word	0x200005a4
 800319c:	40533333 	.word	0x40533333
 80031a0:	200005a8 	.word	0x200005a8

080031a4 <TASK_3_MODEL_Step>:
 * and the brake value, take a step and
 * sanitize the output values.
 */

void TASK_3_MODEL_Step( void const * argument )
{
 80031a4:	b590      	push	{r4, r7, lr}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 80031ac:	2300      	movs	r3, #0
 80031ae:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */

  for(;;)
  {
    printf("T3\r\n");
 80031b0:	484f      	ldr	r0, [pc, #316]	; (80032f0 <TASK_3_MODEL_Step+0x14c>)
 80031b2:	f004 ff77 	bl	80080a4 <puts>

    if(operationMode == 0)							// Manual mode
 80031b6:	4b4f      	ldr	r3, [pc, #316]	; (80032f4 <TASK_3_MODEL_Step+0x150>)
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10a      	bne.n	80031d4 <TASK_3_MODEL_Step+0x30>
    {
      EngTrModel_U.Throttle = potentiometerThrottle;				// Model feed with potentiometer throttle value
 80031be:	4b4e      	ldr	r3, [pc, #312]	; (80032f8 <TASK_3_MODEL_Step+0x154>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fd f930 	bl	8000428 <__aeabi_f2d>
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	494b      	ldr	r1, [pc, #300]	; (80032fc <TASK_3_MODEL_Step+0x158>)
 80031ce:	e9c1 2300 	strd	r2, r3, [r1]
 80031d2:	e00d      	b.n	80031f0 <TASK_3_MODEL_Step+0x4c>
    }
    else									// Simulation mode
    {
      EngTrModel_U.Throttle = (float) receivedThrottle;				// Model feed with received throttle value
 80031d4:	4b4a      	ldr	r3, [pc, #296]	; (8003300 <TASK_3_MODEL_Step+0x15c>)
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fd fd7b 	bl	8000cd4 <__aeabi_ui2f>
 80031de:	4603      	mov	r3, r0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fd f921 	bl	8000428 <__aeabi_f2d>
 80031e6:	4602      	mov	r2, r0
 80031e8:	460b      	mov	r3, r1
 80031ea:	4944      	ldr	r1, [pc, #272]	; (80032fc <TASK_3_MODEL_Step+0x158>)
 80031ec:	e9c1 2300 	strd	r2, r3, [r1]
    }

    EngTrModel_U.BrakeTorque = keyBrakeTorque;					// Model feed with brake value
 80031f0:	4b44      	ldr	r3, [pc, #272]	; (8003304 <TASK_3_MODEL_Step+0x160>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fd f917 	bl	8000428 <__aeabi_f2d>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	493f      	ldr	r1, [pc, #252]	; (80032fc <TASK_3_MODEL_Step+0x158>)
 8003200:	e9c1 2302 	strd	r2, r3, [r1, #8]

    EngTrModel_step();								// Take a step
 8003204:	f7fe fc8c 	bl	8001b20 <EngTrModel_step>

    // Sanitize the output values

    if(isnan(EngTrModel_Y.VehicleSpeed) || EngTrModel_Y.VehicleSpeed < 0 || EngTrModel_Y.VehicleSpeed > 200)
 8003208:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 800320a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800320e:	4602      	mov	r2, r0
 8003210:	460b      	mov	r3, r1
 8003212:	f7fd fbfb 	bl	8000a0c <__aeabi_dcmpun>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d116      	bne.n	800324a <TASK_3_MODEL_Step+0xa6>
 800321c:	4b3a      	ldr	r3, [pc, #232]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 800321e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	f04f 0300 	mov.w	r3, #0
 800322a:	f7fd fbc7 	bl	80009bc <__aeabi_dcmplt>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10a      	bne.n	800324a <TASK_3_MODEL_Step+0xa6>
 8003234:	4b34      	ldr	r3, [pc, #208]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 8003236:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	4b33      	ldr	r3, [pc, #204]	; (800330c <TASK_3_MODEL_Step+0x168>)
 8003240:	f7fd fbda 	bl	80009f8 <__aeabi_dcmpgt>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d006      	beq.n	8003258 <TASK_3_MODEL_Step+0xb4>
    {
      EngTrModel_Y.VehicleSpeed = 0.0;
 800324a:	492f      	ldr	r1, [pc, #188]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	e9c1 2302 	strd	r2, r3, [r1, #8]
    }

    if(isnan(EngTrModel_Y.EngineSpeed) || EngTrModel_Y.EngineSpeed < 0)
 8003258:	4b2b      	ldr	r3, [pc, #172]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 800325a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	f7fd fbd3 	bl	8000a0c <__aeabi_dcmpun>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10b      	bne.n	8003284 <TASK_3_MODEL_Step+0xe0>
 800326c:	4b26      	ldr	r3, [pc, #152]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 800326e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	f04f 0300 	mov.w	r3, #0
 800327a:	f7fd fb9f 	bl	80009bc <__aeabi_dcmplt>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d006      	beq.n	8003292 <TASK_3_MODEL_Step+0xee>
    {
      EngTrModel_Y.EngineSpeed = 0.0;
 8003284:	4920      	ldr	r1, [pc, #128]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	f04f 0300 	mov.w	r3, #0
 800328e:	e9c1 2300 	strd	r2, r3, [r1]
    }

    if(isnan(EngTrModel_Y.Gear) || EngTrModel_Y.Gear < 0)
 8003292:	4b1d      	ldr	r3, [pc, #116]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 8003294:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	f7fd fbb6 	bl	8000a0c <__aeabi_dcmpun>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10b      	bne.n	80032be <TASK_3_MODEL_Step+0x11a>
 80032a6:	4b18      	ldr	r3, [pc, #96]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 80032a8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	f7fd fb82 	bl	80009bc <__aeabi_dcmplt>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d006      	beq.n	80032cc <TASK_3_MODEL_Step+0x128>
    {
      EngTrModel_Y.Gear = 0.0;
 80032be:	4912      	ldr	r1, [pc, #72]	; (8003308 <TASK_3_MODEL_Step+0x164>)
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }

    osDelay(PERIOD_TASK_3 - TICK_DIFF_TASK_3);
 80032cc:	68fa      	ldr	r2, [r7, #12]
 80032ce:	1c53      	adds	r3, r2, #1
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	4613      	mov	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	4413      	add	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	461c      	mov	r4, r3
 80032dc:	f001 ffd7 	bl	800528e <osKernelSysTick>
 80032e0:	4603      	mov	r3, r0
 80032e2:	1ae3      	subs	r3, r4, r3
 80032e4:	330c      	adds	r3, #12
 80032e6:	4618      	mov	r0, r3
 80032e8:	f002 f82d 	bl	8005346 <osDelay>
    printf("T3\r\n");
 80032ec:	e760      	b.n	80031b0 <TASK_3_MODEL_Step+0xc>
 80032ee:	bf00      	nop
 80032f0:	0800cb14 	.word	0x0800cb14
 80032f4:	200005ad 	.word	0x200005ad
 80032f8:	200005a8 	.word	0x200005a8
 80032fc:	20000280 	.word	0x20000280
 8003300:	200005ac 	.word	0x200005ac
 8003304:	2000059c 	.word	0x2000059c
 8003308:	20000290 	.word	0x20000290
 800330c:	40690000 	.word	0x40690000

08003310 <TASK_4_UART_Use>:
 * read the throttle value sent via UART by the Raspeberry Pi
 * for simulation mode.
 */

void TASK_4_UART_Use( void const * argument )
{
 8003310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003314:	b08c      	sub	sp, #48	; 0x30
 8003316:	af08      	add	r7, sp, #32
 8003318:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */

  for(;;)
  {
    printf("T4\r\n");
 800331e:	4822      	ldr	r0, [pc, #136]	; (80033a8 <TASK_4_UART_Use+0x98>)
 8003320:	f004 fec0 	bl	80080a4 <puts>

    printf("%f,%f,%f,%f,%f\n\r", potentiometerThrottle, keyBrakeTorque, EngTrModel_Y.VehicleSpeed, EngTrModel_Y.EngineSpeed, EngTrModel_Y.Gear);
 8003324:	4b21      	ldr	r3, [pc, #132]	; (80033ac <TASK_4_UART_Use+0x9c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f7fd f87d 	bl	8000428 <__aeabi_f2d>
 800332e:	4682      	mov	sl, r0
 8003330:	468b      	mov	fp, r1
 8003332:	4b1f      	ldr	r3, [pc, #124]	; (80033b0 <TASK_4_UART_Use+0xa0>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fd f876 	bl	8000428 <__aeabi_f2d>
 800333c:	4680      	mov	r8, r0
 800333e:	4689      	mov	r9, r1
 8003340:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <TASK_4_UART_Use+0xa4>)
 8003342:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003346:	491b      	ldr	r1, [pc, #108]	; (80033b4 <TASK_4_UART_Use+0xa4>)
 8003348:	e9d1 0100 	ldrd	r0, r1, [r1]
 800334c:	4c19      	ldr	r4, [pc, #100]	; (80033b4 <TASK_4_UART_Use+0xa4>)
 800334e:	f104 0510 	add.w	r5, r4, #16
 8003352:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003356:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800335a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800335e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003362:	e9cd 8900 	strd	r8, r9, [sp]
 8003366:	4652      	mov	r2, sl
 8003368:	465b      	mov	r3, fp
 800336a:	4813      	ldr	r0, [pc, #76]	; (80033b8 <TASK_4_UART_Use+0xa8>)
 800336c:	f004 fe34 	bl	8007fd8 <iprintf>

    if( USART1->SR & USART_SR_RXNE )						// If USART_DR is not empty
 8003370:	4b12      	ldr	r3, [pc, #72]	; (80033bc <TASK_4_UART_Use+0xac>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0320 	and.w	r3, r3, #32
 8003378:	2b00      	cmp	r3, #0
 800337a:	d004      	beq.n	8003386 <TASK_4_UART_Use+0x76>
    {
      receivedThrottle = USART1->DR;						// Receive data
 800337c:	4b0f      	ldr	r3, [pc, #60]	; (80033bc <TASK_4_UART_Use+0xac>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	b2da      	uxtb	r2, r3
 8003382:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <TASK_4_UART_Use+0xb0>)
 8003384:	701a      	strb	r2, [r3, #0]
    }

    osDelay(PERIOD_TASK_4 - TICK_DIFF_TASK_4);
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	1c53      	adds	r3, r2, #1
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	4613      	mov	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	4413      	add	r3, r2
 8003392:	00da      	lsls	r2, r3, #3
 8003394:	1ad4      	subs	r4, r2, r3
 8003396:	f001 ff7a 	bl	800528e <osKernelSysTick>
 800339a:	4603      	mov	r3, r0
 800339c:	1ae3      	subs	r3, r4, r3
 800339e:	3315      	adds	r3, #21
 80033a0:	4618      	mov	r0, r3
 80033a2:	f001 ffd0 	bl	8005346 <osDelay>
    printf("T4\r\n");
 80033a6:	e7ba      	b.n	800331e <TASK_4_UART_Use+0xe>
 80033a8:	0800cb18 	.word	0x0800cb18
 80033ac:	200005a8 	.word	0x200005a8
 80033b0:	2000059c 	.word	0x2000059c
 80033b4:	20000290 	.word	0x20000290
 80033b8:	0800cb1c 	.word	0x0800cb1c
 80033bc:	40013800 	.word	0x40013800
 80033c0:	200005ac 	.word	0x200005ac

080033c4 <TASK_5_LCD_Write>:
/* Properly format the model output data
 * and display it on the LCD
 */

void TASK_5_LCD_Write( void const * argument )
{
 80033c4:	b5b0      	push	{r4, r5, r7, lr}
 80033c6:	b088      	sub	sp, #32
 80033c8:	af04      	add	r7, sp, #16
 80033ca:	6078      	str	r0, [r7, #4]
  USER_TIM_Init( TIM_2 );
 80033cc:	2000      	movs	r0, #0
 80033ce:	f7ff faf7 	bl	80029c0 <USER_TIM_Init>
  USER_LCD_Init();
 80033d2:	f7fe ffdd 	bl	8002390 <USER_LCD_Init>

  uint32_t counter = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */

  for(;;)
  {
    printf("T5\r\n");
 80033da:	486e      	ldr	r0, [pc, #440]	; (8003594 <TASK_5_LCD_Write+0x1d0>)
 80033dc:	f004 fe62 	bl	80080a4 <puts>
    /* Extract the whole and decimal parts for Throttle,
     * Engine Speed and Vehicle Speed, and cast them
     * alongside Brake and Gear to integers.
     */

    ThrottleWhole = (int) ( potentiometerThrottle );
 80033e0:	4b6d      	ldr	r3, [pc, #436]	; (8003598 <TASK_5_LCD_Write+0x1d4>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fd fe1d 	bl	8001024 <__aeabi_f2iz>
 80033ea:	4603      	mov	r3, r0
 80033ec:	4a6b      	ldr	r2, [pc, #428]	; (800359c <TASK_5_LCD_Write+0x1d8>)
 80033ee:	6013      	str	r3, [r2, #0]
    ThrottleDecimal = (int) ( ( potentiometerThrottle - ThrottleWhole ) * 100 );
 80033f0:	4b69      	ldr	r3, [pc, #420]	; (8003598 <TASK_5_LCD_Write+0x1d4>)
 80033f2:	681c      	ldr	r4, [r3, #0]
 80033f4:	4b69      	ldr	r3, [pc, #420]	; (800359c <TASK_5_LCD_Write+0x1d8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fd fc6f 	bl	8000cdc <__aeabi_i2f>
 80033fe:	4603      	mov	r3, r0
 8003400:	4619      	mov	r1, r3
 8003402:	4620      	mov	r0, r4
 8003404:	f7fd fbb4 	bl	8000b70 <__aeabi_fsub>
 8003408:	4603      	mov	r3, r0
 800340a:	4965      	ldr	r1, [pc, #404]	; (80035a0 <TASK_5_LCD_Write+0x1dc>)
 800340c:	4618      	mov	r0, r3
 800340e:	f7fd fcb9 	bl	8000d84 <__aeabi_fmul>
 8003412:	4603      	mov	r3, r0
 8003414:	4618      	mov	r0, r3
 8003416:	f7fd fe05 	bl	8001024 <__aeabi_f2iz>
 800341a:	4603      	mov	r3, r0
 800341c:	4a61      	ldr	r2, [pc, #388]	; (80035a4 <TASK_5_LCD_Write+0x1e0>)
 800341e:	6013      	str	r3, [r2, #0]

    VehicleSpeedWhole = (int)( EngTrModel_Y.VehicleSpeed );
 8003420:	4b61      	ldr	r3, [pc, #388]	; (80035a8 <TASK_5_LCD_Write+0x1e4>)
 8003422:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003426:	4610      	mov	r0, r2
 8003428:	4619      	mov	r1, r3
 800342a:	f7fd fb05 	bl	8000a38 <__aeabi_d2iz>
 800342e:	4603      	mov	r3, r0
 8003430:	4a5e      	ldr	r2, [pc, #376]	; (80035ac <TASK_5_LCD_Write+0x1e8>)
 8003432:	6013      	str	r3, [r2, #0]
    VehicleSpeedDecimal = (int)( ( EngTrModel_Y.VehicleSpeed - VehicleSpeedWhole ) * 100 );
 8003434:	4b5c      	ldr	r3, [pc, #368]	; (80035a8 <TASK_5_LCD_Write+0x1e4>)
 8003436:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800343a:	4b5c      	ldr	r3, [pc, #368]	; (80035ac <TASK_5_LCD_Write+0x1e8>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fc ffe0 	bl	8000404 <__aeabi_i2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4620      	mov	r0, r4
 800344a:	4629      	mov	r1, r5
 800344c:	f7fc fe8c 	bl	8000168 <__aeabi_dsub>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4610      	mov	r0, r2
 8003456:	4619      	mov	r1, r3
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	4b54      	ldr	r3, [pc, #336]	; (80035b0 <TASK_5_LCD_Write+0x1ec>)
 800345e:	f7fd f83b 	bl	80004d8 <__aeabi_dmul>
 8003462:	4602      	mov	r2, r0
 8003464:	460b      	mov	r3, r1
 8003466:	4610      	mov	r0, r2
 8003468:	4619      	mov	r1, r3
 800346a:	f7fd fae5 	bl	8000a38 <__aeabi_d2iz>
 800346e:	4603      	mov	r3, r0
 8003470:	4a50      	ldr	r2, [pc, #320]	; (80035b4 <TASK_5_LCD_Write+0x1f0>)
 8003472:	6013      	str	r3, [r2, #0]

    EngineSpeedWhole = (int)( EngTrModel_Y.EngineSpeed );
 8003474:	4b4c      	ldr	r3, [pc, #304]	; (80035a8 <TASK_5_LCD_Write+0x1e4>)
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	4610      	mov	r0, r2
 800347c:	4619      	mov	r1, r3
 800347e:	f7fd fadb 	bl	8000a38 <__aeabi_d2iz>
 8003482:	4603      	mov	r3, r0
 8003484:	4a4c      	ldr	r2, [pc, #304]	; (80035b8 <TASK_5_LCD_Write+0x1f4>)
 8003486:	6013      	str	r3, [r2, #0]
    EngineSpeedDecimal = (int)( ( EngTrModel_Y.EngineSpeed - EngineSpeedWhole ) * 100 );
 8003488:	4b47      	ldr	r3, [pc, #284]	; (80035a8 <TASK_5_LCD_Write+0x1e4>)
 800348a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800348e:	4b4a      	ldr	r3, [pc, #296]	; (80035b8 <TASK_5_LCD_Write+0x1f4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7fc ffb6 	bl	8000404 <__aeabi_i2d>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4620      	mov	r0, r4
 800349e:	4629      	mov	r1, r5
 80034a0:	f7fc fe62 	bl	8000168 <__aeabi_dsub>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4610      	mov	r0, r2
 80034aa:	4619      	mov	r1, r3
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	4b3f      	ldr	r3, [pc, #252]	; (80035b0 <TASK_5_LCD_Write+0x1ec>)
 80034b2:	f7fd f811 	bl	80004d8 <__aeabi_dmul>
 80034b6:	4602      	mov	r2, r0
 80034b8:	460b      	mov	r3, r1
 80034ba:	4610      	mov	r0, r2
 80034bc:	4619      	mov	r1, r3
 80034be:	f7fd fabb 	bl	8000a38 <__aeabi_d2iz>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4a3d      	ldr	r2, [pc, #244]	; (80035bc <TASK_5_LCD_Write+0x1f8>)
 80034c6:	6013      	str	r3, [r2, #0]

    BrakeWhole = (int) ( keyBrakeTorque );
 80034c8:	4b3d      	ldr	r3, [pc, #244]	; (80035c0 <TASK_5_LCD_Write+0x1fc>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd fda9 	bl	8001024 <__aeabi_f2iz>
 80034d2:	4603      	mov	r3, r0
 80034d4:	4a3b      	ldr	r2, [pc, #236]	; (80035c4 <TASK_5_LCD_Write+0x200>)
 80034d6:	6013      	str	r3, [r2, #0]
    GearWhole = (int) ( EngTrModel_Y.Gear );
 80034d8:	4b33      	ldr	r3, [pc, #204]	; (80035a8 <TASK_5_LCD_Write+0x1e4>)
 80034da:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80034de:	4610      	mov	r0, r2
 80034e0:	4619      	mov	r1, r3
 80034e2:	f7fd faa9 	bl	8000a38 <__aeabi_d2iz>
 80034e6:	4603      	mov	r3, r0
 80034e8:	4a37      	ldr	r2, [pc, #220]	; (80035c8 <TASK_5_LCD_Write+0x204>)
 80034ea:	6013      	str	r3, [r2, #0]

    // Write the messages to send to the LCD

    snprintf( FirstLine_LCD_MSG, sizeof(FirstLine_LCD_MSG), "%03d.%01d  %03d.%01d m/s", ThrottleWhole, ThrottleDecimal / 10, VehicleSpeedWhole, VehicleSpeedDecimal / 10 );
 80034ec:	4b2b      	ldr	r3, [pc, #172]	; (800359c <TASK_5_LCD_Write+0x1d8>)
 80034ee:	681c      	ldr	r4, [r3, #0]
 80034f0:	4b2c      	ldr	r3, [pc, #176]	; (80035a4 <TASK_5_LCD_Write+0x1e0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a35      	ldr	r2, [pc, #212]	; (80035cc <TASK_5_LCD_Write+0x208>)
 80034f6:	fb82 1203 	smull	r1, r2, r2, r3
 80034fa:	1092      	asrs	r2, r2, #2
 80034fc:	17db      	asrs	r3, r3, #31
 80034fe:	1ad2      	subs	r2, r2, r3
 8003500:	4b2a      	ldr	r3, [pc, #168]	; (80035ac <TASK_5_LCD_Write+0x1e8>)
 8003502:	6819      	ldr	r1, [r3, #0]
 8003504:	4b2b      	ldr	r3, [pc, #172]	; (80035b4 <TASK_5_LCD_Write+0x1f0>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4830      	ldr	r0, [pc, #192]	; (80035cc <TASK_5_LCD_Write+0x208>)
 800350a:	fb80 5003 	smull	r5, r0, r0, r3
 800350e:	1080      	asrs	r0, r0, #2
 8003510:	17db      	asrs	r3, r3, #31
 8003512:	1ac3      	subs	r3, r0, r3
 8003514:	9302      	str	r3, [sp, #8]
 8003516:	9101      	str	r1, [sp, #4]
 8003518:	9200      	str	r2, [sp, #0]
 800351a:	4623      	mov	r3, r4
 800351c:	4a2c      	ldr	r2, [pc, #176]	; (80035d0 <TASK_5_LCD_Write+0x20c>)
 800351e:	2111      	movs	r1, #17
 8003520:	482c      	ldr	r0, [pc, #176]	; (80035d4 <TASK_5_LCD_Write+0x210>)
 8003522:	f004 fdc7 	bl	80080b4 <sniprintf>
    snprintf( SecondLine_LCD_MSG, sizeof(SecondLine_LCD_MSG), "%03d %01d %04d.%01d RPM", BrakeWhole, GearWhole, EngineSpeedWhole, EngineSpeedDecimal / 10 );
 8003526:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <TASK_5_LCD_Write+0x200>)
 8003528:	681c      	ldr	r4, [r3, #0]
 800352a:	4b27      	ldr	r3, [pc, #156]	; (80035c8 <TASK_5_LCD_Write+0x204>)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	4b22      	ldr	r3, [pc, #136]	; (80035b8 <TASK_5_LCD_Write+0x1f4>)
 8003530:	6819      	ldr	r1, [r3, #0]
 8003532:	4b22      	ldr	r3, [pc, #136]	; (80035bc <TASK_5_LCD_Write+0x1f8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4825      	ldr	r0, [pc, #148]	; (80035cc <TASK_5_LCD_Write+0x208>)
 8003538:	fb80 5003 	smull	r5, r0, r0, r3
 800353c:	1080      	asrs	r0, r0, #2
 800353e:	17db      	asrs	r3, r3, #31
 8003540:	1ac3      	subs	r3, r0, r3
 8003542:	9302      	str	r3, [sp, #8]
 8003544:	9101      	str	r1, [sp, #4]
 8003546:	9200      	str	r2, [sp, #0]
 8003548:	4623      	mov	r3, r4
 800354a:	4a23      	ldr	r2, [pc, #140]	; (80035d8 <TASK_5_LCD_Write+0x214>)
 800354c:	2111      	movs	r1, #17
 800354e:	4823      	ldr	r0, [pc, #140]	; (80035dc <TASK_5_LCD_Write+0x218>)
 8003550:	f004 fdb0 	bl	80080b4 <sniprintf>

    // Display values on the LCD

    LCD_Set_Cursor( 1, 1 );
 8003554:	2101      	movs	r1, #1
 8003556:	2001      	movs	r0, #1
 8003558:	f7ff f880 	bl	800265c <LCD_Set_Cursor>
    LCD_Put_Str( FirstLine_LCD_MSG );
 800355c:	481d      	ldr	r0, [pc, #116]	; (80035d4 <TASK_5_LCD_Write+0x210>)
 800355e:	f7ff f89f 	bl	80026a0 <LCD_Put_Str>
    LCD_Set_Cursor( 2, 1 );
 8003562:	2101      	movs	r1, #1
 8003564:	2002      	movs	r0, #2
 8003566:	f7ff f879 	bl	800265c <LCD_Set_Cursor>
    LCD_Put_Str( SecondLine_LCD_MSG );
 800356a:	481c      	ldr	r0, [pc, #112]	; (80035dc <TASK_5_LCD_Write+0x218>)
 800356c:	f7ff f898 	bl	80026a0 <LCD_Put_Str>

    osDelay(PERIOD_TASK_5 - TICK_DIFF_TASK_5);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	60fa      	str	r2, [r7, #12]
 8003576:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800357a:	fb02 f403 	mul.w	r4, r2, r3
 800357e:	f001 fe86 	bl	800528e <osKernelSysTick>
 8003582:	4603      	mov	r3, r0
 8003584:	1ae3      	subs	r3, r4, r3
 8003586:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800358a:	4618      	mov	r0, r3
 800358c:	f001 fedb 	bl	8005346 <osDelay>
    printf("T5\r\n");
 8003590:	e723      	b.n	80033da <TASK_5_LCD_Write+0x16>
 8003592:	bf00      	nop
 8003594:	0800cb30 	.word	0x0800cb30
 8003598:	200005a8 	.word	0x200005a8
 800359c:	200005b0 	.word	0x200005b0
 80035a0:	42c80000 	.word	0x42c80000
 80035a4:	200005b4 	.word	0x200005b4
 80035a8:	20000290 	.word	0x20000290
 80035ac:	200005b8 	.word	0x200005b8
 80035b0:	40590000 	.word	0x40590000
 80035b4:	200005bc 	.word	0x200005bc
 80035b8:	200005c0 	.word	0x200005c0
 80035bc:	200005c4 	.word	0x200005c4
 80035c0:	2000059c 	.word	0x2000059c
 80035c4:	200005c8 	.word	0x200005c8
 80035c8:	200005cc 	.word	0x200005cc
 80035cc:	66666667 	.word	0x66666667
 80035d0:	0800cb34 	.word	0x0800cb34
 80035d4:	200005d0 	.word	0x200005d0
 80035d8:	0800cb50 	.word	0x0800cb50
 80035dc:	200005e4 	.word	0x200005e4

080035e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a04      	ldr	r2, [pc, #16]	; (8003600 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d101      	bne.n	80035f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80035f2:	f000 fbfb 	bl	8003dec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80035f6:	bf00      	nop
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40000800 	.word	0x40000800

08003604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003608:	b672      	cpsid	i
}
 800360a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800360c:	e7fe      	b.n	800360c <Error_Handler+0x8>
	...

08003610 <rtGetInf>:
/*
 * Initialize rtInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetInf(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b088      	sub	sp, #32
 8003614:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8003616:	2340      	movs	r3, #64	; 0x40
 8003618:	617b      	str	r3, [r7, #20]
  real_T inf = 0.0;
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f04f 0300 	mov.w	r3, #0
 8003622:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2b20      	cmp	r3, #32
 800362a:	d10a      	bne.n	8003642 <rtGetInf+0x32>
    inf = rtGetInfF();
 800362c:	f000 f836 	bl	800369c <rtGetInfF>
 8003630:	4603      	mov	r3, r0
 8003632:	4618      	mov	r0, r3
 8003634:	f7fc fef8 	bl	8000428 <__aeabi_f2d>
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8003640:	e022      	b.n	8003688 <rtGetInf+0x78>
  } else {
    uint16_T one = 1U;
 8003642:	2301      	movs	r3, #1
 8003644:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8003646:	f107 0310 	add.w	r3, r7, #16
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b01      	cmp	r3, #1
 800364e:	bf14      	ite	ne
 8003650:	2301      	movne	r3, #1
 8003652:	2300      	moveq	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8003658:	7cfb      	ldrb	r3, [r7, #19]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <rtGetInf+0x54>
 800365e:	2b01      	cmp	r3, #1
 8003660:	d009      	beq.n	8003676 <rtGetInf+0x66>
 8003662:	e011      	b.n	8003688 <rtGetInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8003664:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <rtGetInf+0x88>)
 8003666:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8003668:	2300      	movs	r3, #0
 800366a:	60bb      	str	r3, [r7, #8]
        inf = tmpVal.fltVal;
 800366c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003670:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8003674:	e008      	b.n	8003688 <rtGetInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8003676:	4b08      	ldr	r3, [pc, #32]	; (8003698 <rtGetInf+0x88>)
 8003678:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 800367a:	2300      	movs	r3, #0
 800367c:	607b      	str	r3, [r7, #4]
        inf = tmpVal.fltVal;
 800367e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003682:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8003686:	bf00      	nop
      }
    }
  }

  return inf;
 8003688:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	3720      	adds	r7, #32
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	7ff00000 	.word	0x7ff00000

0800369c <rtGetInfF>:
/*
 * Initialize rtInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetInfF(void)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
  IEEESingle infF;
  infF.wordL.wordLuint = 0x7F800000U;
 80036a2:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80036a6:	607b      	str	r3, [r7, #4]
  return infF.wordL.wordLreal;
 80036a8:	687b      	ldr	r3, [r7, #4]
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bc80      	pop	{r7}
 80036b2:	4770      	bx	lr

080036b4 <rtGetMinusInf>:
/*
 * Initialize rtMinusInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetMinusInf(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b088      	sub	sp, #32
 80036b8:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 80036ba:	2340      	movs	r3, #64	; 0x40
 80036bc:	617b      	str	r3, [r7, #20]
  real_T minf = 0.0;
 80036be:	f04f 0200 	mov.w	r2, #0
 80036c2:	f04f 0300 	mov.w	r3, #0
 80036c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	2b20      	cmp	r3, #32
 80036ce:	d10a      	bne.n	80036e6 <rtGetMinusInf+0x32>
    minf = rtGetMinusInfF();
 80036d0:	f000 f836 	bl	8003740 <rtGetMinusInfF>
 80036d4:	4603      	mov	r3, r0
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fc fea6 	bl	8000428 <__aeabi_f2d>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80036e4:	e022      	b.n	800372c <rtGetMinusInf+0x78>
  } else {
    uint16_T one = 1U;
 80036e6:	2301      	movs	r3, #1
 80036e8:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 80036ea:	f107 0310 	add.w	r3, r7, #16
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	bf14      	ite	ne
 80036f4:	2301      	movne	r3, #1
 80036f6:	2300      	moveq	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 80036fc:	7cfb      	ldrb	r3, [r7, #19]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <rtGetMinusInf+0x54>
 8003702:	2b01      	cmp	r3, #1
 8003704:	d009      	beq.n	800371a <rtGetMinusInf+0x66>
 8003706:	e011      	b.n	800372c <rtGetMinusInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8003708:	4b0c      	ldr	r3, [pc, #48]	; (800373c <rtGetMinusInf+0x88>)
 800370a:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 800370c:	2300      	movs	r3, #0
 800370e:	60bb      	str	r3, [r7, #8]
        minf = tmpVal.fltVal;
 8003710:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003714:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8003718:	e008      	b.n	800372c <rtGetMinusInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 800371a:	4b08      	ldr	r3, [pc, #32]	; (800373c <rtGetMinusInf+0x88>)
 800371c:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 800371e:	2300      	movs	r3, #0
 8003720:	607b      	str	r3, [r7, #4]
        minf = tmpVal.fltVal;
 8003722:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003726:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 800372a:	bf00      	nop
      }
    }
  }

  return minf;
 800372c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8003730:	4610      	mov	r0, r2
 8003732:	4619      	mov	r1, r3
 8003734:	3720      	adds	r7, #32
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	fff00000 	.word	0xfff00000

08003740 <rtGetMinusInfF>:
/*
 * Initialize rtMinusInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetMinusInfF(void)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
  IEEESingle minfF;
  minfF.wordL.wordLuint = 0xFF800000U;
 8003746:	4b04      	ldr	r3, [pc, #16]	; (8003758 <rtGetMinusInfF+0x18>)
 8003748:	607b      	str	r3, [r7, #4]
  return minfF.wordL.wordLreal;
 800374a:	687b      	ldr	r3, [r7, #4]
}
 800374c:	4618      	mov	r0, r3
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	bc80      	pop	{r7}
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	ff800000 	.word	0xff800000

0800375c <rtGetNaN>:
/*
 * Initialize rtNaN needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetNaN(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8003762:	2340      	movs	r3, #64	; 0x40
 8003764:	617b      	str	r3, [r7, #20]
  real_T nan = 0.0;
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b20      	cmp	r3, #32
 8003776:	d10a      	bne.n	800378e <rtGetNaN+0x32>
    nan = rtGetNaNF();
 8003778:	f000 f838 	bl	80037ec <rtGetNaNF>
 800377c:	4603      	mov	r3, r0
 800377e:	4618      	mov	r0, r3
 8003780:	f7fc fe52 	bl	8000428 <__aeabi_f2d>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800378c:	e024      	b.n	80037d8 <rtGetNaN+0x7c>
  } else {
    uint16_T one = 1U;
 800378e:	2301      	movs	r3, #1
 8003790:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8003792:	f107 0310 	add.w	r3, r7, #16
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	bf14      	ite	ne
 800379c:	2301      	movne	r3, #1
 800379e:	2300      	moveq	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 80037a4:	7cfb      	ldrb	r3, [r7, #19]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d002      	beq.n	80037b0 <rtGetNaN+0x54>
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d009      	beq.n	80037c2 <rtGetNaN+0x66>
 80037ae:	e013      	b.n	80037d8 <rtGetNaN+0x7c>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF80000U;
 80037b0:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <rtGetNaN+0x8c>)
 80037b2:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	60bb      	str	r3, [r7, #8]
        nan = tmpVal.fltVal;
 80037b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80037c0:	e00a      	b.n	80037d8 <rtGetNaN+0x7c>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FFFFFFFU;
 80037c2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80037c6:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0xFFFFFFFFU;
 80037c8:	f04f 33ff 	mov.w	r3, #4294967295
 80037cc:	607b      	str	r3, [r7, #4]
        nan = tmpVal.fltVal;
 80037ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037d2:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 80037d6:	bf00      	nop
      }
    }
  }

  return nan;
 80037d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80037dc:	4610      	mov	r0, r2
 80037de:	4619      	mov	r1, r3
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	fff80000 	.word	0xfff80000

080037ec <rtGetNaNF>:
/*
 * Initialize rtNaNF needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetNaNF(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
  IEEESingle nanF = { { 0 } };
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	60bb      	str	r3, [r7, #8]

  uint16_T one = 1U;
 80037f8:	2301      	movs	r3, #1
 80037fa:	80fb      	strh	r3, [r7, #6]
  enum {
    LittleEndian,
    BigEndian
  } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 80037fc:	1dbb      	adds	r3, r7, #6
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b01      	cmp	r3, #1
 8003802:	bf14      	ite	ne
 8003804:	2301      	movne	r3, #1
 8003806:	2300      	moveq	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	73fb      	strb	r3, [r7, #15]
  switch (machByteOrder) {
 800380c:	7bfb      	ldrb	r3, [r7, #15]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <rtGetNaNF+0x2c>
 8003812:	2b01      	cmp	r3, #1
 8003814:	d003      	beq.n	800381e <rtGetNaNF+0x32>
 8003816:	e006      	b.n	8003826 <rtGetNaNF+0x3a>
   case LittleEndian:
    {
      nanF.wordL.wordLuint = 0xFFC00000U;
 8003818:	4b06      	ldr	r3, [pc, #24]	; (8003834 <rtGetNaNF+0x48>)
 800381a:	60bb      	str	r3, [r7, #8]
      break;
 800381c:	e003      	b.n	8003826 <rtGetNaNF+0x3a>
    }

   case BigEndian:
    {
      nanF.wordL.wordLuint = 0x7FFFFFFFU;
 800381e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8003822:	60bb      	str	r3, [r7, #8]
      break;
 8003824:	bf00      	nop
    }
  }

  return nanF.wordL.wordLreal;
 8003826:	68bb      	ldr	r3, [r7, #8]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	ffc00000 	.word	0xffc00000

08003838 <rt_InitInfAndNaN>:
/*
 * Initialize the rtInf, rtMinusInf, and rtNaN needed by the
 * generated code. NaN is initialized as non-signaling. Assumes IEEE.
 */
void rt_InitInfAndNaN(size_t realSize)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  (void) (realSize);
  rtNaN = rtGetNaN();
 8003840:	f7ff ff8c 	bl	800375c <rtGetNaN>
 8003844:	4602      	mov	r2, r0
 8003846:	460b      	mov	r3, r1
 8003848:	4911      	ldr	r1, [pc, #68]	; (8003890 <rt_InitInfAndNaN+0x58>)
 800384a:	e9c1 2300 	strd	r2, r3, [r1]
  rtNaNF = rtGetNaNF();
 800384e:	f7ff ffcd 	bl	80037ec <rtGetNaNF>
 8003852:	4603      	mov	r3, r0
 8003854:	4a0f      	ldr	r2, [pc, #60]	; (8003894 <rt_InitInfAndNaN+0x5c>)
 8003856:	6013      	str	r3, [r2, #0]
  rtInf = rtGetInf();
 8003858:	f7ff feda 	bl	8003610 <rtGetInf>
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	490d      	ldr	r1, [pc, #52]	; (8003898 <rt_InitInfAndNaN+0x60>)
 8003862:	e9c1 2300 	strd	r2, r3, [r1]
  rtInfF = rtGetInfF();
 8003866:	f7ff ff19 	bl	800369c <rtGetInfF>
 800386a:	4603      	mov	r3, r0
 800386c:	4a0b      	ldr	r2, [pc, #44]	; (800389c <rt_InitInfAndNaN+0x64>)
 800386e:	6013      	str	r3, [r2, #0]
  rtMinusInf = rtGetMinusInf();
 8003870:	f7ff ff20 	bl	80036b4 <rtGetMinusInf>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	4909      	ldr	r1, [pc, #36]	; (80038a0 <rt_InitInfAndNaN+0x68>)
 800387a:	e9c1 2300 	strd	r2, r3, [r1]
  rtMinusInfF = rtGetMinusInfF();
 800387e:	f7ff ff5f 	bl	8003740 <rtGetMinusInfF>
 8003882:	4603      	mov	r3, r0
 8003884:	4a07      	ldr	r2, [pc, #28]	; (80038a4 <rt_InitInfAndNaN+0x6c>)
 8003886:	6013      	str	r3, [r2, #0]
}
 8003888:	bf00      	nop
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	20000608 	.word	0x20000608
 8003894:	20000618 	.word	0x20000618
 8003898:	200005f8 	.word	0x200005f8
 800389c:	20000610 	.word	0x20000610
 80038a0:	20000600 	.word	0x20000600
 80038a4:	20000614 	.word	0x20000614

080038a8 <rtIsInf>:

/* Test if value is infinite */
boolean_T rtIsInf(real_T value)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	e9c7 0100 	strd	r0, r1, [r7]
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
 80038b2:	4b0d      	ldr	r3, [pc, #52]	; (80038e8 <rtIsInf+0x40>)
 80038b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80038bc:	f7fd f874 	bl	80009a8 <__aeabi_dcmpeq>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <rtIsInf+0x32>
 80038c6:	4b09      	ldr	r3, [pc, #36]	; (80038ec <rtIsInf+0x44>)
 80038c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80038d0:	f7fd f86a 	bl	80009a8 <__aeabi_dcmpeq>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <rtIsInf+0x36>
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <rtIsInf+0x38>
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	200005f8 	.word	0x200005f8
 80038ec:	20000600 	.word	0x20000600

080038f0 <rtIsNaN>:
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
}

/* Test if value is not a number */
boolean_T rtIsNaN(real_T value)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	; 0x28
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	e9c7 0100 	strd	r0, r1, [r7]
  boolean_T result = (boolean_T) 0;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8003900:	2340      	movs	r3, #64	; 0x40
 8003902:	623b      	str	r3, [r7, #32]
  if (bitsPerReal == 32U) {
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	2b20      	cmp	r3, #32
 8003908:	d10b      	bne.n	8003922 <rtIsNaN+0x32>
    result = rtIsNaNF((real32_T)value);
 800390a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800390e:	f7fd f8db 	bl	8000ac8 <__aeabi_d2f>
 8003912:	4603      	mov	r3, r0
 8003914:	4618      	mov	r0, r3
 8003916:	f000 f84d 	bl	80039b4 <rtIsNaNF>
 800391a:	4603      	mov	r3, r0
 800391c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003920:	e040      	b.n	80039a4 <rtIsNaN+0xb4>
  } else {
    uint16_T one = 1U;
 8003922:	2301      	movs	r3, #1
 8003924:	83bb      	strh	r3, [r7, #28]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8003926:	f107 031c 	add.w	r3, r7, #28
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	2b01      	cmp	r3, #1
 800392e:	bf14      	ite	ne
 8003930:	2301      	movne	r3, #1
 8003932:	2300      	moveq	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	77fb      	strb	r3, [r7, #31]
    switch (machByteOrder) {
 8003938:	7ffb      	ldrb	r3, [r7, #31]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <rtIsNaN+0x54>
 800393e:	2b01      	cmp	r3, #1
 8003940:	d018      	beq.n	8003974 <rtIsNaN+0x84>
 8003942:	e02f      	b.n	80039a4 <rtIsNaN+0xb4>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 8003944:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003948:	e9c7 2304 	strd	r2, r3, [r7, #16]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <rtIsNaN+0xc0>)
 8003950:	4013      	ands	r3, r2
                             0x7FF00000 &&
 8003952:	4a17      	ldr	r2, [pc, #92]	; (80039b0 <rtIsNaN+0xc0>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d109      	bne.n	800396c <rtIsNaN+0x7c>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 800395e:	2b00      	cmp	r3, #0
 8003960:	d102      	bne.n	8003968 <rtIsNaN+0x78>
                              (tmpVal.bitVal.words.wordL != 0) ));
 8003962:	693b      	ldr	r3, [r7, #16]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <rtIsNaN+0x7c>
                             0x7FF00000 &&
 8003968:	2301      	movs	r3, #1
 800396a:	e000      	b.n	800396e <rtIsNaN+0x7e>
 800396c:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 800396e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 8003972:	e017      	b.n	80039a4 <rtIsNaN+0xb4>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 8003974:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003978:	e9c7 2302 	strd	r2, r3, [r7, #8]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <rtIsNaN+0xc0>)
 8003980:	4013      	ands	r3, r2
                             0x7FF00000 &&
 8003982:	4a0b      	ldr	r2, [pc, #44]	; (80039b0 <rtIsNaN+0xc0>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d109      	bne.n	800399c <rtIsNaN+0xac>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 800398e:	2b00      	cmp	r3, #0
 8003990:	d102      	bne.n	8003998 <rtIsNaN+0xa8>
                              (tmpVal.bitVal.words.wordL != 0) ));
 8003992:	68fb      	ldr	r3, [r7, #12]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <rtIsNaN+0xac>
                             0x7FF00000 &&
 8003998:	2301      	movs	r3, #1
 800399a:	e000      	b.n	800399e <rtIsNaN+0xae>
 800399c:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 800399e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 80039a2:	bf00      	nop
      }
    }
  }

  return result;
 80039a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3728      	adds	r7, #40	; 0x28
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	7ff00000 	.word	0x7ff00000

080039b4 <rtIsNaNF>:

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  IEEESingle tmp;
  tmp.wordL.wordLreal = value;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	60fb      	str	r3, [r7, #12]
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 80039c6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80039ca:	d106      	bne.n	80039da <rtIsNaNF+0x26>
                     (tmp.wordL.wordLuint & 0x007FFFFF) != 0 );
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f3c3 0316 	ubfx	r3, r3, #0, #23
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <rtIsNaNF+0x26>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <rtIsNaNF+0x28>
 80039da:	2300      	movs	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80039ee:	4b18      	ldr	r3, [pc, #96]	; (8003a50 <HAL_MspInit+0x68>)
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	4a17      	ldr	r2, [pc, #92]	; (8003a50 <HAL_MspInit+0x68>)
 80039f4:	f043 0301 	orr.w	r3, r3, #1
 80039f8:	6193      	str	r3, [r2, #24]
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_MspInit+0x68>)
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	60bb      	str	r3, [r7, #8]
 8003a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a06:	4b12      	ldr	r3, [pc, #72]	; (8003a50 <HAL_MspInit+0x68>)
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	4a11      	ldr	r2, [pc, #68]	; (8003a50 <HAL_MspInit+0x68>)
 8003a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a10:	61d3      	str	r3, [r2, #28]
 8003a12:	4b0f      	ldr	r3, [pc, #60]	; (8003a50 <HAL_MspInit+0x68>)
 8003a14:	69db      	ldr	r3, [r3, #28]
 8003a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1a:	607b      	str	r3, [r7, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	210f      	movs	r1, #15
 8003a22:	f06f 0001 	mvn.w	r0, #1
 8003a26:	f000 fab2 	bl	8003f8e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003a2a:	4b0a      	ldr	r3, [pc, #40]	; (8003a54 <HAL_MspInit+0x6c>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a3e:	60fb      	str	r3, [r7, #12]
 8003a40:	4a04      	ldr	r2, [pc, #16]	; (8003a54 <HAL_MspInit+0x6c>)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a46:	bf00      	nop
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40021000 	.word	0x40021000
 8003a54:	40010000 	.word	0x40010000

08003a58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b088      	sub	sp, #32
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a60:	f107 0310 	add.w	r3, r7, #16
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	605a      	str	r2, [r3, #4]
 8003a6a:	609a      	str	r2, [r3, #8]
 8003a6c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a15      	ldr	r2, [pc, #84]	; (8003ac8 <HAL_UART_MspInit+0x70>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d123      	bne.n	8003ac0 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a78:	4b14      	ldr	r3, [pc, #80]	; (8003acc <HAL_UART_MspInit+0x74>)
 8003a7a:	69db      	ldr	r3, [r3, #28]
 8003a7c:	4a13      	ldr	r2, [pc, #76]	; (8003acc <HAL_UART_MspInit+0x74>)
 8003a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a82:	61d3      	str	r3, [r2, #28]
 8003a84:	4b11      	ldr	r3, [pc, #68]	; (8003acc <HAL_UART_MspInit+0x74>)
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a90:	4b0e      	ldr	r3, [pc, #56]	; (8003acc <HAL_UART_MspInit+0x74>)
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	4a0d      	ldr	r2, [pc, #52]	; (8003acc <HAL_UART_MspInit+0x74>)
 8003a96:	f043 0304 	orr.w	r3, r3, #4
 8003a9a:	6193      	str	r3, [r2, #24]
 8003a9c:	4b0b      	ldr	r3, [pc, #44]	; (8003acc <HAL_UART_MspInit+0x74>)
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003aa8:	230c      	movs	r3, #12
 8003aaa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aac:	2302      	movs	r3, #2
 8003aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab4:	f107 0310 	add.w	r3, r7, #16
 8003ab8:	4619      	mov	r1, r3
 8003aba:	4805      	ldr	r0, [pc, #20]	; (8003ad0 <HAL_UART_MspInit+0x78>)
 8003abc:	f000 fa92 	bl	8003fe4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003ac0:	bf00      	nop
 8003ac2:	3720      	adds	r7, #32
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40004400 	.word	0x40004400
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	40010800 	.word	0x40010800

08003ad4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b08e      	sub	sp, #56	; 0x38
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003aea:	4b34      	ldr	r3, [pc, #208]	; (8003bbc <HAL_InitTick+0xe8>)
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	4a33      	ldr	r2, [pc, #204]	; (8003bbc <HAL_InitTick+0xe8>)
 8003af0:	f043 0304 	orr.w	r3, r3, #4
 8003af4:	61d3      	str	r3, [r2, #28]
 8003af6:	4b31      	ldr	r3, [pc, #196]	; (8003bbc <HAL_InitTick+0xe8>)
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	f003 0304 	and.w	r3, r3, #4
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003b02:	f107 0210 	add.w	r2, r7, #16
 8003b06:	f107 0314 	add.w	r3, r7, #20
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f001 f819 	bl	8004b44 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d103      	bne.n	8003b24 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003b1c:	f000 ffea 	bl	8004af4 <HAL_RCC_GetPCLK1Freq>
 8003b20:	6378      	str	r0, [r7, #52]	; 0x34
 8003b22:	e004      	b.n	8003b2e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003b24:	f000 ffe6 	bl	8004af4 <HAL_RCC_GetPCLK1Freq>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b30:	4a23      	ldr	r2, [pc, #140]	; (8003bc0 <HAL_InitTick+0xec>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	0c9b      	lsrs	r3, r3, #18
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8003b3c:	4b21      	ldr	r3, [pc, #132]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b3e:	4a22      	ldr	r2, [pc, #136]	; (8003bc8 <HAL_InitTick+0xf4>)
 8003b40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8003b42:	4b20      	ldr	r3, [pc, #128]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003b48:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8003b4a:	4a1e      	ldr	r2, [pc, #120]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8003b50:	4b1c      	ldr	r3, [pc, #112]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b56:	4b1b      	ldr	r3, [pc, #108]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b5c:	4b19      	ldr	r3, [pc, #100]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8003b62:	4818      	ldr	r0, [pc, #96]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b64:	f001 f83c 	bl	8004be0 <HAL_TIM_Base_Init>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003b6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d11b      	bne.n	8003bae <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8003b76:	4813      	ldr	r0, [pc, #76]	; (8003bc4 <HAL_InitTick+0xf0>)
 8003b78:	f001 f88a 	bl	8004c90 <HAL_TIM_Base_Start_IT>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003b82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d111      	bne.n	8003bae <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003b8a:	201e      	movs	r0, #30
 8003b8c:	f000 fa1b 	bl	8003fc6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b0f      	cmp	r3, #15
 8003b94:	d808      	bhi.n	8003ba8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8003b96:	2200      	movs	r2, #0
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	201e      	movs	r0, #30
 8003b9c:	f000 f9f7 	bl	8003f8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ba0:	4a0a      	ldr	r2, [pc, #40]	; (8003bcc <HAL_InitTick+0xf8>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	e002      	b.n	8003bae <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003bae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3738      	adds	r7, #56	; 0x38
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	431bde83 	.word	0x431bde83
 8003bc4:	2000061c 	.word	0x2000061c
 8003bc8:	40000800 	.word	0x40000800
 8003bcc:	20000020 	.word	0x20000020

08003bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003bd4:	e7fe      	b.n	8003bd4 <NMI_Handler+0x4>

08003bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bda:	e7fe      	b.n	8003bda <HardFault_Handler+0x4>

08003bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003be0:	e7fe      	b.n	8003be0 <MemManage_Handler+0x4>

08003be2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003be2:	b480      	push	{r7}
 8003be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003be6:	e7fe      	b.n	8003be6 <BusFault_Handler+0x4>

08003be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bec:	e7fe      	b.n	8003bec <UsageFault_Handler+0x4>

08003bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bf2:	bf00      	nop
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr
	...

08003bfc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003c00:	4802      	ldr	r0, [pc, #8]	; (8003c0c <TIM4_IRQHandler+0x10>)
 8003c02:	f001 f897 	bl	8004d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003c06:	bf00      	nop
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	2000061c 	.word	0x2000061c

08003c10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003c14:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003c18:	f000 fb80 	bl	800431c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003c1c:	bf00      	nop
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return 1;
 8003c24:	2301      	movs	r3, #1
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bc80      	pop	{r7}
 8003c2c:	4770      	bx	lr

08003c2e <_kill>:

int _kill(int pid, int sig)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b082      	sub	sp, #8
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c38:	f004 fc10 	bl	800845c <__errno>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2216      	movs	r2, #22
 8003c40:	601a      	str	r2, [r3, #0]
  return -1;
 8003c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <_exit>:

void _exit (int status)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b082      	sub	sp, #8
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c56:	f04f 31ff 	mov.w	r1, #4294967295
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7ff ffe7 	bl	8003c2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c60:	e7fe      	b.n	8003c60 <_exit+0x12>

08003c62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b086      	sub	sp, #24
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c6e:	2300      	movs	r3, #0
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	e00a      	b.n	8003c8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c74:	f3af 8000 	nop.w
 8003c78:	4601      	mov	r1, r0
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	60ba      	str	r2, [r7, #8]
 8003c80:	b2ca      	uxtb	r2, r1
 8003c82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	3301      	adds	r3, #1
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	dbf0      	blt.n	8003c74 <_read+0x12>
  }

  return len;
 8003c92:	687b      	ldr	r3, [r7, #4]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3718      	adds	r7, #24
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <_close>:
  }
  return len;
}

int _close(int file)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ca4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr

08003cb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cc2:	605a      	str	r2, [r3, #4]
  return 0;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <_isatty>:

int _isatty(int file)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003cd8:	2301      	movs	r3, #1
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bc80      	pop	{r7}
 8003ce2:	4770      	bx	lr

08003ce4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d04:	4a14      	ldr	r2, [pc, #80]	; (8003d58 <_sbrk+0x5c>)
 8003d06:	4b15      	ldr	r3, [pc, #84]	; (8003d5c <_sbrk+0x60>)
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d10:	4b13      	ldr	r3, [pc, #76]	; (8003d60 <_sbrk+0x64>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d102      	bne.n	8003d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d18:	4b11      	ldr	r3, [pc, #68]	; (8003d60 <_sbrk+0x64>)
 8003d1a:	4a12      	ldr	r2, [pc, #72]	; (8003d64 <_sbrk+0x68>)
 8003d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <_sbrk+0x64>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4413      	add	r3, r2
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d207      	bcs.n	8003d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d2c:	f004 fb96 	bl	800845c <__errno>
 8003d30:	4603      	mov	r3, r0
 8003d32:	220c      	movs	r2, #12
 8003d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d36:	f04f 33ff 	mov.w	r3, #4294967295
 8003d3a:	e009      	b.n	8003d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d3c:	4b08      	ldr	r3, [pc, #32]	; (8003d60 <_sbrk+0x64>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d42:	4b07      	ldr	r3, [pc, #28]	; (8003d60 <_sbrk+0x64>)
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4413      	add	r3, r2
 8003d4a:	4a05      	ldr	r2, [pc, #20]	; (8003d60 <_sbrk+0x64>)
 8003d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	20005000 	.word	0x20005000
 8003d5c:	00000400 	.word	0x00000400
 8003d60:	20000664 	.word	0x20000664
 8003d64:	20001908 	.word	0x20001908

08003d68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d6c:	bf00      	nop
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr

08003d74 <Reset_Handler>:
 8003d74:	f7ff fff8 	bl	8003d68 <SystemInit>
 8003d78:	480b      	ldr	r0, [pc, #44]	; (8003da8 <LoopFillZerobss+0xe>)
 8003d7a:	490c      	ldr	r1, [pc, #48]	; (8003dac <LoopFillZerobss+0x12>)
 8003d7c:	4a0c      	ldr	r2, [pc, #48]	; (8003db0 <LoopFillZerobss+0x16>)
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e002      	b.n	8003d88 <LoopCopyDataInit>

08003d82 <CopyDataInit>:
 8003d82:	58d4      	ldr	r4, [r2, r3]
 8003d84:	50c4      	str	r4, [r0, r3]
 8003d86:	3304      	adds	r3, #4

08003d88 <LoopCopyDataInit>:
 8003d88:	18c4      	adds	r4, r0, r3
 8003d8a:	428c      	cmp	r4, r1
 8003d8c:	d3f9      	bcc.n	8003d82 <CopyDataInit>
 8003d8e:	4a09      	ldr	r2, [pc, #36]	; (8003db4 <LoopFillZerobss+0x1a>)
 8003d90:	4c09      	ldr	r4, [pc, #36]	; (8003db8 <LoopFillZerobss+0x1e>)
 8003d92:	2300      	movs	r3, #0
 8003d94:	e001      	b.n	8003d9a <LoopFillZerobss>

08003d96 <FillZerobss>:
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	3204      	adds	r2, #4

08003d9a <LoopFillZerobss>:
 8003d9a:	42a2      	cmp	r2, r4
 8003d9c:	d3fb      	bcc.n	8003d96 <FillZerobss>
 8003d9e:	f004 fb63 	bl	8008468 <__libc_init_array>
 8003da2:	f7fe ffd1 	bl	8002d48 <main>
 8003da6:	4770      	bx	lr
 8003da8:	20000000 	.word	0x20000000
 8003dac:	20000208 	.word	0x20000208
 8003db0:	0800d880 	.word	0x0800d880
 8003db4:	20000208 	.word	0x20000208
 8003db8:	20001904 	.word	0x20001904

08003dbc <ADC1_2_IRQHandler>:
 8003dbc:	e7fe      	b.n	8003dbc <ADC1_2_IRQHandler>
	...

08003dc0 <HAL_Init>:
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	4b08      	ldr	r3, [pc, #32]	; (8003de8 <HAL_Init+0x28>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a07      	ldr	r2, [pc, #28]	; (8003de8 <HAL_Init+0x28>)
 8003dca:	f043 0310 	orr.w	r3, r3, #16
 8003dce:	6013      	str	r3, [r2, #0]
 8003dd0:	2003      	movs	r0, #3
 8003dd2:	f000 f8d1 	bl	8003f78 <HAL_NVIC_SetPriorityGrouping>
 8003dd6:	200f      	movs	r0, #15
 8003dd8:	f7ff fe7c 	bl	8003ad4 <HAL_InitTick>
 8003ddc:	f7ff fe04 	bl	80039e8 <HAL_MspInit>
 8003de0:	2300      	movs	r3, #0
 8003de2:	4618      	mov	r0, r3
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	40022000 	.word	0x40022000

08003dec <HAL_IncTick>:
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <HAL_IncTick+0x1c>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	461a      	mov	r2, r3
 8003df6:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <HAL_IncTick+0x20>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a03      	ldr	r2, [pc, #12]	; (8003e0c <HAL_IncTick+0x20>)
 8003dfe:	6013      	str	r3, [r2, #0]
 8003e00:	bf00      	nop
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr
 8003e08:	20000024 	.word	0x20000024
 8003e0c:	20000668 	.word	0x20000668

08003e10 <HAL_GetTick>:
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	4b02      	ldr	r3, [pc, #8]	; (8003e20 <HAL_GetTick+0x10>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bc80      	pop	{r7}
 8003e1e:	4770      	bx	lr
 8003e20:	20000668 	.word	0x20000668

08003e24 <__NVIC_SetPriorityGrouping>:
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f003 0307 	and.w	r3, r3, #7
 8003e32:	60fb      	str	r3, [r7, #12]
 8003e34:	4b0c      	ldr	r3, [pc, #48]	; (8003e68 <__NVIC_SetPriorityGrouping+0x44>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	60bb      	str	r3, [r7, #8]
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e40:	4013      	ands	r3, r2
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	021a      	lsls	r2, r3, #8
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	4a04      	ldr	r2, [pc, #16]	; (8003e68 <__NVIC_SetPriorityGrouping+0x44>)
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	60d3      	str	r3, [r2, #12]
 8003e5c:	bf00      	nop
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	e000ed00 	.word	0xe000ed00

08003e6c <__NVIC_GetPriorityGrouping>:
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	4b04      	ldr	r3, [pc, #16]	; (8003e84 <__NVIC_GetPriorityGrouping+0x18>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	0a1b      	lsrs	r3, r3, #8
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <__NVIC_EnableIRQ>:
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	71fb      	strb	r3, [r7, #7]
 8003e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	db0b      	blt.n	8003eb2 <__NVIC_EnableIRQ+0x2a>
 8003e9a:	79fb      	ldrb	r3, [r7, #7]
 8003e9c:	f003 021f 	and.w	r2, r3, #31
 8003ea0:	4906      	ldr	r1, [pc, #24]	; (8003ebc <__NVIC_EnableIRQ+0x34>)
 8003ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea6:	095b      	lsrs	r3, r3, #5
 8003ea8:	2001      	movs	r0, #1
 8003eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8003eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	e000e100 	.word	0xe000e100

08003ec0 <__NVIC_SetPriority>:
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	6039      	str	r1, [r7, #0]
 8003eca:	71fb      	strb	r3, [r7, #7]
 8003ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	db0a      	blt.n	8003eea <__NVIC_SetPriority+0x2a>
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	490c      	ldr	r1, [pc, #48]	; (8003f0c <__NVIC_SetPriority+0x4c>)
 8003eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ede:	0112      	lsls	r2, r2, #4
 8003ee0:	b2d2      	uxtb	r2, r2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8003ee8:	e00a      	b.n	8003f00 <__NVIC_SetPriority+0x40>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	4908      	ldr	r1, [pc, #32]	; (8003f10 <__NVIC_SetPriority+0x50>)
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	3b04      	subs	r3, #4
 8003ef8:	0112      	lsls	r2, r2, #4
 8003efa:	b2d2      	uxtb	r2, r2
 8003efc:	440b      	add	r3, r1
 8003efe:	761a      	strb	r2, [r3, #24]
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bc80      	pop	{r7}
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	e000e100 	.word	0xe000e100
 8003f10:	e000ed00 	.word	0xe000ed00

08003f14 <NVIC_EncodePriority>:
 8003f14:	b480      	push	{r7}
 8003f16:	b089      	sub	sp, #36	; 0x24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	61fb      	str	r3, [r7, #28]
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f1c3 0307 	rsb	r3, r3, #7
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	bf28      	it	cs
 8003f32:	2304      	movcs	r3, #4
 8003f34:	61bb      	str	r3, [r7, #24]
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	2b06      	cmp	r3, #6
 8003f3c:	d902      	bls.n	8003f44 <NVIC_EncodePriority+0x30>
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	3b03      	subs	r3, #3
 8003f42:	e000      	b.n	8003f46 <NVIC_EncodePriority+0x32>
 8003f44:	2300      	movs	r3, #0
 8003f46:	617b      	str	r3, [r7, #20]
 8003f48:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43da      	mvns	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	401a      	ands	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	409a      	lsls	r2, r3
 8003f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	fa01 f303 	lsl.w	r3, r1, r3
 8003f66:	43d9      	mvns	r1, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	400b      	ands	r3, r1
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3724      	adds	r7, #36	; 0x24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bc80      	pop	{r7}
 8003f76:	4770      	bx	lr

08003f78 <HAL_NVIC_SetPriorityGrouping>:
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff ff4f 	bl	8003e24 <__NVIC_SetPriorityGrouping>
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_NVIC_SetPriority>:
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b086      	sub	sp, #24
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	4603      	mov	r3, r0
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	73fb      	strb	r3, [r7, #15]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	f7ff ff64 	bl	8003e6c <__NVIC_GetPriorityGrouping>
 8003fa4:	6178      	str	r0, [r7, #20]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	68b9      	ldr	r1, [r7, #8]
 8003faa:	6978      	ldr	r0, [r7, #20]
 8003fac:	f7ff ffb2 	bl	8003f14 <NVIC_EncodePriority>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fb6:	4611      	mov	r1, r2
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff ff81 	bl	8003ec0 <__NVIC_SetPriority>
 8003fbe:	bf00      	nop
 8003fc0:	3718      	adds	r7, #24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_NVIC_EnableIRQ>:
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b082      	sub	sp, #8
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	4603      	mov	r3, r0
 8003fce:	71fb      	strb	r3, [r7, #7]
 8003fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff ff57 	bl	8003e88 <__NVIC_EnableIRQ>
 8003fda:	bf00      	nop
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <HAL_GPIO_Init>:
 8003fe4:	b480      	push	{r7}
 8003fe6:	b08b      	sub	sp, #44	; 0x2c
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
 8003fee:	2300      	movs	r3, #0
 8003ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	623b      	str	r3, [r7, #32]
 8003ff6:	e169      	b.n	80042cc <HAL_GPIO_Init+0x2e8>
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69fa      	ldr	r2, [r7, #28]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	429a      	cmp	r2, r3
 8004012:	f040 8158 	bne.w	80042c6 <HAL_GPIO_Init+0x2e2>
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	4a9a      	ldr	r2, [pc, #616]	; (8004284 <HAL_GPIO_Init+0x2a0>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d05e      	beq.n	80040de <HAL_GPIO_Init+0xfa>
 8004020:	4a98      	ldr	r2, [pc, #608]	; (8004284 <HAL_GPIO_Init+0x2a0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d875      	bhi.n	8004112 <HAL_GPIO_Init+0x12e>
 8004026:	4a98      	ldr	r2, [pc, #608]	; (8004288 <HAL_GPIO_Init+0x2a4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d058      	beq.n	80040de <HAL_GPIO_Init+0xfa>
 800402c:	4a96      	ldr	r2, [pc, #600]	; (8004288 <HAL_GPIO_Init+0x2a4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d86f      	bhi.n	8004112 <HAL_GPIO_Init+0x12e>
 8004032:	4a96      	ldr	r2, [pc, #600]	; (800428c <HAL_GPIO_Init+0x2a8>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d052      	beq.n	80040de <HAL_GPIO_Init+0xfa>
 8004038:	4a94      	ldr	r2, [pc, #592]	; (800428c <HAL_GPIO_Init+0x2a8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d869      	bhi.n	8004112 <HAL_GPIO_Init+0x12e>
 800403e:	4a94      	ldr	r2, [pc, #592]	; (8004290 <HAL_GPIO_Init+0x2ac>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d04c      	beq.n	80040de <HAL_GPIO_Init+0xfa>
 8004044:	4a92      	ldr	r2, [pc, #584]	; (8004290 <HAL_GPIO_Init+0x2ac>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d863      	bhi.n	8004112 <HAL_GPIO_Init+0x12e>
 800404a:	4a92      	ldr	r2, [pc, #584]	; (8004294 <HAL_GPIO_Init+0x2b0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d046      	beq.n	80040de <HAL_GPIO_Init+0xfa>
 8004050:	4a90      	ldr	r2, [pc, #576]	; (8004294 <HAL_GPIO_Init+0x2b0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d85d      	bhi.n	8004112 <HAL_GPIO_Init+0x12e>
 8004056:	2b12      	cmp	r3, #18
 8004058:	d82a      	bhi.n	80040b0 <HAL_GPIO_Init+0xcc>
 800405a:	2b12      	cmp	r3, #18
 800405c:	d859      	bhi.n	8004112 <HAL_GPIO_Init+0x12e>
 800405e:	a201      	add	r2, pc, #4	; (adr r2, 8004064 <HAL_GPIO_Init+0x80>)
 8004060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004064:	080040df 	.word	0x080040df
 8004068:	080040b9 	.word	0x080040b9
 800406c:	080040cb 	.word	0x080040cb
 8004070:	0800410d 	.word	0x0800410d
 8004074:	08004113 	.word	0x08004113
 8004078:	08004113 	.word	0x08004113
 800407c:	08004113 	.word	0x08004113
 8004080:	08004113 	.word	0x08004113
 8004084:	08004113 	.word	0x08004113
 8004088:	08004113 	.word	0x08004113
 800408c:	08004113 	.word	0x08004113
 8004090:	08004113 	.word	0x08004113
 8004094:	08004113 	.word	0x08004113
 8004098:	08004113 	.word	0x08004113
 800409c:	08004113 	.word	0x08004113
 80040a0:	08004113 	.word	0x08004113
 80040a4:	08004113 	.word	0x08004113
 80040a8:	080040c1 	.word	0x080040c1
 80040ac:	080040d5 	.word	0x080040d5
 80040b0:	4a79      	ldr	r2, [pc, #484]	; (8004298 <HAL_GPIO_Init+0x2b4>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d013      	beq.n	80040de <HAL_GPIO_Init+0xfa>
 80040b6:	e02c      	b.n	8004112 <HAL_GPIO_Init+0x12e>
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	623b      	str	r3, [r7, #32]
 80040be:	e029      	b.n	8004114 <HAL_GPIO_Init+0x130>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	3304      	adds	r3, #4
 80040c6:	623b      	str	r3, [r7, #32]
 80040c8:	e024      	b.n	8004114 <HAL_GPIO_Init+0x130>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	3308      	adds	r3, #8
 80040d0:	623b      	str	r3, [r7, #32]
 80040d2:	e01f      	b.n	8004114 <HAL_GPIO_Init+0x130>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	330c      	adds	r3, #12
 80040da:	623b      	str	r3, [r7, #32]
 80040dc:	e01a      	b.n	8004114 <HAL_GPIO_Init+0x130>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d102      	bne.n	80040ec <HAL_GPIO_Init+0x108>
 80040e6:	2304      	movs	r3, #4
 80040e8:	623b      	str	r3, [r7, #32]
 80040ea:	e013      	b.n	8004114 <HAL_GPIO_Init+0x130>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d105      	bne.n	8004100 <HAL_GPIO_Init+0x11c>
 80040f4:	2308      	movs	r3, #8
 80040f6:	623b      	str	r3, [r7, #32]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	69fa      	ldr	r2, [r7, #28]
 80040fc:	611a      	str	r2, [r3, #16]
 80040fe:	e009      	b.n	8004114 <HAL_GPIO_Init+0x130>
 8004100:	2308      	movs	r3, #8
 8004102:	623b      	str	r3, [r7, #32]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	615a      	str	r2, [r3, #20]
 800410a:	e003      	b.n	8004114 <HAL_GPIO_Init+0x130>
 800410c:	2300      	movs	r3, #0
 800410e:	623b      	str	r3, [r7, #32]
 8004110:	e000      	b.n	8004114 <HAL_GPIO_Init+0x130>
 8004112:	bf00      	nop
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2bff      	cmp	r3, #255	; 0xff
 8004118:	d801      	bhi.n	800411e <HAL_GPIO_Init+0x13a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	e001      	b.n	8004122 <HAL_GPIO_Init+0x13e>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	3304      	adds	r3, #4
 8004122:	617b      	str	r3, [r7, #20]
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	2bff      	cmp	r3, #255	; 0xff
 8004128:	d802      	bhi.n	8004130 <HAL_GPIO_Init+0x14c>
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	e002      	b.n	8004136 <HAL_GPIO_Init+0x152>
 8004130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004132:	3b08      	subs	r3, #8
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	210f      	movs	r1, #15
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	fa01 f303 	lsl.w	r3, r1, r3
 8004144:	43db      	mvns	r3, r3
 8004146:	401a      	ands	r2, r3
 8004148:	6a39      	ldr	r1, [r7, #32]
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	fa01 f303 	lsl.w	r3, r1, r3
 8004150:	431a      	orrs	r2, r3
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	f000 80b1 	beq.w	80042c6 <HAL_GPIO_Init+0x2e2>
 8004164:	4b4d      	ldr	r3, [pc, #308]	; (800429c <HAL_GPIO_Init+0x2b8>)
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	4a4c      	ldr	r2, [pc, #304]	; (800429c <HAL_GPIO_Init+0x2b8>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6193      	str	r3, [r2, #24]
 8004170:	4b4a      	ldr	r3, [pc, #296]	; (800429c <HAL_GPIO_Init+0x2b8>)
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	60bb      	str	r3, [r7, #8]
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	4a48      	ldr	r2, [pc, #288]	; (80042a0 <HAL_GPIO_Init+0x2bc>)
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	089b      	lsrs	r3, r3, #2
 8004182:	3302      	adds	r3, #2
 8004184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	f003 0303 	and.w	r3, r3, #3
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	220f      	movs	r2, #15
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43db      	mvns	r3, r3
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	4013      	ands	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a40      	ldr	r2, [pc, #256]	; (80042a4 <HAL_GPIO_Init+0x2c0>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d013      	beq.n	80041d0 <HAL_GPIO_Init+0x1ec>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a3f      	ldr	r2, [pc, #252]	; (80042a8 <HAL_GPIO_Init+0x2c4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00d      	beq.n	80041cc <HAL_GPIO_Init+0x1e8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a3e      	ldr	r2, [pc, #248]	; (80042ac <HAL_GPIO_Init+0x2c8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d007      	beq.n	80041c8 <HAL_GPIO_Init+0x1e4>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a3d      	ldr	r2, [pc, #244]	; (80042b0 <HAL_GPIO_Init+0x2cc>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d101      	bne.n	80041c4 <HAL_GPIO_Init+0x1e0>
 80041c0:	2303      	movs	r3, #3
 80041c2:	e006      	b.n	80041d2 <HAL_GPIO_Init+0x1ee>
 80041c4:	2304      	movs	r3, #4
 80041c6:	e004      	b.n	80041d2 <HAL_GPIO_Init+0x1ee>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e002      	b.n	80041d2 <HAL_GPIO_Init+0x1ee>
 80041cc:	2301      	movs	r3, #1
 80041ce:	e000      	b.n	80041d2 <HAL_GPIO_Init+0x1ee>
 80041d0:	2300      	movs	r3, #0
 80041d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041d4:	f002 0203 	and.w	r2, r2, #3
 80041d8:	0092      	lsls	r2, r2, #2
 80041da:	4093      	lsls	r3, r2
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	492f      	ldr	r1, [pc, #188]	; (80042a0 <HAL_GPIO_Init+0x2bc>)
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	089b      	lsrs	r3, r3, #2
 80041e8:	3302      	adds	r3, #2
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d006      	beq.n	800420a <HAL_GPIO_Init+0x226>
 80041fc:	4b2d      	ldr	r3, [pc, #180]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	492c      	ldr	r1, [pc, #176]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	4313      	orrs	r3, r2
 8004206:	608b      	str	r3, [r1, #8]
 8004208:	e006      	b.n	8004218 <HAL_GPIO_Init+0x234>
 800420a:	4b2a      	ldr	r3, [pc, #168]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	43db      	mvns	r3, r3
 8004212:	4928      	ldr	r1, [pc, #160]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004214:	4013      	ands	r3, r2
 8004216:	608b      	str	r3, [r1, #8]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d006      	beq.n	8004232 <HAL_GPIO_Init+0x24e>
 8004224:	4b23      	ldr	r3, [pc, #140]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	4922      	ldr	r1, [pc, #136]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	4313      	orrs	r3, r2
 800422e:	60cb      	str	r3, [r1, #12]
 8004230:	e006      	b.n	8004240 <HAL_GPIO_Init+0x25c>
 8004232:	4b20      	ldr	r3, [pc, #128]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	43db      	mvns	r3, r3
 800423a:	491e      	ldr	r1, [pc, #120]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 800423c:	4013      	ands	r3, r2
 800423e:	60cb      	str	r3, [r1, #12]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d006      	beq.n	800425a <HAL_GPIO_Init+0x276>
 800424c:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	4918      	ldr	r1, [pc, #96]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	4313      	orrs	r3, r2
 8004256:	604b      	str	r3, [r1, #4]
 8004258:	e006      	b.n	8004268 <HAL_GPIO_Init+0x284>
 800425a:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	43db      	mvns	r3, r3
 8004262:	4914      	ldr	r1, [pc, #80]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004264:	4013      	ands	r3, r2
 8004266:	604b      	str	r3, [r1, #4]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d021      	beq.n	80042b8 <HAL_GPIO_Init+0x2d4>
 8004274:	4b0f      	ldr	r3, [pc, #60]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	490e      	ldr	r1, [pc, #56]	; (80042b4 <HAL_GPIO_Init+0x2d0>)
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	4313      	orrs	r3, r2
 800427e:	600b      	str	r3, [r1, #0]
 8004280:	e021      	b.n	80042c6 <HAL_GPIO_Init+0x2e2>
 8004282:	bf00      	nop
 8004284:	10320000 	.word	0x10320000
 8004288:	10310000 	.word	0x10310000
 800428c:	10220000 	.word	0x10220000
 8004290:	10210000 	.word	0x10210000
 8004294:	10120000 	.word	0x10120000
 8004298:	10110000 	.word	0x10110000
 800429c:	40021000 	.word	0x40021000
 80042a0:	40010000 	.word	0x40010000
 80042a4:	40010800 	.word	0x40010800
 80042a8:	40010c00 	.word	0x40010c00
 80042ac:	40011000 	.word	0x40011000
 80042b0:	40011400 	.word	0x40011400
 80042b4:	40010400 	.word	0x40010400
 80042b8:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <HAL_GPIO_Init+0x304>)
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	43db      	mvns	r3, r3
 80042c0:	4909      	ldr	r1, [pc, #36]	; (80042e8 <HAL_GPIO_Init+0x304>)
 80042c2:	4013      	ands	r3, r2
 80042c4:	600b      	str	r3, [r1, #0]
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	3301      	adds	r3, #1
 80042ca:	627b      	str	r3, [r7, #36]	; 0x24
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	fa22 f303 	lsr.w	r3, r2, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f47f ae8e 	bne.w	8003ff8 <HAL_GPIO_Init+0x14>
 80042dc:	bf00      	nop
 80042de:	bf00      	nop
 80042e0:	372c      	adds	r7, #44	; 0x2c
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr
 80042e8:	40010400 	.word	0x40010400

080042ec <HAL_GPIO_WritePin>:
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	460b      	mov	r3, r1
 80042f6:	807b      	strh	r3, [r7, #2]
 80042f8:	4613      	mov	r3, r2
 80042fa:	707b      	strb	r3, [r7, #1]
 80042fc:	787b      	ldrb	r3, [r7, #1]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d003      	beq.n	800430a <HAL_GPIO_WritePin+0x1e>
 8004302:	887a      	ldrh	r2, [r7, #2]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	611a      	str	r2, [r3, #16]
 8004308:	e003      	b.n	8004312 <HAL_GPIO_WritePin+0x26>
 800430a:	887b      	ldrh	r3, [r7, #2]
 800430c:	041a      	lsls	r2, r3, #16
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	611a      	str	r2, [r3, #16]
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr

0800431c <HAL_GPIO_EXTI_IRQHandler>:
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	80fb      	strh	r3, [r7, #6]
 8004326:	4b08      	ldr	r3, [pc, #32]	; (8004348 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	4013      	ands	r3, r2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d006      	beq.n	8004340 <HAL_GPIO_EXTI_IRQHandler+0x24>
 8004332:	4a05      	ldr	r2, [pc, #20]	; (8004348 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004334:	88fb      	ldrh	r3, [r7, #6]
 8004336:	6153      	str	r3, [r2, #20]
 8004338:	88fb      	ldrh	r3, [r7, #6]
 800433a:	4618      	mov	r0, r3
 800433c:	f000 f806 	bl	800434c <HAL_GPIO_EXTI_Callback>
 8004340:	bf00      	nop
 8004342:	3708      	adds	r7, #8
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40010400 	.word	0x40010400

0800434c <HAL_GPIO_EXTI_Callback>:
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	80fb      	strh	r3, [r7, #6]
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	bc80      	pop	{r7}
 800435e:	4770      	bx	lr

08004360 <HAL_RCC_OscConfig>:
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_RCC_OscConfig+0x12>
 800436e:	2301      	movs	r3, #1
 8004370:	e272      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 8087 	beq.w	800448e <HAL_RCC_OscConfig+0x12e>
 8004380:	4b92      	ldr	r3, [pc, #584]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 030c 	and.w	r3, r3, #12
 8004388:	2b04      	cmp	r3, #4
 800438a:	d00c      	beq.n	80043a6 <HAL_RCC_OscConfig+0x46>
 800438c:	4b8f      	ldr	r3, [pc, #572]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 030c 	and.w	r3, r3, #12
 8004394:	2b08      	cmp	r3, #8
 8004396:	d112      	bne.n	80043be <HAL_RCC_OscConfig+0x5e>
 8004398:	4b8c      	ldr	r3, [pc, #560]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a4:	d10b      	bne.n	80043be <HAL_RCC_OscConfig+0x5e>
 80043a6:	4b89      	ldr	r3, [pc, #548]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d06c      	beq.n	800448c <HAL_RCC_OscConfig+0x12c>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d168      	bne.n	800448c <HAL_RCC_OscConfig+0x12c>
 80043ba:	2301      	movs	r3, #1
 80043bc:	e24c      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043c6:	d106      	bne.n	80043d6 <HAL_RCC_OscConfig+0x76>
 80043c8:	4b80      	ldr	r3, [pc, #512]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a7f      	ldr	r2, [pc, #508]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043d2:	6013      	str	r3, [r2, #0]
 80043d4:	e02e      	b.n	8004434 <HAL_RCC_OscConfig+0xd4>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10c      	bne.n	80043f8 <HAL_RCC_OscConfig+0x98>
 80043de:	4b7b      	ldr	r3, [pc, #492]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a7a      	ldr	r2, [pc, #488]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043e8:	6013      	str	r3, [r2, #0]
 80043ea:	4b78      	ldr	r3, [pc, #480]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a77      	ldr	r2, [pc, #476]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80043f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	e01d      	b.n	8004434 <HAL_RCC_OscConfig+0xd4>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004400:	d10c      	bne.n	800441c <HAL_RCC_OscConfig+0xbc>
 8004402:	4b72      	ldr	r3, [pc, #456]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a71      	ldr	r2, [pc, #452]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	4b6f      	ldr	r3, [pc, #444]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a6e      	ldr	r2, [pc, #440]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	e00b      	b.n	8004434 <HAL_RCC_OscConfig+0xd4>
 800441c:	4b6b      	ldr	r3, [pc, #428]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a6a      	ldr	r2, [pc, #424]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004426:	6013      	str	r3, [r2, #0]
 8004428:	4b68      	ldr	r3, [pc, #416]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a67      	ldr	r2, [pc, #412]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 800442e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004432:	6013      	str	r3, [r2, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d013      	beq.n	8004464 <HAL_RCC_OscConfig+0x104>
 800443c:	f7ff fce8 	bl	8003e10 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0xf6>
 8004444:	f7ff fce4 	bl	8003e10 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b64      	cmp	r3, #100	; 0x64
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0xf6>
 8004452:	2303      	movs	r3, #3
 8004454:	e200      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004456:	4b5d      	ldr	r3, [pc, #372]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d0f0      	beq.n	8004444 <HAL_RCC_OscConfig+0xe4>
 8004462:	e014      	b.n	800448e <HAL_RCC_OscConfig+0x12e>
 8004464:	f7ff fcd4 	bl	8003e10 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x11e>
 800446c:	f7ff fcd0 	bl	8003e10 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b64      	cmp	r3, #100	; 0x64
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x11e>
 800447a:	2303      	movs	r3, #3
 800447c:	e1ec      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 800447e:	4b53      	ldr	r3, [pc, #332]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0x10c>
 800448a:	e000      	b.n	800448e <HAL_RCC_OscConfig+0x12e>
 800448c:	bf00      	nop
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d063      	beq.n	8004562 <HAL_RCC_OscConfig+0x202>
 800449a:	4b4c      	ldr	r3, [pc, #304]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f003 030c 	and.w	r3, r3, #12
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00b      	beq.n	80044be <HAL_RCC_OscConfig+0x15e>
 80044a6:	4b49      	ldr	r3, [pc, #292]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f003 030c 	and.w	r3, r3, #12
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d11c      	bne.n	80044ec <HAL_RCC_OscConfig+0x18c>
 80044b2:	4b46      	ldr	r3, [pc, #280]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d116      	bne.n	80044ec <HAL_RCC_OscConfig+0x18c>
 80044be:	4b43      	ldr	r3, [pc, #268]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d005      	beq.n	80044d6 <HAL_RCC_OscConfig+0x176>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d001      	beq.n	80044d6 <HAL_RCC_OscConfig+0x176>
 80044d2:	2301      	movs	r3, #1
 80044d4:	e1c0      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 80044d6:	4b3d      	ldr	r3, [pc, #244]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	4939      	ldr	r1, [pc, #228]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	600b      	str	r3, [r1, #0]
 80044ea:	e03a      	b.n	8004562 <HAL_RCC_OscConfig+0x202>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d020      	beq.n	8004536 <HAL_RCC_OscConfig+0x1d6>
 80044f4:	4b36      	ldr	r3, [pc, #216]	; (80045d0 <HAL_RCC_OscConfig+0x270>)
 80044f6:	2201      	movs	r2, #1
 80044f8:	601a      	str	r2, [r3, #0]
 80044fa:	f7ff fc89 	bl	8003e10 <HAL_GetTick>
 80044fe:	6138      	str	r0, [r7, #16]
 8004500:	e008      	b.n	8004514 <HAL_RCC_OscConfig+0x1b4>
 8004502:	f7ff fc85 	bl	8003e10 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x1b4>
 8004510:	2303      	movs	r3, #3
 8004512:	e1a1      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004514:	4b2d      	ldr	r3, [pc, #180]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0f0      	beq.n	8004502 <HAL_RCC_OscConfig+0x1a2>
 8004520:	4b2a      	ldr	r3, [pc, #168]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	4927      	ldr	r1, [pc, #156]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004530:	4313      	orrs	r3, r2
 8004532:	600b      	str	r3, [r1, #0]
 8004534:	e015      	b.n	8004562 <HAL_RCC_OscConfig+0x202>
 8004536:	4b26      	ldr	r3, [pc, #152]	; (80045d0 <HAL_RCC_OscConfig+0x270>)
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	f7ff fc68 	bl	8003e10 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0x1f6>
 8004544:	f7ff fc64 	bl	8003e10 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x1f6>
 8004552:	2303      	movs	r3, #3
 8004554:	e180      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004556:	4b1d      	ldr	r3, [pc, #116]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1f0      	bne.n	8004544 <HAL_RCC_OscConfig+0x1e4>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d03a      	beq.n	80045e4 <HAL_RCC_OscConfig+0x284>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d019      	beq.n	80045aa <HAL_RCC_OscConfig+0x24a>
 8004576:	4b17      	ldr	r3, [pc, #92]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004578:	2201      	movs	r2, #1
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	f7ff fc48 	bl	8003e10 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x236>
 8004584:	f7ff fc44 	bl	8003e10 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x236>
 8004592:	2303      	movs	r3, #3
 8004594:	e160      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004596:	4b0d      	ldr	r3, [pc, #52]	; (80045cc <HAL_RCC_OscConfig+0x26c>)
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0f0      	beq.n	8004584 <HAL_RCC_OscConfig+0x224>
 80045a2:	2001      	movs	r0, #1
 80045a4:	f000 fafe 	bl	8004ba4 <RCC_Delay>
 80045a8:	e01c      	b.n	80045e4 <HAL_RCC_OscConfig+0x284>
 80045aa:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	f7ff fc2e 	bl	8003e10 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]
 80045b6:	e00f      	b.n	80045d8 <HAL_RCC_OscConfig+0x278>
 80045b8:	f7ff fc2a 	bl	8003e10 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d908      	bls.n	80045d8 <HAL_RCC_OscConfig+0x278>
 80045c6:	2303      	movs	r3, #3
 80045c8:	e146      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 80045ca:	bf00      	nop
 80045cc:	40021000 	.word	0x40021000
 80045d0:	42420000 	.word	0x42420000
 80045d4:	42420480 	.word	0x42420480
 80045d8:	4b92      	ldr	r3, [pc, #584]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80045da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1e9      	bne.n	80045b8 <HAL_RCC_OscConfig+0x258>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f000 80a6 	beq.w	800473e <HAL_RCC_OscConfig+0x3de>
 80045f2:	2300      	movs	r3, #0
 80045f4:	75fb      	strb	r3, [r7, #23]
 80045f6:	4b8b      	ldr	r3, [pc, #556]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10d      	bne.n	800461e <HAL_RCC_OscConfig+0x2be>
 8004602:	4b88      	ldr	r3, [pc, #544]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	4a87      	ldr	r2, [pc, #540]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800460c:	61d3      	str	r3, [r2, #28]
 800460e:	4b85      	ldr	r3, [pc, #532]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004616:	60bb      	str	r3, [r7, #8]
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2301      	movs	r3, #1
 800461c:	75fb      	strb	r3, [r7, #23]
 800461e:	4b82      	ldr	r3, [pc, #520]	; (8004828 <HAL_RCC_OscConfig+0x4c8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004626:	2b00      	cmp	r3, #0
 8004628:	d118      	bne.n	800465c <HAL_RCC_OscConfig+0x2fc>
 800462a:	4b7f      	ldr	r3, [pc, #508]	; (8004828 <HAL_RCC_OscConfig+0x4c8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a7e      	ldr	r2, [pc, #504]	; (8004828 <HAL_RCC_OscConfig+0x4c8>)
 8004630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	f7ff fbeb 	bl	8003e10 <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]
 800463c:	e008      	b.n	8004650 <HAL_RCC_OscConfig+0x2f0>
 800463e:	f7ff fbe7 	bl	8003e10 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b64      	cmp	r3, #100	; 0x64
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x2f0>
 800464c:	2303      	movs	r3, #3
 800464e:	e103      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004650:	4b75      	ldr	r3, [pc, #468]	; (8004828 <HAL_RCC_OscConfig+0x4c8>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0f0      	beq.n	800463e <HAL_RCC_OscConfig+0x2de>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d106      	bne.n	8004672 <HAL_RCC_OscConfig+0x312>
 8004664:	4b6f      	ldr	r3, [pc, #444]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004666:	6a1b      	ldr	r3, [r3, #32]
 8004668:	4a6e      	ldr	r2, [pc, #440]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	6213      	str	r3, [r2, #32]
 8004670:	e02d      	b.n	80046ce <HAL_RCC_OscConfig+0x36e>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10c      	bne.n	8004694 <HAL_RCC_OscConfig+0x334>
 800467a:	4b6a      	ldr	r3, [pc, #424]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	4a69      	ldr	r2, [pc, #420]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004680:	f023 0301 	bic.w	r3, r3, #1
 8004684:	6213      	str	r3, [r2, #32]
 8004686:	4b67      	ldr	r3, [pc, #412]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	4a66      	ldr	r2, [pc, #408]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800468c:	f023 0304 	bic.w	r3, r3, #4
 8004690:	6213      	str	r3, [r2, #32]
 8004692:	e01c      	b.n	80046ce <HAL_RCC_OscConfig+0x36e>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	2b05      	cmp	r3, #5
 800469a:	d10c      	bne.n	80046b6 <HAL_RCC_OscConfig+0x356>
 800469c:	4b61      	ldr	r3, [pc, #388]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	4a60      	ldr	r2, [pc, #384]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046a2:	f043 0304 	orr.w	r3, r3, #4
 80046a6:	6213      	str	r3, [r2, #32]
 80046a8:	4b5e      	ldr	r3, [pc, #376]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4a5d      	ldr	r2, [pc, #372]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	f043 0301 	orr.w	r3, r3, #1
 80046b2:	6213      	str	r3, [r2, #32]
 80046b4:	e00b      	b.n	80046ce <HAL_RCC_OscConfig+0x36e>
 80046b6:	4b5b      	ldr	r3, [pc, #364]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	4a5a      	ldr	r2, [pc, #360]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046bc:	f023 0301 	bic.w	r3, r3, #1
 80046c0:	6213      	str	r3, [r2, #32]
 80046c2:	4b58      	ldr	r3, [pc, #352]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	4a57      	ldr	r2, [pc, #348]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046c8:	f023 0304 	bic.w	r3, r3, #4
 80046cc:	6213      	str	r3, [r2, #32]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d015      	beq.n	8004702 <HAL_RCC_OscConfig+0x3a2>
 80046d6:	f7ff fb9b 	bl	8003e10 <HAL_GetTick>
 80046da:	6138      	str	r0, [r7, #16]
 80046dc:	e00a      	b.n	80046f4 <HAL_RCC_OscConfig+0x394>
 80046de:	f7ff fb97 	bl	8003e10 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x394>
 80046f0:	2303      	movs	r3, #3
 80046f2:	e0b1      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 80046f4:	4b4b      	ldr	r3, [pc, #300]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ee      	beq.n	80046de <HAL_RCC_OscConfig+0x37e>
 8004700:	e014      	b.n	800472c <HAL_RCC_OscConfig+0x3cc>
 8004702:	f7ff fb85 	bl	8003e10 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]
 8004708:	e00a      	b.n	8004720 <HAL_RCC_OscConfig+0x3c0>
 800470a:	f7ff fb81 	bl	8003e10 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	f241 3288 	movw	r2, #5000	; 0x1388
 8004718:	4293      	cmp	r3, r2
 800471a:	d901      	bls.n	8004720 <HAL_RCC_OscConfig+0x3c0>
 800471c:	2303      	movs	r3, #3
 800471e:	e09b      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004720:	4b40      	ldr	r3, [pc, #256]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1ee      	bne.n	800470a <HAL_RCC_OscConfig+0x3aa>
 800472c:	7dfb      	ldrb	r3, [r7, #23]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d105      	bne.n	800473e <HAL_RCC_OscConfig+0x3de>
 8004732:	4b3c      	ldr	r3, [pc, #240]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	4a3b      	ldr	r2, [pc, #236]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004738:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800473c:	61d3      	str	r3, [r2, #28]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	2b00      	cmp	r3, #0
 8004744:	f000 8087 	beq.w	8004856 <HAL_RCC_OscConfig+0x4f6>
 8004748:	4b36      	ldr	r3, [pc, #216]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f003 030c 	and.w	r3, r3, #12
 8004750:	2b08      	cmp	r3, #8
 8004752:	d061      	beq.n	8004818 <HAL_RCC_OscConfig+0x4b8>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	2b02      	cmp	r3, #2
 800475a:	d146      	bne.n	80047ea <HAL_RCC_OscConfig+0x48a>
 800475c:	4b33      	ldr	r3, [pc, #204]	; (800482c <HAL_RCC_OscConfig+0x4cc>)
 800475e:	2200      	movs	r2, #0
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	f7ff fb55 	bl	8003e10 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]
 8004768:	e008      	b.n	800477c <HAL_RCC_OscConfig+0x41c>
 800476a:	f7ff fb51 	bl	8003e10 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x41c>
 8004778:	2303      	movs	r3, #3
 800477a:	e06d      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 800477c:	4b29      	ldr	r3, [pc, #164]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1f0      	bne.n	800476a <HAL_RCC_OscConfig+0x40a>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a1b      	ldr	r3, [r3, #32]
 800478c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004790:	d108      	bne.n	80047a4 <HAL_RCC_OscConfig+0x444>
 8004792:	4b24      	ldr	r3, [pc, #144]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	4921      	ldr	r1, [pc, #132]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	604b      	str	r3, [r1, #4]
 80047a4:	4b1f      	ldr	r3, [pc, #124]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a19      	ldr	r1, [r3, #32]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	430b      	orrs	r3, r1
 80047b6:	491b      	ldr	r1, [pc, #108]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	604b      	str	r3, [r1, #4]
 80047bc:	4b1b      	ldr	r3, [pc, #108]	; (800482c <HAL_RCC_OscConfig+0x4cc>)
 80047be:	2201      	movs	r2, #1
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	f7ff fb25 	bl	8003e10 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x47c>
 80047ca:	f7ff fb21 	bl	8003e10 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x47c>
 80047d8:	2303      	movs	r3, #3
 80047da:	e03d      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 80047dc:	4b11      	ldr	r3, [pc, #68]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0f0      	beq.n	80047ca <HAL_RCC_OscConfig+0x46a>
 80047e8:	e035      	b.n	8004856 <HAL_RCC_OscConfig+0x4f6>
 80047ea:	4b10      	ldr	r3, [pc, #64]	; (800482c <HAL_RCC_OscConfig+0x4cc>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	f7ff fb0e 	bl	8003e10 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0x4aa>
 80047f8:	f7ff fb0a 	bl	8003e10 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x4aa>
 8004806:	2303      	movs	r3, #3
 8004808:	e026      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 800480a:	4b06      	ldr	r3, [pc, #24]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1f0      	bne.n	80047f8 <HAL_RCC_OscConfig+0x498>
 8004816:	e01e      	b.n	8004856 <HAL_RCC_OscConfig+0x4f6>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	69db      	ldr	r3, [r3, #28]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d107      	bne.n	8004830 <HAL_RCC_OscConfig+0x4d0>
 8004820:	2301      	movs	r3, #1
 8004822:	e019      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004824:	40021000 	.word	0x40021000
 8004828:	40007000 	.word	0x40007000
 800482c:	42420060 	.word	0x42420060
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_OscConfig+0x500>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	429a      	cmp	r2, r3
 8004842:	d106      	bne.n	8004852 <HAL_RCC_OscConfig+0x4f2>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	429a      	cmp	r2, r3
 8004850:	d001      	beq.n	8004856 <HAL_RCC_OscConfig+0x4f6>
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <HAL_RCC_OscConfig+0x4f8>
 8004856:	2300      	movs	r3, #0
 8004858:	4618      	mov	r0, r3
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40021000 	.word	0x40021000

08004864 <HAL_RCC_ClockConfig>:
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d101      	bne.n	8004878 <HAL_RCC_ClockConfig+0x14>
 8004874:	2301      	movs	r3, #1
 8004876:	e0d0      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 8004878:	4b6a      	ldr	r3, [pc, #424]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d910      	bls.n	80048a8 <HAL_RCC_ClockConfig+0x44>
 8004886:	4b67      	ldr	r3, [pc, #412]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f023 0207 	bic.w	r2, r3, #7
 800488e:	4965      	ldr	r1, [pc, #404]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	4313      	orrs	r3, r2
 8004894:	600b      	str	r3, [r1, #0]
 8004896:	4b63      	ldr	r3, [pc, #396]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d001      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x44>
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0b8      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d020      	beq.n	80048f6 <HAL_RCC_ClockConfig+0x92>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d005      	beq.n	80048cc <HAL_RCC_ClockConfig+0x68>
 80048c0:	4b59      	ldr	r3, [pc, #356]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	4a58      	ldr	r2, [pc, #352]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80048c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80048ca:	6053      	str	r3, [r2, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0308 	and.w	r3, r3, #8
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d005      	beq.n	80048e4 <HAL_RCC_ClockConfig+0x80>
 80048d8:	4b53      	ldr	r3, [pc, #332]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a52      	ldr	r2, [pc, #328]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80048de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80048e2:	6053      	str	r3, [r2, #4]
 80048e4:	4b50      	ldr	r3, [pc, #320]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	494d      	ldr	r1, [pc, #308]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	604b      	str	r3, [r1, #4]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d040      	beq.n	8004984 <HAL_RCC_ClockConfig+0x120>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d107      	bne.n	800491a <HAL_RCC_ClockConfig+0xb6>
 800490a:	4b47      	ldr	r3, [pc, #284]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d115      	bne.n	8004942 <HAL_RCC_ClockConfig+0xde>
 8004916:	2301      	movs	r3, #1
 8004918:	e07f      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b02      	cmp	r3, #2
 8004920:	d107      	bne.n	8004932 <HAL_RCC_ClockConfig+0xce>
 8004922:	4b41      	ldr	r3, [pc, #260]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d109      	bne.n	8004942 <HAL_RCC_ClockConfig+0xde>
 800492e:	2301      	movs	r3, #1
 8004930:	e073      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 8004932:	4b3d      	ldr	r3, [pc, #244]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_RCC_ClockConfig+0xde>
 800493e:	2301      	movs	r3, #1
 8004940:	e06b      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 8004942:	4b39      	ldr	r3, [pc, #228]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f023 0203 	bic.w	r2, r3, #3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	4936      	ldr	r1, [pc, #216]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 8004950:	4313      	orrs	r3, r2
 8004952:	604b      	str	r3, [r1, #4]
 8004954:	f7ff fa5c 	bl	8003e10 <HAL_GetTick>
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	e00a      	b.n	8004972 <HAL_RCC_ClockConfig+0x10e>
 800495c:	f7ff fa58 	bl	8003e10 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	f241 3288 	movw	r2, #5000	; 0x1388
 800496a:	4293      	cmp	r3, r2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_ClockConfig+0x10e>
 800496e:	2303      	movs	r3, #3
 8004970:	e053      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 8004972:	4b2d      	ldr	r3, [pc, #180]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f003 020c 	and.w	r2, r3, #12
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	429a      	cmp	r2, r3
 8004982:	d1eb      	bne.n	800495c <HAL_RCC_ClockConfig+0xf8>
 8004984:	4b27      	ldr	r3, [pc, #156]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0307 	and.w	r3, r3, #7
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d210      	bcs.n	80049b4 <HAL_RCC_ClockConfig+0x150>
 8004992:	4b24      	ldr	r3, [pc, #144]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f023 0207 	bic.w	r2, r3, #7
 800499a:	4922      	ldr	r1, [pc, #136]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	4313      	orrs	r3, r2
 80049a0:	600b      	str	r3, [r1, #0]
 80049a2:	4b20      	ldr	r3, [pc, #128]	; (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d001      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x150>
 80049b0:	2301      	movs	r3, #1
 80049b2:	e032      	b.n	8004a1a <HAL_RCC_ClockConfig+0x1b6>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d008      	beq.n	80049d2 <HAL_RCC_ClockConfig+0x16e>
 80049c0:	4b19      	ldr	r3, [pc, #100]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	4916      	ldr	r1, [pc, #88]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	604b      	str	r3, [r1, #4]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d009      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x18e>
 80049de:	4b12      	ldr	r3, [pc, #72]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	490e      	ldr	r1, [pc, #56]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	604b      	str	r3, [r1, #4]
 80049f2:	f000 f821 	bl	8004a38 <HAL_RCC_GetSysClockFreq>
 80049f6:	4602      	mov	r2, r0
 80049f8:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	091b      	lsrs	r3, r3, #4
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	490a      	ldr	r1, [pc, #40]	; (8004a2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a04:	5ccb      	ldrb	r3, [r1, r3]
 8004a06:	fa22 f303 	lsr.w	r3, r2, r3
 8004a0a:	4a09      	ldr	r2, [pc, #36]	; (8004a30 <HAL_RCC_ClockConfig+0x1cc>)
 8004a0c:	6013      	str	r3, [r2, #0]
 8004a0e:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <HAL_RCC_ClockConfig+0x1d0>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7ff f85e 	bl	8003ad4 <HAL_InitTick>
 8004a18:	2300      	movs	r3, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40022000 	.word	0x40022000
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	0800d3f0 	.word	0x0800d3f0
 8004a30:	2000001c 	.word	0x2000001c
 8004a34:	20000020 	.word	0x20000020

08004a38 <HAL_RCC_GetSysClockFreq>:
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
 8004a42:	2300      	movs	r3, #0
 8004a44:	60bb      	str	r3, [r7, #8]
 8004a46:	2300      	movs	r3, #0
 8004a48:	617b      	str	r3, [r7, #20]
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	607b      	str	r3, [r7, #4]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	613b      	str	r3, [r7, #16]
 8004a52:	4b1e      	ldr	r3, [pc, #120]	; (8004acc <HAL_RCC_GetSysClockFreq+0x94>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f003 030c 	and.w	r3, r3, #12
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d002      	beq.n	8004a68 <HAL_RCC_GetSysClockFreq+0x30>
 8004a62:	2b08      	cmp	r3, #8
 8004a64:	d003      	beq.n	8004a6e <HAL_RCC_GetSysClockFreq+0x36>
 8004a66:	e027      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x80>
 8004a68:	4b19      	ldr	r3, [pc, #100]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a6a:	613b      	str	r3, [r7, #16]
 8004a6c:	e027      	b.n	8004abe <HAL_RCC_GetSysClockFreq+0x86>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	0c9b      	lsrs	r3, r3, #18
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	4a17      	ldr	r2, [pc, #92]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a78:	5cd3      	ldrb	r3, [r2, r3]
 8004a7a:	607b      	str	r3, [r7, #4]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d010      	beq.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x70>
 8004a86:	4b11      	ldr	r3, [pc, #68]	; (8004acc <HAL_RCC_GetSysClockFreq+0x94>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	0c5b      	lsrs	r3, r3, #17
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	4a11      	ldr	r2, [pc, #68]	; (8004ad8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a92:	5cd3      	ldrb	r3, [r2, r3]
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a0d      	ldr	r2, [pc, #52]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a9a:	fb03 f202 	mul.w	r2, r3, r2
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	e004      	b.n	8004ab2 <HAL_RCC_GetSysClockFreq+0x7a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a0c      	ldr	r2, [pc, #48]	; (8004adc <HAL_RCC_GetSysClockFreq+0xa4>)
 8004aac:	fb02 f303 	mul.w	r3, r2, r3
 8004ab0:	617b      	str	r3, [r7, #20]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	613b      	str	r3, [r7, #16]
 8004ab6:	e002      	b.n	8004abe <HAL_RCC_GetSysClockFreq+0x86>
 8004ab8:	4b05      	ldr	r3, [pc, #20]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	bf00      	nop
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	007a1200 	.word	0x007a1200
 8004ad4:	0800d408 	.word	0x0800d408
 8004ad8:	0800d418 	.word	0x0800d418
 8004adc:	003d0900 	.word	0x003d0900

08004ae0 <HAL_RCC_GetHCLKFreq>:
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	4b02      	ldr	r3, [pc, #8]	; (8004af0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4618      	mov	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr
 8004af0:	2000001c 	.word	0x2000001c

08004af4 <HAL_RCC_GetPCLK1Freq>:
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	f7ff fff2 	bl	8004ae0 <HAL_RCC_GetHCLKFreq>
 8004afc:	4602      	mov	r2, r0
 8004afe:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	0a1b      	lsrs	r3, r3, #8
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	4903      	ldr	r1, [pc, #12]	; (8004b18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b0a:	5ccb      	ldrb	r3, [r1, r3]
 8004b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b10:	4618      	mov	r0, r3
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	40021000 	.word	0x40021000
 8004b18:	0800d400 	.word	0x0800d400

08004b1c <HAL_RCC_GetPCLK2Freq>:
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	f7ff ffde 	bl	8004ae0 <HAL_RCC_GetHCLKFreq>
 8004b24:	4602      	mov	r2, r0
 8004b26:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	0adb      	lsrs	r3, r3, #11
 8004b2c:	f003 0307 	and.w	r3, r3, #7
 8004b30:	4903      	ldr	r1, [pc, #12]	; (8004b40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b32:	5ccb      	ldrb	r3, [r1, r3]
 8004b34:	fa22 f303 	lsr.w	r3, r2, r3
 8004b38:	4618      	mov	r0, r3
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	0800d400 	.word	0x0800d400

08004b44 <HAL_RCC_GetClockConfig>:
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	220f      	movs	r2, #15
 8004b52:	601a      	str	r2, [r3, #0]
 8004b54:	4b11      	ldr	r3, [pc, #68]	; (8004b9c <HAL_RCC_GetClockConfig+0x58>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f003 0203 	and.w	r2, r3, #3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	605a      	str	r2, [r3, #4]
 8004b60:	4b0e      	ldr	r3, [pc, #56]	; (8004b9c <HAL_RCC_GetClockConfig+0x58>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	609a      	str	r2, [r3, #8]
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	; (8004b9c <HAL_RCC_GetClockConfig+0x58>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	60da      	str	r2, [r3, #12]
 8004b78:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <HAL_RCC_GetClockConfig+0x58>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	08db      	lsrs	r3, r3, #3
 8004b7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	611a      	str	r2, [r3, #16]
 8004b86:	4b06      	ldr	r3, [pc, #24]	; (8004ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0207 	and.w	r2, r3, #7
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	40021000 	.word	0x40021000
 8004ba0:	40022000 	.word	0x40022000

08004ba4 <RCC_Delay>:
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	4b0a      	ldr	r3, [pc, #40]	; (8004bd8 <RCC_Delay+0x34>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a0a      	ldr	r2, [pc, #40]	; (8004bdc <RCC_Delay+0x38>)
 8004bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb6:	0a5b      	lsrs	r3, r3, #9
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	fb02 f303 	mul.w	r3, r2, r3
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	bf00      	nop
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	1e5a      	subs	r2, r3, #1
 8004bc6:	60fa      	str	r2, [r7, #12]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1f9      	bne.n	8004bc0 <RCC_Delay+0x1c>
 8004bcc:	bf00      	nop
 8004bce:	bf00      	nop
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr
 8004bd8:	2000001c 	.word	0x2000001c
 8004bdc:	10624dd3 	.word	0x10624dd3

08004be0 <HAL_TIM_Base_Init>:
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_TIM_Base_Init+0x12>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e041      	b.n	8004c76 <HAL_TIM_Base_Init+0x96>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d106      	bne.n	8004c0c <HAL_TIM_Base_Init+0x2c>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f839 	bl	8004c7e <HAL_TIM_Base_MspInit>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2202      	movs	r2, #2
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	3304      	adds	r3, #4
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	4610      	mov	r0, r2
 8004c20:	f000 f9b4 	bl	8004f8c <TIM_Base_SetConfig>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c74:	2300      	movs	r3, #0
 8004c76:	4618      	mov	r0, r3
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_TIM_Base_MspInit>:
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr

08004c90 <HAL_TIM_Base_Start_IT>:
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d001      	beq.n	8004ca8 <HAL_TIM_Base_Start_IT+0x18>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e03a      	b.n	8004d1e <HAL_TIM_Base_Start_IT+0x8e>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0201 	orr.w	r2, r2, #1
 8004cbe:	60da      	str	r2, [r3, #12]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a18      	ldr	r2, [pc, #96]	; (8004d28 <HAL_TIM_Base_Start_IT+0x98>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d00e      	beq.n	8004ce8 <HAL_TIM_Base_Start_IT+0x58>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cd2:	d009      	beq.n	8004ce8 <HAL_TIM_Base_Start_IT+0x58>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a14      	ldr	r2, [pc, #80]	; (8004d2c <HAL_TIM_Base_Start_IT+0x9c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d004      	beq.n	8004ce8 <HAL_TIM_Base_Start_IT+0x58>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a13      	ldr	r2, [pc, #76]	; (8004d30 <HAL_TIM_Base_Start_IT+0xa0>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d111      	bne.n	8004d0c <HAL_TIM_Base_Start_IT+0x7c>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2b06      	cmp	r3, #6
 8004cf8:	d010      	beq.n	8004d1c <HAL_TIM_Base_Start_IT+0x8c>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f042 0201 	orr.w	r2, r2, #1
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	e007      	b.n	8004d1c <HAL_TIM_Base_Start_IT+0x8c>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f042 0201 	orr.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3714      	adds	r7, #20
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr
 8004d28:	40012c00 	.word	0x40012c00
 8004d2c:	40000400 	.word	0x40000400
 8004d30:	40000800 	.word	0x40000800

08004d34 <HAL_TIM_IRQHandler>:
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d122      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x5c>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d11b      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x5c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f06f 0202 	mvn.w	r2, #2
 8004d60:	611a      	str	r2, [r3, #16]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	771a      	strb	r2, [r3, #28]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_TIM_IRQHandler+0x4a>
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f8ed 	bl	8004f56 <HAL_TIM_IC_CaptureCallback>
 8004d7c:	e005      	b.n	8004d8a <HAL_TIM_IRQHandler+0x56>
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f8e0 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f8ef 	bl	8004f68 <HAL_TIM_PWM_PulseFinishedCallback>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	771a      	strb	r2, [r3, #28]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d122      	bne.n	8004de4 <HAL_TIM_IRQHandler+0xb0>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d11b      	bne.n	8004de4 <HAL_TIM_IRQHandler+0xb0>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f06f 0204 	mvn.w	r2, #4
 8004db4:	611a      	str	r2, [r3, #16]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2202      	movs	r2, #2
 8004dba:	771a      	strb	r2, [r3, #28]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x9e>
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f8c3 	bl	8004f56 <HAL_TIM_IC_CaptureCallback>
 8004dd0:	e005      	b.n	8004dde <HAL_TIM_IRQHandler+0xaa>
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f8b6 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 f8c5 	bl	8004f68 <HAL_TIM_PWM_PulseFinishedCallback>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	771a      	strb	r2, [r3, #28]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d122      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x104>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f003 0308 	and.w	r3, r3, #8
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d11b      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x104>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f06f 0208 	mvn.w	r2, #8
 8004e08:	611a      	str	r2, [r3, #16]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2204      	movs	r2, #4
 8004e0e:	771a      	strb	r2, [r3, #28]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d003      	beq.n	8004e26 <HAL_TIM_IRQHandler+0xf2>
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f899 	bl	8004f56 <HAL_TIM_IC_CaptureCallback>
 8004e24:	e005      	b.n	8004e32 <HAL_TIM_IRQHandler+0xfe>
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f88c 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f89b 	bl	8004f68 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	771a      	strb	r2, [r3, #28]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	f003 0310 	and.w	r3, r3, #16
 8004e42:	2b10      	cmp	r3, #16
 8004e44:	d122      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x158>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d11b      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x158>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f06f 0210 	mvn.w	r2, #16
 8004e5c:	611a      	str	r2, [r3, #16]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2208      	movs	r2, #8
 8004e62:	771a      	strb	r2, [r3, #28]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_TIM_IRQHandler+0x146>
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f86f 	bl	8004f56 <HAL_TIM_IC_CaptureCallback>
 8004e78:	e005      	b.n	8004e86 <HAL_TIM_IRQHandler+0x152>
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f862 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 f871 	bl	8004f68 <HAL_TIM_PWM_PulseFinishedCallback>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	771a      	strb	r2, [r3, #28]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10e      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x184>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d107      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x184>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0201 	mvn.w	r2, #1
 8004eb0:	611a      	str	r2, [r3, #16]
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7fe fb94 	bl	80035e0 <HAL_TIM_PeriodElapsedCallback>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec2:	2b80      	cmp	r3, #128	; 0x80
 8004ec4:	d10e      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x1b0>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed0:	2b80      	cmp	r3, #128	; 0x80
 8004ed2:	d107      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x1b0>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004edc:	611a      	str	r2, [r3, #16]
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f8bf 	bl	8005062 <HAL_TIMEx_BreakCallback>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eee:	2b40      	cmp	r3, #64	; 0x40
 8004ef0:	d10e      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x1dc>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efc:	2b40      	cmp	r3, #64	; 0x40
 8004efe:	d107      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x1dc>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f08:	611a      	str	r2, [r3, #16]
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 f835 	bl	8004f7a <HAL_TIM_TriggerCallback>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	f003 0320 	and.w	r3, r3, #32
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d10e      	bne.n	8004f3c <HAL_TIM_IRQHandler+0x208>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f003 0320 	and.w	r3, r3, #32
 8004f28:	2b20      	cmp	r3, #32
 8004f2a:	d107      	bne.n	8004f3c <HAL_TIM_IRQHandler+0x208>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f06f 0220 	mvn.w	r2, #32
 8004f34:	611a      	str	r2, [r3, #16]
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f88a 	bl	8005050 <HAL_TIMEx_CommutCallback>
 8004f3c:	bf00      	nop
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_TIM_OC_DelayElapsedCallback>:
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bc80      	pop	{r7}
 8004f54:	4770      	bx	lr

08004f56 <HAL_TIM_IC_CaptureCallback>:
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <HAL_TIM_TriggerCallback>:
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr

08004f8c <TIM_Base_SetConfig>:
 8004f8c:	b480      	push	{r7}
 8004f8e:	b085      	sub	sp, #20
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a29      	ldr	r2, [pc, #164]	; (8005044 <TIM_Base_SetConfig+0xb8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00b      	beq.n	8004fbc <TIM_Base_SetConfig+0x30>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004faa:	d007      	beq.n	8004fbc <TIM_Base_SetConfig+0x30>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a26      	ldr	r2, [pc, #152]	; (8005048 <TIM_Base_SetConfig+0xbc>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d003      	beq.n	8004fbc <TIM_Base_SetConfig+0x30>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a25      	ldr	r2, [pc, #148]	; (800504c <TIM_Base_SetConfig+0xc0>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d108      	bne.n	8004fce <TIM_Base_SetConfig+0x42>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fc2:	60fb      	str	r3, [r7, #12]
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a1c      	ldr	r2, [pc, #112]	; (8005044 <TIM_Base_SetConfig+0xb8>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d00b      	beq.n	8004fee <TIM_Base_SetConfig+0x62>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fdc:	d007      	beq.n	8004fee <TIM_Base_SetConfig+0x62>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a19      	ldr	r2, [pc, #100]	; (8005048 <TIM_Base_SetConfig+0xbc>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d003      	beq.n	8004fee <TIM_Base_SetConfig+0x62>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a18      	ldr	r2, [pc, #96]	; (800504c <TIM_Base_SetConfig+0xc0>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d108      	bne.n	8005000 <TIM_Base_SetConfig+0x74>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ff4:	60fb      	str	r3, [r7, #12]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	62da      	str	r2, [r3, #44]	; 0x2c
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	629a      	str	r2, [r3, #40]	; 0x28
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a07      	ldr	r2, [pc, #28]	; (8005044 <TIM_Base_SetConfig+0xb8>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d103      	bne.n	8005034 <TIM_Base_SetConfig+0xa8>
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	691a      	ldr	r2, [r3, #16]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	631a      	str	r2, [r3, #48]	; 0x30
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	615a      	str	r2, [r3, #20]
 800503a:	bf00      	nop
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr
 8005044:	40012c00 	.word	0x40012c00
 8005048:	40000400 	.word	0x40000400
 800504c:	40000800 	.word	0x40000800

08005050 <HAL_TIMEx_CommutCallback>:
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	bc80      	pop	{r7}
 8005060:	4770      	bx	lr

08005062 <HAL_TIMEx_BreakCallback>:
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	bf00      	nop
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <HAL_UART_Init>:
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_UART_Init+0x12>
 8005082:	2301      	movs	r3, #1
 8005084:	e042      	b.n	800510c <HAL_UART_Init+0x98>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <HAL_UART_Init+0x2c>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f7fe fcdc 	bl	8003a58 <HAL_UART_MspInit>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2224      	movs	r2, #36	; 0x24
 80050a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68da      	ldr	r2, [r3, #12]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050b6:	60da      	str	r2, [r3, #12]
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 f82b 	bl	8005114 <UART_SetConfig>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	691a      	ldr	r2, [r3, #16]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050cc:	611a      	str	r2, [r3, #16]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	695a      	ldr	r2, [r3, #20]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050dc:	615a      	str	r2, [r3, #20]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050ec:	60da      	str	r2, [r3, #12]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	645a      	str	r2, [r3, #68]	; 0x44
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2220      	movs	r2, #32
 8005100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	635a      	str	r2, [r3, #52]	; 0x34
 800510a:	2300      	movs	r3, #0
 800510c:	4618      	mov	r0, r3
 800510e:	3708      	adds	r7, #8
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <UART_SetConfig>:
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	68da      	ldr	r2, [r3, #12]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	430a      	orrs	r2, r1
 8005130:	611a      	str	r2, [r3, #16]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	60bb      	str	r3, [r7, #8]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800514e:	f023 030c 	bic.w	r3, r3, #12
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6812      	ldr	r2, [r2, #0]
 8005156:	68b9      	ldr	r1, [r7, #8]
 8005158:	430b      	orrs	r3, r1
 800515a:	60d3      	str	r3, [r2, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	699a      	ldr	r2, [r3, #24]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	615a      	str	r2, [r3, #20]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a2c      	ldr	r2, [pc, #176]	; (8005228 <UART_SetConfig+0x114>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d103      	bne.n	8005184 <UART_SetConfig+0x70>
 800517c:	f7ff fcce 	bl	8004b1c <HAL_RCC_GetPCLK2Freq>
 8005180:	60f8      	str	r0, [r7, #12]
 8005182:	e002      	b.n	800518a <UART_SetConfig+0x76>
 8005184:	f7ff fcb6 	bl	8004af4 <HAL_RCC_GetPCLK1Freq>
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	4613      	mov	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	009a      	lsls	r2, r3, #2
 8005194:	441a      	add	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a0:	4a22      	ldr	r2, [pc, #136]	; (800522c <UART_SetConfig+0x118>)
 80051a2:	fba2 2303 	umull	r2, r3, r2, r3
 80051a6:	095b      	lsrs	r3, r3, #5
 80051a8:	0119      	lsls	r1, r3, #4
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4613      	mov	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	009a      	lsls	r2, r3, #2
 80051b4:	441a      	add	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80051c0:	4b1a      	ldr	r3, [pc, #104]	; (800522c <UART_SetConfig+0x118>)
 80051c2:	fba3 0302 	umull	r0, r3, r3, r2
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	2064      	movs	r0, #100	; 0x64
 80051ca:	fb00 f303 	mul.w	r3, r0, r3
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	3332      	adds	r3, #50	; 0x32
 80051d4:	4a15      	ldr	r2, [pc, #84]	; (800522c <UART_SetConfig+0x118>)
 80051d6:	fba2 2303 	umull	r2, r3, r2, r3
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051e0:	4419      	add	r1, r3
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	4613      	mov	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	4413      	add	r3, r2
 80051ea:	009a      	lsls	r2, r3, #2
 80051ec:	441a      	add	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80051f8:	4b0c      	ldr	r3, [pc, #48]	; (800522c <UART_SetConfig+0x118>)
 80051fa:	fba3 0302 	umull	r0, r3, r3, r2
 80051fe:	095b      	lsrs	r3, r3, #5
 8005200:	2064      	movs	r0, #100	; 0x64
 8005202:	fb00 f303 	mul.w	r3, r0, r3
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	011b      	lsls	r3, r3, #4
 800520a:	3332      	adds	r3, #50	; 0x32
 800520c:	4a07      	ldr	r2, [pc, #28]	; (800522c <UART_SetConfig+0x118>)
 800520e:	fba2 2303 	umull	r2, r3, r2, r3
 8005212:	095b      	lsrs	r3, r3, #5
 8005214:	f003 020f 	and.w	r2, r3, #15
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	440a      	add	r2, r1
 800521e:	609a      	str	r2, [r3, #8]
 8005220:	bf00      	nop
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	40013800 	.word	0x40013800
 800522c:	51eb851f 	.word	0x51eb851f

08005230 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	4603      	mov	r3, r0
 8005238:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800523a:	2300      	movs	r3, #0
 800523c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800523e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005242:	2b84      	cmp	r3, #132	; 0x84
 8005244:	d005      	beq.n	8005252 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005246:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4413      	add	r3, r2
 800524e:	3303      	adds	r3, #3
 8005250:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005252:	68fb      	ldr	r3, [r7, #12]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	bc80      	pop	{r7}
 800525c:	4770      	bx	lr

0800525e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005264:	f3ef 8305 	mrs	r3, IPSR
 8005268:	607b      	str	r3, [r7, #4]
  return(result);
 800526a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800526c:	2b00      	cmp	r3, #0
 800526e:	bf14      	ite	ne
 8005270:	2301      	movne	r3, #1
 8005272:	2300      	moveq	r3, #0
 8005274:	b2db      	uxtb	r3, r3
}
 8005276:	4618      	mov	r0, r3
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	bc80      	pop	{r7}
 800527e:	4770      	bx	lr

08005280 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005284:	f000 fe6c 	bl	8005f60 <vTaskStartScheduler>
  
  return osOK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	bd80      	pop	{r7, pc}

0800528e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005292:	f7ff ffe4 	bl	800525e <inHandlerMode>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d003      	beq.n	80052a4 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800529c:	f000 ff82 	bl	80061a4 <xTaskGetTickCountFromISR>
 80052a0:	4603      	mov	r3, r0
 80052a2:	e002      	b.n	80052aa <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80052a4:	f000 ff70 	bl	8006188 <xTaskGetTickCount>
 80052a8:	4603      	mov	r3, r0
  }
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	bd80      	pop	{r7, pc}

080052ae <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80052ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052b0:	b089      	sub	sp, #36	; 0x24
 80052b2:	af04      	add	r7, sp, #16
 80052b4:	6078      	str	r0, [r7, #4]
 80052b6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d020      	beq.n	8005302 <osThreadCreate+0x54>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d01c      	beq.n	8005302 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685c      	ldr	r4, [r3, #4]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	691e      	ldr	r6, [r3, #16]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052da:	4618      	mov	r0, r3
 80052dc:	f7ff ffa8 	bl	8005230 <makeFreeRtosPriority>
 80052e0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052ea:	9202      	str	r2, [sp, #8]
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	9100      	str	r1, [sp, #0]
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	4632      	mov	r2, r6
 80052f4:	4629      	mov	r1, r5
 80052f6:	4620      	mov	r0, r4
 80052f8:	f000 fc5c 	bl	8005bb4 <xTaskCreateStatic>
 80052fc:	4603      	mov	r3, r0
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	e01c      	b.n	800533c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685c      	ldr	r4, [r3, #4]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800530e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005316:	4618      	mov	r0, r3
 8005318:	f7ff ff8a 	bl	8005230 <makeFreeRtosPriority>
 800531c:	4602      	mov	r2, r0
 800531e:	f107 030c 	add.w	r3, r7, #12
 8005322:	9301      	str	r3, [sp, #4]
 8005324:	9200      	str	r2, [sp, #0]
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	4632      	mov	r2, r6
 800532a:	4629      	mov	r1, r5
 800532c:	4620      	mov	r0, r4
 800532e:	f000 fc9d 	bl	8005c6c <xTaskCreate>
 8005332:	4603      	mov	r3, r0
 8005334:	2b01      	cmp	r3, #1
 8005336:	d001      	beq.n	800533c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005338:	2300      	movs	r3, #0
 800533a:	e000      	b.n	800533e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800533c:	68fb      	ldr	r3, [r7, #12]
}
 800533e:	4618      	mov	r0, r3
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005346 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b084      	sub	sp, #16
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <osDelay+0x16>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	e000      	b.n	800535e <osDelay+0x18>
 800535c:	2301      	movs	r3, #1
 800535e:	4618      	mov	r0, r3
 8005360:	f000 fdca 	bl	8005ef8 <vTaskDelay>
  
  return osOK;
 8005364:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005366:	4618      	mov	r0, r3
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b082      	sub	sp, #8
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d007      	beq.n	800538e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	4619      	mov	r1, r3
 8005384:	2001      	movs	r0, #1
 8005386:	f000 fa27 	bl	80057d8 <xQueueCreateMutexStatic>
 800538a:	4603      	mov	r3, r0
 800538c:	e003      	b.n	8005396 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800538e:	2001      	movs	r0, #1
 8005390:	f000 fa0a 	bl	80057a8 <xQueueCreateMutex>
 8005394:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005396:	4618      	mov	r0, r3
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800539e:	b480      	push	{r7}
 80053a0:	b083      	sub	sp, #12
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f103 0208 	add.w	r2, r3, #8
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f04f 32ff 	mov.w	r2, #4294967295
 80053b6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f103 0208 	add.w	r2, r3, #8
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f103 0208 	add.w	r2, r3, #8
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bc80      	pop	{r7}
 80053da:	4770      	bx	lr

080053dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bc80      	pop	{r7}
 80053f2:	4770      	bx	lr

080053f4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	689a      	ldr	r2, [r3, #8]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	601a      	str	r2, [r3, #0]
}
 8005430:	bf00      	nop
 8005432:	3714      	adds	r7, #20
 8005434:	46bd      	mov	sp, r7
 8005436:	bc80      	pop	{r7}
 8005438:	4770      	bx	lr

0800543a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800543a:	b480      	push	{r7}
 800543c:	b085      	sub	sp, #20
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
 8005442:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005450:	d103      	bne.n	800545a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	60fb      	str	r3, [r7, #12]
 8005458:	e00c      	b.n	8005474 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	3308      	adds	r3, #8
 800545e:	60fb      	str	r3, [r7, #12]
 8005460:	e002      	b.n	8005468 <vListInsert+0x2e>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	60fb      	str	r3, [r7, #12]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	429a      	cmp	r2, r3
 8005472:	d2f6      	bcs.n	8005462 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	601a      	str	r2, [r3, #0]
}
 80054a0:	bf00      	nop
 80054a2:	3714      	adds	r7, #20
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bc80      	pop	{r7}
 80054a8:	4770      	bx	lr

080054aa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80054aa:	b480      	push	{r7}
 80054ac:	b085      	sub	sp, #20
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6892      	ldr	r2, [r2, #8]
 80054c0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6852      	ldr	r2, [r2, #4]
 80054ca:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d103      	bne.n	80054de <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	689a      	ldr	r2, [r3, #8]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	1e5a      	subs	r2, r3, #1
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bc80      	pop	{r7}
 80054fa:	4770      	bx	lr

080054fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10a      	bne.n	8005526 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	f383 8811 	msr	BASEPRI, r3
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005522:	bf00      	nop
 8005524:	e7fe      	b.n	8005524 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005526:	f001 fb51 	bl	8006bcc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005532:	68f9      	ldr	r1, [r7, #12]
 8005534:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005536:	fb01 f303 	mul.w	r3, r1, r3
 800553a:	441a      	add	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005556:	3b01      	subs	r3, #1
 8005558:	68f9      	ldr	r1, [r7, #12]
 800555a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800555c:	fb01 f303 	mul.w	r3, r1, r3
 8005560:	441a      	add	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	22ff      	movs	r2, #255	; 0xff
 800556a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	22ff      	movs	r2, #255	; 0xff
 8005572:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d114      	bne.n	80055a6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01a      	beq.n	80055ba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	3310      	adds	r3, #16
 8005588:	4618      	mov	r0, r3
 800558a:	f000 ff61 	bl	8006450 <xTaskRemoveFromEventList>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d012      	beq.n	80055ba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005594:	4b0c      	ldr	r3, [pc, #48]	; (80055c8 <xQueueGenericReset+0xcc>)
 8005596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800559a:	601a      	str	r2, [r3, #0]
 800559c:	f3bf 8f4f 	dsb	sy
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	e009      	b.n	80055ba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	3310      	adds	r3, #16
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff fef7 	bl	800539e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	3324      	adds	r3, #36	; 0x24
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff fef2 	bl	800539e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80055ba:	f001 fb37 	bl	8006c2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80055be:	2301      	movs	r3, #1
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	e000ed04 	.word	0xe000ed04

080055cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b08e      	sub	sp, #56	; 0x38
 80055d0:	af02      	add	r7, sp, #8
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10a      	bne.n	80055f6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80055e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e4:	f383 8811 	msr	BASEPRI, r3
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80055f2:	bf00      	nop
 80055f4:	e7fe      	b.n	80055f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10a      	bne.n	8005612 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80055fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005600:	f383 8811 	msr	BASEPRI, r3
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800560e:	bf00      	nop
 8005610:	e7fe      	b.n	8005610 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <xQueueGenericCreateStatic+0x52>
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <xQueueGenericCreateStatic+0x56>
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <xQueueGenericCreateStatic+0x58>
 8005622:	2300      	movs	r3, #0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10a      	bne.n	800563e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800562c:	f383 8811 	msr	BASEPRI, r3
 8005630:	f3bf 8f6f 	isb	sy
 8005634:	f3bf 8f4f 	dsb	sy
 8005638:	623b      	str	r3, [r7, #32]
}
 800563a:	bf00      	nop
 800563c:	e7fe      	b.n	800563c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d102      	bne.n	800564a <xQueueGenericCreateStatic+0x7e>
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <xQueueGenericCreateStatic+0x82>
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <xQueueGenericCreateStatic+0x84>
 800564e:	2300      	movs	r3, #0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10a      	bne.n	800566a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	61fb      	str	r3, [r7, #28]
}
 8005666:	bf00      	nop
 8005668:	e7fe      	b.n	8005668 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800566a:	2348      	movs	r3, #72	; 0x48
 800566c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2b48      	cmp	r3, #72	; 0x48
 8005672:	d00a      	beq.n	800568a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	61bb      	str	r3, [r7, #24]
}
 8005686:	bf00      	nop
 8005688:	e7fe      	b.n	8005688 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800568e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00d      	beq.n	80056b0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800569c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80056a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	4613      	mov	r3, r2
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 f843 	bl	8005736 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80056b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3730      	adds	r7, #48	; 0x30
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b08a      	sub	sp, #40	; 0x28
 80056be:	af02      	add	r7, sp, #8
 80056c0:	60f8      	str	r0, [r7, #12]
 80056c2:	60b9      	str	r1, [r7, #8]
 80056c4:	4613      	mov	r3, r2
 80056c6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10a      	bne.n	80056e4 <xQueueGenericCreate+0x2a>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	613b      	str	r3, [r7, #16]
}
 80056e0:	bf00      	nop
 80056e2:	e7fe      	b.n	80056e2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d102      	bne.n	80056f0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80056ea:	2300      	movs	r3, #0
 80056ec:	61fb      	str	r3, [r7, #28]
 80056ee:	e004      	b.n	80056fa <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	fb02 f303 	mul.w	r3, r2, r3
 80056f8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	3348      	adds	r3, #72	; 0x48
 80056fe:	4618      	mov	r0, r3
 8005700:	f001 fb64 	bl	8006dcc <pvPortMalloc>
 8005704:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00f      	beq.n	800572c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	3348      	adds	r3, #72	; 0x48
 8005710:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800571a:	79fa      	ldrb	r2, [r7, #7]
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	4613      	mov	r3, r2
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	68b9      	ldr	r1, [r7, #8]
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	f000 f805 	bl	8005736 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800572c:	69bb      	ldr	r3, [r7, #24]
	}
 800572e:	4618      	mov	r0, r3
 8005730:	3720      	adds	r7, #32
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b084      	sub	sp, #16
 800573a:	af00      	add	r7, sp, #0
 800573c:	60f8      	str	r0, [r7, #12]
 800573e:	60b9      	str	r1, [r7, #8]
 8005740:	607a      	str	r2, [r7, #4]
 8005742:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d103      	bne.n	8005752 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	e002      	b.n	8005758 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	68ba      	ldr	r2, [r7, #8]
 8005762:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005764:	2101      	movs	r1, #1
 8005766:	69b8      	ldr	r0, [r7, #24]
 8005768:	f7ff fec8 	bl	80054fc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800576c:	bf00      	nop
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00e      	beq.n	80057a0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005794:	2300      	movs	r3, #0
 8005796:	2200      	movs	r2, #0
 8005798:	2100      	movs	r1, #0
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f838 	bl	8005810 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80057a0:	bf00      	nop
 80057a2:	3708      	adds	r7, #8
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b086      	sub	sp, #24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	4603      	mov	r3, r0
 80057b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80057b2:	2301      	movs	r3, #1
 80057b4:	617b      	str	r3, [r7, #20]
 80057b6:	2300      	movs	r3, #0
 80057b8:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80057ba:	79fb      	ldrb	r3, [r7, #7]
 80057bc:	461a      	mov	r2, r3
 80057be:	6939      	ldr	r1, [r7, #16]
 80057c0:	6978      	ldr	r0, [r7, #20]
 80057c2:	f7ff ff7a 	bl	80056ba <xQueueGenericCreate>
 80057c6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f7ff ffd3 	bl	8005774 <prvInitialiseMutex>

		return pxNewQueue;
 80057ce:	68fb      	ldr	r3, [r7, #12]
	}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3718      	adds	r7, #24
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af02      	add	r7, sp, #8
 80057de:	4603      	mov	r3, r0
 80057e0:	6039      	str	r1, [r7, #0]
 80057e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80057e4:	2301      	movs	r3, #1
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	2300      	movs	r3, #0
 80057ea:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80057ec:	79fb      	ldrb	r3, [r7, #7]
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2200      	movs	r2, #0
 80057f4:	6939      	ldr	r1, [r7, #16]
 80057f6:	6978      	ldr	r0, [r7, #20]
 80057f8:	f7ff fee8 	bl	80055cc <xQueueGenericCreateStatic>
 80057fc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f7ff ffb8 	bl	8005774 <prvInitialiseMutex>

		return pxNewQueue;
 8005804:	68fb      	ldr	r3, [r7, #12]
	}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
	...

08005810 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b08e      	sub	sp, #56	; 0x38
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
 800581c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800581e:	2300      	movs	r3, #0
 8005820:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10a      	bne.n	8005842 <xQueueGenericSend+0x32>
	__asm volatile
 800582c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005830:	f383 8811 	msr	BASEPRI, r3
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800583e:	bf00      	nop
 8005840:	e7fe      	b.n	8005840 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d103      	bne.n	8005850 <xQueueGenericSend+0x40>
 8005848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800584a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <xQueueGenericSend+0x44>
 8005850:	2301      	movs	r3, #1
 8005852:	e000      	b.n	8005856 <xQueueGenericSend+0x46>
 8005854:	2300      	movs	r3, #0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10a      	bne.n	8005870 <xQueueGenericSend+0x60>
	__asm volatile
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800586c:	bf00      	nop
 800586e:	e7fe      	b.n	800586e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2b02      	cmp	r3, #2
 8005874:	d103      	bne.n	800587e <xQueueGenericSend+0x6e>
 8005876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <xQueueGenericSend+0x72>
 800587e:	2301      	movs	r3, #1
 8005880:	e000      	b.n	8005884 <xQueueGenericSend+0x74>
 8005882:	2300      	movs	r3, #0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10a      	bne.n	800589e <xQueueGenericSend+0x8e>
	__asm volatile
 8005888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	623b      	str	r3, [r7, #32]
}
 800589a:	bf00      	nop
 800589c:	e7fe      	b.n	800589c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800589e:	f000 ff9b 	bl	80067d8 <xTaskGetSchedulerState>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d102      	bne.n	80058ae <xQueueGenericSend+0x9e>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <xQueueGenericSend+0xa2>
 80058ae:	2301      	movs	r3, #1
 80058b0:	e000      	b.n	80058b4 <xQueueGenericSend+0xa4>
 80058b2:	2300      	movs	r3, #0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10a      	bne.n	80058ce <xQueueGenericSend+0xbe>
	__asm volatile
 80058b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058bc:	f383 8811 	msr	BASEPRI, r3
 80058c0:	f3bf 8f6f 	isb	sy
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	61fb      	str	r3, [r7, #28]
}
 80058ca:	bf00      	nop
 80058cc:	e7fe      	b.n	80058cc <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80058ce:	f001 f97d 	bl	8006bcc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058da:	429a      	cmp	r2, r3
 80058dc:	d302      	bcc.n	80058e4 <xQueueGenericSend+0xd4>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d129      	bne.n	8005938 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058e4:	683a      	ldr	r2, [r7, #0]
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80058ea:	f000 f88f 	bl	8005a0c <prvCopyDataToQueue>
 80058ee:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d010      	beq.n	800591a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058fa:	3324      	adds	r3, #36	; 0x24
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fda7 	bl	8006450 <xTaskRemoveFromEventList>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d013      	beq.n	8005930 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005908:	4b3f      	ldr	r3, [pc, #252]	; (8005a08 <xQueueGenericSend+0x1f8>)
 800590a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	e00a      	b.n	8005930 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800591a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591c:	2b00      	cmp	r3, #0
 800591e:	d007      	beq.n	8005930 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005920:	4b39      	ldr	r3, [pc, #228]	; (8005a08 <xQueueGenericSend+0x1f8>)
 8005922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005926:	601a      	str	r2, [r3, #0]
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005930:	f001 f97c 	bl	8006c2c <vPortExitCritical>
				return pdPASS;
 8005934:	2301      	movs	r3, #1
 8005936:	e063      	b.n	8005a00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d103      	bne.n	8005946 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800593e:	f001 f975 	bl	8006c2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005942:	2300      	movs	r3, #0
 8005944:	e05c      	b.n	8005a00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005948:	2b00      	cmp	r3, #0
 800594a:	d106      	bne.n	800595a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800594c:	f107 0314 	add.w	r3, r7, #20
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fddf 	bl	8006514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005956:	2301      	movs	r3, #1
 8005958:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800595a:	f001 f967 	bl	8006c2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800595e:	f000 fb69 	bl	8006034 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005962:	f001 f933 	bl	8006bcc <vPortEnterCritical>
 8005966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005968:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800596c:	b25b      	sxtb	r3, r3
 800596e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005972:	d103      	bne.n	800597c <xQueueGenericSend+0x16c>
 8005974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800597c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005982:	b25b      	sxtb	r3, r3
 8005984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005988:	d103      	bne.n	8005992 <xQueueGenericSend+0x182>
 800598a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005992:	f001 f94b 	bl	8006c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005996:	1d3a      	adds	r2, r7, #4
 8005998:	f107 0314 	add.w	r3, r7, #20
 800599c:	4611      	mov	r1, r2
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 fdce 	bl	8006540 <xTaskCheckForTimeOut>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d124      	bne.n	80059f4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80059aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80059ac:	f000 f8ea 	bl	8005b84 <prvIsQueueFull>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d018      	beq.n	80059e8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80059b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b8:	3310      	adds	r3, #16
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	4611      	mov	r1, r2
 80059be:	4618      	mov	r0, r3
 80059c0:	f000 fd22 	bl	8006408 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80059c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80059c6:	f000 f88b 	bl	8005ae0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80059ca:	f000 fb41 	bl	8006050 <xTaskResumeAll>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f47f af7c 	bne.w	80058ce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80059d6:	4b0c      	ldr	r3, [pc, #48]	; (8005a08 <xQueueGenericSend+0x1f8>)
 80059d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	f3bf 8f6f 	isb	sy
 80059e6:	e772      	b.n	80058ce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80059e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80059ea:	f000 f879 	bl	8005ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059ee:	f000 fb2f 	bl	8006050 <xTaskResumeAll>
 80059f2:	e76c      	b.n	80058ce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80059f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80059f6:	f000 f873 	bl	8005ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059fa:	f000 fb29 	bl	8006050 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80059fe:	2300      	movs	r3, #0
		}
	}
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3738      	adds	r7, #56	; 0x38
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	e000ed04 	.word	0xe000ed04

08005a0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10d      	bne.n	8005a46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d14d      	bne.n	8005ace <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f000 feec 	bl	8006814 <xTaskPriorityDisinherit>
 8005a3c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	605a      	str	r2, [r3, #4]
 8005a44:	e043      	b.n	8005ace <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d119      	bne.n	8005a80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6898      	ldr	r0, [r3, #8]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a54:	461a      	mov	r2, r3
 8005a56:	68b9      	ldr	r1, [r7, #8]
 8005a58:	f002 fd3b 	bl	80084d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a64:	441a      	add	r2, r3
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	689a      	ldr	r2, [r3, #8]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d32b      	bcc.n	8005ace <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	609a      	str	r2, [r3, #8]
 8005a7e:	e026      	b.n	8005ace <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	68d8      	ldr	r0, [r3, #12]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a88:	461a      	mov	r2, r3
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	f002 fd21 	bl	80084d2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a98:	425b      	negs	r3, r3
 8005a9a:	441a      	add	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	68da      	ldr	r2, [r3, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d207      	bcs.n	8005abc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab4:	425b      	negs	r3, r3
 8005ab6:	441a      	add	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d105      	bne.n	8005ace <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1c5a      	adds	r2, r3, #1
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005ad6:	697b      	ldr	r3, [r7, #20]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3718      	adds	r7, #24
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005ae8:	f001 f870 	bl	8006bcc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005af2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005af4:	e011      	b.n	8005b1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d012      	beq.n	8005b24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	3324      	adds	r3, #36	; 0x24
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 fca4 	bl	8006450 <xTaskRemoveFromEventList>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d001      	beq.n	8005b12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005b0e:	f000 fd79 	bl	8006604 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005b12:	7bfb      	ldrb	r3, [r7, #15]
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	dce9      	bgt.n	8005af6 <prvUnlockQueue+0x16>
 8005b22:	e000      	b.n	8005b26 <prvUnlockQueue+0x46>
					break;
 8005b24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	22ff      	movs	r2, #255	; 0xff
 8005b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005b2e:	f001 f87d 	bl	8006c2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005b32:	f001 f84b 	bl	8006bcc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005b3e:	e011      	b.n	8005b64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d012      	beq.n	8005b6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	3310      	adds	r3, #16
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 fc7f 	bl	8006450 <xTaskRemoveFromEventList>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d001      	beq.n	8005b5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005b58:	f000 fd54 	bl	8006604 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005b5c:	7bbb      	ldrb	r3, [r7, #14]
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005b64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	dce9      	bgt.n	8005b40 <prvUnlockQueue+0x60>
 8005b6c:	e000      	b.n	8005b70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005b6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	22ff      	movs	r2, #255	; 0xff
 8005b74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005b78:	f001 f858 	bl	8006c2c <vPortExitCritical>
}
 8005b7c:	bf00      	nop
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b8c:	f001 f81e 	bl	8006bcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d102      	bne.n	8005ba2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	e001      	b.n	8005ba6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ba6:	f001 f841 	bl	8006c2c <vPortExitCritical>

	return xReturn;
 8005baa:	68fb      	ldr	r3, [r7, #12]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b08e      	sub	sp, #56	; 0x38
 8005bb8:	af04      	add	r7, sp, #16
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
 8005bc0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10a      	bne.n	8005bde <xTaskCreateStatic+0x2a>
	__asm volatile
 8005bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	623b      	str	r3, [r7, #32]
}
 8005bda:	bf00      	nop
 8005bdc:	e7fe      	b.n	8005bdc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10a      	bne.n	8005bfa <xTaskCreateStatic+0x46>
	__asm volatile
 8005be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be8:	f383 8811 	msr	BASEPRI, r3
 8005bec:	f3bf 8f6f 	isb	sy
 8005bf0:	f3bf 8f4f 	dsb	sy
 8005bf4:	61fb      	str	r3, [r7, #28]
}
 8005bf6:	bf00      	nop
 8005bf8:	e7fe      	b.n	8005bf8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005bfa:	23a4      	movs	r3, #164	; 0xa4
 8005bfc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	2ba4      	cmp	r3, #164	; 0xa4
 8005c02:	d00a      	beq.n	8005c1a <xTaskCreateStatic+0x66>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	61bb      	str	r3, [r7, #24]
}
 8005c16:	bf00      	nop
 8005c18:	e7fe      	b.n	8005c18 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01e      	beq.n	8005c5e <xTaskCreateStatic+0xaa>
 8005c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d01b      	beq.n	8005c5e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c28:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c2e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c38:	2300      	movs	r3, #0
 8005c3a:	9303      	str	r3, [sp, #12]
 8005c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3e:	9302      	str	r3, [sp, #8]
 8005c40:	f107 0314 	add.w	r3, r7, #20
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f851 	bl	8005cf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c58:	f000 f8e4 	bl	8005e24 <prvAddNewTaskToReadyList>
 8005c5c:	e001      	b.n	8005c62 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c62:	697b      	ldr	r3, [r7, #20]
	}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3728      	adds	r7, #40	; 0x28
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b08c      	sub	sp, #48	; 0x30
 8005c70:	af04      	add	r7, sp, #16
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	603b      	str	r3, [r7, #0]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c7c:	88fb      	ldrh	r3, [r7, #6]
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4618      	mov	r0, r3
 8005c82:	f001 f8a3 	bl	8006dcc <pvPortMalloc>
 8005c86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00e      	beq.n	8005cac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005c8e:	20a4      	movs	r0, #164	; 0xa4
 8005c90:	f001 f89c 	bl	8006dcc <pvPortMalloc>
 8005c94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8005ca2:	e005      	b.n	8005cb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ca4:	6978      	ldr	r0, [r7, #20]
 8005ca6:	f001 f955 	bl	8006f54 <vPortFree>
 8005caa:	e001      	b.n	8005cb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d017      	beq.n	8005ce6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005cbe:	88fa      	ldrh	r2, [r7, #6]
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	9303      	str	r3, [sp, #12]
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	9302      	str	r3, [sp, #8]
 8005cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cca:	9301      	str	r3, [sp, #4]
 8005ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	68b9      	ldr	r1, [r7, #8]
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f80f 	bl	8005cf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005cda:	69f8      	ldr	r0, [r7, #28]
 8005cdc:	f000 f8a2 	bl	8005e24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	61bb      	str	r3, [r7, #24]
 8005ce4:	e002      	b.n	8005cec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005cec:	69bb      	ldr	r3, [r7, #24]
	}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
	...

08005cf8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b088      	sub	sp, #32
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
 8005d04:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005d10:	3b01      	subs	r3, #1
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f023 0307 	bic.w	r3, r3, #7
 8005d1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	617b      	str	r3, [r7, #20]
}
 8005d3c:	bf00      	nop
 8005d3e:	e7fe      	b.n	8005d3e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d40:	2300      	movs	r3, #0
 8005d42:	61fb      	str	r3, [r7, #28]
 8005d44:	e012      	b.n	8005d6c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	7819      	ldrb	r1, [r3, #0]
 8005d4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	4413      	add	r3, r2
 8005d54:	3334      	adds	r3, #52	; 0x34
 8005d56:	460a      	mov	r2, r1
 8005d58:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	4413      	add	r3, r2
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d006      	beq.n	8005d74 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	3301      	adds	r3, #1
 8005d6a:	61fb      	str	r3, [r7, #28]
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	2b13      	cmp	r3, #19
 8005d70:	d9e9      	bls.n	8005d46 <prvInitialiseNewTask+0x4e>
 8005d72:	e000      	b.n	8005d76 <prvInitialiseNewTask+0x7e>
		{
			break;
 8005d74:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d80:	2b06      	cmp	r3, #6
 8005d82:	d901      	bls.n	8005d88 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d84:	2306      	movs	r3, #6
 8005d86:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d8c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d92:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8005d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d96:	2200      	movs	r2, #0
 8005d98:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9c:	3304      	adds	r3, #4
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff fb1c 	bl	80053dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da6:	3318      	adds	r3, #24
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff fb17 	bl	80053dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005db2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db6:	f1c3 0207 	rsb	r2, r3, #7
 8005dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dbc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dc2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd6:	3350      	adds	r3, #80	; 0x50
 8005dd8:	224c      	movs	r2, #76	; 0x4c
 8005dda:	2100      	movs	r1, #0
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f002 fa95 	bl	800830c <memset>
 8005de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de4:	4a0c      	ldr	r2, [pc, #48]	; (8005e18 <prvInitialiseNewTask+0x120>)
 8005de6:	655a      	str	r2, [r3, #84]	; 0x54
 8005de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dea:	4a0c      	ldr	r2, [pc, #48]	; (8005e1c <prvInitialiseNewTask+0x124>)
 8005dec:	659a      	str	r2, [r3, #88]	; 0x58
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	4a0b      	ldr	r2, [pc, #44]	; (8005e20 <prvInitialiseNewTask+0x128>)
 8005df2:	65da      	str	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	68f9      	ldr	r1, [r7, #12]
 8005df8:	69b8      	ldr	r0, [r7, #24]
 8005dfa:	f000 fdf7 	bl	80069ec <pxPortInitialiseStack>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e02:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d002      	beq.n	8005e10 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e0e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e10:	bf00      	nop
 8005e12:	3720      	adds	r7, #32
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	200017b8 	.word	0x200017b8
 8005e1c:	20001820 	.word	0x20001820
 8005e20:	20001888 	.word	0x20001888

08005e24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e2c:	f000 fece 	bl	8006bcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e30:	4b2a      	ldr	r3, [pc, #168]	; (8005edc <prvAddNewTaskToReadyList+0xb8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	3301      	adds	r3, #1
 8005e36:	4a29      	ldr	r2, [pc, #164]	; (8005edc <prvAddNewTaskToReadyList+0xb8>)
 8005e38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e3a:	4b29      	ldr	r3, [pc, #164]	; (8005ee0 <prvAddNewTaskToReadyList+0xbc>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d109      	bne.n	8005e56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e42:	4a27      	ldr	r2, [pc, #156]	; (8005ee0 <prvAddNewTaskToReadyList+0xbc>)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e48:	4b24      	ldr	r3, [pc, #144]	; (8005edc <prvAddNewTaskToReadyList+0xb8>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d110      	bne.n	8005e72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e50:	f000 fbfc 	bl	800664c <prvInitialiseTaskLists>
 8005e54:	e00d      	b.n	8005e72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e56:	4b23      	ldr	r3, [pc, #140]	; (8005ee4 <prvAddNewTaskToReadyList+0xc0>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d109      	bne.n	8005e72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e5e:	4b20      	ldr	r3, [pc, #128]	; (8005ee0 <prvAddNewTaskToReadyList+0xbc>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d802      	bhi.n	8005e72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e6c:	4a1c      	ldr	r2, [pc, #112]	; (8005ee0 <prvAddNewTaskToReadyList+0xbc>)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e72:	4b1d      	ldr	r3, [pc, #116]	; (8005ee8 <prvAddNewTaskToReadyList+0xc4>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3301      	adds	r3, #1
 8005e78:	4a1b      	ldr	r2, [pc, #108]	; (8005ee8 <prvAddNewTaskToReadyList+0xc4>)
 8005e7a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e80:	2201      	movs	r2, #1
 8005e82:	409a      	lsls	r2, r3
 8005e84:	4b19      	ldr	r3, [pc, #100]	; (8005eec <prvAddNewTaskToReadyList+0xc8>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	4a18      	ldr	r2, [pc, #96]	; (8005eec <prvAddNewTaskToReadyList+0xc8>)
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e92:	4613      	mov	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	4413      	add	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	4a15      	ldr	r2, [pc, #84]	; (8005ef0 <prvAddNewTaskToReadyList+0xcc>)
 8005e9c:	441a      	add	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	3304      	adds	r3, #4
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4610      	mov	r0, r2
 8005ea6:	f7ff faa5 	bl	80053f4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005eaa:	f000 febf 	bl	8006c2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005eae:	4b0d      	ldr	r3, [pc, #52]	; (8005ee4 <prvAddNewTaskToReadyList+0xc0>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00e      	beq.n	8005ed4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005eb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ee0 <prvAddNewTaskToReadyList+0xbc>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d207      	bcs.n	8005ed4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ec4:	4b0b      	ldr	r3, [pc, #44]	; (8005ef4 <prvAddNewTaskToReadyList+0xd0>)
 8005ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	f3bf 8f4f 	dsb	sy
 8005ed0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ed4:	bf00      	nop
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	2000076c 	.word	0x2000076c
 8005ee0:	2000066c 	.word	0x2000066c
 8005ee4:	20000778 	.word	0x20000778
 8005ee8:	20000788 	.word	0x20000788
 8005eec:	20000774 	.word	0x20000774
 8005ef0:	20000670 	.word	0x20000670
 8005ef4:	e000ed04 	.word	0xe000ed04

08005ef8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005f00:	2300      	movs	r3, #0
 8005f02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d017      	beq.n	8005f3a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005f0a:	4b13      	ldr	r3, [pc, #76]	; (8005f58 <vTaskDelay+0x60>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <vTaskDelay+0x30>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	60bb      	str	r3, [r7, #8]
}
 8005f24:	bf00      	nop
 8005f26:	e7fe      	b.n	8005f26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f28:	f000 f884 	bl	8006034 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fcf6 	bl	8006920 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f34:	f000 f88c 	bl	8006050 <xTaskResumeAll>
 8005f38:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d107      	bne.n	8005f50 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005f40:	4b06      	ldr	r3, [pc, #24]	; (8005f5c <vTaskDelay+0x64>)
 8005f42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f50:	bf00      	nop
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	20000794 	.word	0x20000794
 8005f5c:	e000ed04 	.word	0xe000ed04

08005f60 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b08a      	sub	sp, #40	; 0x28
 8005f64:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f66:	2300      	movs	r3, #0
 8005f68:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f6e:	463a      	mov	r2, r7
 8005f70:	1d39      	adds	r1, r7, #4
 8005f72:	f107 0308 	add.w	r3, r7, #8
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fc fece 	bl	8002d18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f7c:	6839      	ldr	r1, [r7, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	9202      	str	r2, [sp, #8]
 8005f84:	9301      	str	r3, [sp, #4]
 8005f86:	2300      	movs	r3, #0
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	460a      	mov	r2, r1
 8005f8e:	4921      	ldr	r1, [pc, #132]	; (8006014 <vTaskStartScheduler+0xb4>)
 8005f90:	4821      	ldr	r0, [pc, #132]	; (8006018 <vTaskStartScheduler+0xb8>)
 8005f92:	f7ff fe0f 	bl	8005bb4 <xTaskCreateStatic>
 8005f96:	4603      	mov	r3, r0
 8005f98:	4a20      	ldr	r2, [pc, #128]	; (800601c <vTaskStartScheduler+0xbc>)
 8005f9a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f9c:	4b1f      	ldr	r3, [pc, #124]	; (800601c <vTaskStartScheduler+0xbc>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	617b      	str	r3, [r7, #20]
 8005fa8:	e001      	b.n	8005fae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d11b      	bne.n	8005fec <vTaskStartScheduler+0x8c>
	__asm volatile
 8005fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb8:	f383 8811 	msr	BASEPRI, r3
 8005fbc:	f3bf 8f6f 	isb	sy
 8005fc0:	f3bf 8f4f 	dsb	sy
 8005fc4:	613b      	str	r3, [r7, #16]
}
 8005fc6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005fc8:	4b15      	ldr	r3, [pc, #84]	; (8006020 <vTaskStartScheduler+0xc0>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	3350      	adds	r3, #80	; 0x50
 8005fce:	4a15      	ldr	r2, [pc, #84]	; (8006024 <vTaskStartScheduler+0xc4>)
 8005fd0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fd2:	4b15      	ldr	r3, [pc, #84]	; (8006028 <vTaskStartScheduler+0xc8>)
 8005fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fda:	4b14      	ldr	r3, [pc, #80]	; (800602c <vTaskStartScheduler+0xcc>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005fe0:	4b13      	ldr	r3, [pc, #76]	; (8006030 <vTaskStartScheduler+0xd0>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005fe6:	f000 fd7f 	bl	8006ae8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005fea:	e00e      	b.n	800600a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff2:	d10a      	bne.n	800600a <vTaskStartScheduler+0xaa>
	__asm volatile
 8005ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff8:	f383 8811 	msr	BASEPRI, r3
 8005ffc:	f3bf 8f6f 	isb	sy
 8006000:	f3bf 8f4f 	dsb	sy
 8006004:	60fb      	str	r3, [r7, #12]
}
 8006006:	bf00      	nop
 8006008:	e7fe      	b.n	8006008 <vTaskStartScheduler+0xa8>
}
 800600a:	bf00      	nop
 800600c:	3718      	adds	r7, #24
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	0800cb68 	.word	0x0800cb68
 8006018:	0800661d 	.word	0x0800661d
 800601c:	20000790 	.word	0x20000790
 8006020:	2000066c 	.word	0x2000066c
 8006024:	20000084 	.word	0x20000084
 8006028:	2000078c 	.word	0x2000078c
 800602c:	20000778 	.word	0x20000778
 8006030:	20000770 	.word	0x20000770

08006034 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006038:	4b04      	ldr	r3, [pc, #16]	; (800604c <vTaskSuspendAll+0x18>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3301      	adds	r3, #1
 800603e:	4a03      	ldr	r2, [pc, #12]	; (800604c <vTaskSuspendAll+0x18>)
 8006040:	6013      	str	r3, [r2, #0]
}
 8006042:	bf00      	nop
 8006044:	46bd      	mov	sp, r7
 8006046:	bc80      	pop	{r7}
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20000794 	.word	0x20000794

08006050 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006056:	2300      	movs	r3, #0
 8006058:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800605a:	2300      	movs	r3, #0
 800605c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800605e:	4b41      	ldr	r3, [pc, #260]	; (8006164 <xTaskResumeAll+0x114>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10a      	bne.n	800607c <xTaskResumeAll+0x2c>
	__asm volatile
 8006066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	603b      	str	r3, [r7, #0]
}
 8006078:	bf00      	nop
 800607a:	e7fe      	b.n	800607a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800607c:	f000 fda6 	bl	8006bcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006080:	4b38      	ldr	r3, [pc, #224]	; (8006164 <xTaskResumeAll+0x114>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	3b01      	subs	r3, #1
 8006086:	4a37      	ldr	r2, [pc, #220]	; (8006164 <xTaskResumeAll+0x114>)
 8006088:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800608a:	4b36      	ldr	r3, [pc, #216]	; (8006164 <xTaskResumeAll+0x114>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d161      	bne.n	8006156 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006092:	4b35      	ldr	r3, [pc, #212]	; (8006168 <xTaskResumeAll+0x118>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d05d      	beq.n	8006156 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800609a:	e02e      	b.n	80060fa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800609c:	4b33      	ldr	r3, [pc, #204]	; (800616c <xTaskResumeAll+0x11c>)
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3318      	adds	r3, #24
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff f9fe 	bl	80054aa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	3304      	adds	r3, #4
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7ff f9f9 	bl	80054aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060bc:	2201      	movs	r2, #1
 80060be:	409a      	lsls	r2, r3
 80060c0:	4b2b      	ldr	r3, [pc, #172]	; (8006170 <xTaskResumeAll+0x120>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	4a2a      	ldr	r2, [pc, #168]	; (8006170 <xTaskResumeAll+0x120>)
 80060c8:	6013      	str	r3, [r2, #0]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4a27      	ldr	r2, [pc, #156]	; (8006174 <xTaskResumeAll+0x124>)
 80060d8:	441a      	add	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3304      	adds	r3, #4
 80060de:	4619      	mov	r1, r3
 80060e0:	4610      	mov	r0, r2
 80060e2:	f7ff f987 	bl	80053f4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060ea:	4b23      	ldr	r3, [pc, #140]	; (8006178 <xTaskResumeAll+0x128>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d302      	bcc.n	80060fa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80060f4:	4b21      	ldr	r3, [pc, #132]	; (800617c <xTaskResumeAll+0x12c>)
 80060f6:	2201      	movs	r2, #1
 80060f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060fa:	4b1c      	ldr	r3, [pc, #112]	; (800616c <xTaskResumeAll+0x11c>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1cc      	bne.n	800609c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d001      	beq.n	800610c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006108:	f000 fb42 	bl	8006790 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800610c:	4b1c      	ldr	r3, [pc, #112]	; (8006180 <xTaskResumeAll+0x130>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d010      	beq.n	800613a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006118:	f000 f856 	bl	80061c8 <xTaskIncrementTick>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006122:	4b16      	ldr	r3, [pc, #88]	; (800617c <xTaskResumeAll+0x12c>)
 8006124:	2201      	movs	r2, #1
 8006126:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	3b01      	subs	r3, #1
 800612c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1f1      	bne.n	8006118 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006134:	4b12      	ldr	r3, [pc, #72]	; (8006180 <xTaskResumeAll+0x130>)
 8006136:	2200      	movs	r2, #0
 8006138:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800613a:	4b10      	ldr	r3, [pc, #64]	; (800617c <xTaskResumeAll+0x12c>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d009      	beq.n	8006156 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006142:	2301      	movs	r3, #1
 8006144:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006146:	4b0f      	ldr	r3, [pc, #60]	; (8006184 <xTaskResumeAll+0x134>)
 8006148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	f3bf 8f4f 	dsb	sy
 8006152:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006156:	f000 fd69 	bl	8006c2c <vPortExitCritical>

	return xAlreadyYielded;
 800615a:	68bb      	ldr	r3, [r7, #8]
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	20000794 	.word	0x20000794
 8006168:	2000076c 	.word	0x2000076c
 800616c:	2000072c 	.word	0x2000072c
 8006170:	20000774 	.word	0x20000774
 8006174:	20000670 	.word	0x20000670
 8006178:	2000066c 	.word	0x2000066c
 800617c:	20000780 	.word	0x20000780
 8006180:	2000077c 	.word	0x2000077c
 8006184:	e000ed04 	.word	0xe000ed04

08006188 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800618e:	4b04      	ldr	r3, [pc, #16]	; (80061a0 <xTaskGetTickCount+0x18>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006194:	687b      	ldr	r3, [r7, #4]
}
 8006196:	4618      	mov	r0, r3
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr
 80061a0:	20000770 	.word	0x20000770

080061a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061aa:	f000 fdd1 	bl	8006d50 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80061ae:	2300      	movs	r3, #0
 80061b0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80061b2:	4b04      	ldr	r3, [pc, #16]	; (80061c4 <xTaskGetTickCountFromISR+0x20>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80061b8:	683b      	ldr	r3, [r7, #0]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3708      	adds	r7, #8
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	20000770 	.word	0x20000770

080061c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b086      	sub	sp, #24
 80061cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80061ce:	2300      	movs	r3, #0
 80061d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061d2:	4b51      	ldr	r3, [pc, #324]	; (8006318 <xTaskIncrementTick+0x150>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f040 808d 	bne.w	80062f6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80061dc:	4b4f      	ldr	r3, [pc, #316]	; (800631c <xTaskIncrementTick+0x154>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	3301      	adds	r3, #1
 80061e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80061e4:	4a4d      	ldr	r2, [pc, #308]	; (800631c <xTaskIncrementTick+0x154>)
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d120      	bne.n	8006232 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80061f0:	4b4b      	ldr	r3, [pc, #300]	; (8006320 <xTaskIncrementTick+0x158>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <xTaskIncrementTick+0x48>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	603b      	str	r3, [r7, #0]
}
 800620c:	bf00      	nop
 800620e:	e7fe      	b.n	800620e <xTaskIncrementTick+0x46>
 8006210:	4b43      	ldr	r3, [pc, #268]	; (8006320 <xTaskIncrementTick+0x158>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	60fb      	str	r3, [r7, #12]
 8006216:	4b43      	ldr	r3, [pc, #268]	; (8006324 <xTaskIncrementTick+0x15c>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a41      	ldr	r2, [pc, #260]	; (8006320 <xTaskIncrementTick+0x158>)
 800621c:	6013      	str	r3, [r2, #0]
 800621e:	4a41      	ldr	r2, [pc, #260]	; (8006324 <xTaskIncrementTick+0x15c>)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6013      	str	r3, [r2, #0]
 8006224:	4b40      	ldr	r3, [pc, #256]	; (8006328 <xTaskIncrementTick+0x160>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	3301      	adds	r3, #1
 800622a:	4a3f      	ldr	r2, [pc, #252]	; (8006328 <xTaskIncrementTick+0x160>)
 800622c:	6013      	str	r3, [r2, #0]
 800622e:	f000 faaf 	bl	8006790 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006232:	4b3e      	ldr	r3, [pc, #248]	; (800632c <xTaskIncrementTick+0x164>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	429a      	cmp	r2, r3
 800623a:	d34d      	bcc.n	80062d8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800623c:	4b38      	ldr	r3, [pc, #224]	; (8006320 <xTaskIncrementTick+0x158>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <xTaskIncrementTick+0x82>
 8006246:	2301      	movs	r3, #1
 8006248:	e000      	b.n	800624c <xTaskIncrementTick+0x84>
 800624a:	2300      	movs	r3, #0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d004      	beq.n	800625a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006250:	4b36      	ldr	r3, [pc, #216]	; (800632c <xTaskIncrementTick+0x164>)
 8006252:	f04f 32ff 	mov.w	r2, #4294967295
 8006256:	601a      	str	r2, [r3, #0]
					break;
 8006258:	e03e      	b.n	80062d8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800625a:	4b31      	ldr	r3, [pc, #196]	; (8006320 <xTaskIncrementTick+0x158>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	429a      	cmp	r2, r3
 8006270:	d203      	bcs.n	800627a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006272:	4a2e      	ldr	r2, [pc, #184]	; (800632c <xTaskIncrementTick+0x164>)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6013      	str	r3, [r2, #0]
						break;
 8006278:	e02e      	b.n	80062d8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	3304      	adds	r3, #4
 800627e:	4618      	mov	r0, r3
 8006280:	f7ff f913 	bl	80054aa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006288:	2b00      	cmp	r3, #0
 800628a:	d004      	beq.n	8006296 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	3318      	adds	r3, #24
 8006290:	4618      	mov	r0, r3
 8006292:	f7ff f90a 	bl	80054aa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800629a:	2201      	movs	r2, #1
 800629c:	409a      	lsls	r2, r3
 800629e:	4b24      	ldr	r3, [pc, #144]	; (8006330 <xTaskIncrementTick+0x168>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	4a22      	ldr	r2, [pc, #136]	; (8006330 <xTaskIncrementTick+0x168>)
 80062a6:	6013      	str	r3, [r2, #0]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ac:	4613      	mov	r3, r2
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	4413      	add	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4a1f      	ldr	r2, [pc, #124]	; (8006334 <xTaskIncrementTick+0x16c>)
 80062b6:	441a      	add	r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	3304      	adds	r3, #4
 80062bc:	4619      	mov	r1, r3
 80062be:	4610      	mov	r0, r2
 80062c0:	f7ff f898 	bl	80053f4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062c8:	4b1b      	ldr	r3, [pc, #108]	; (8006338 <xTaskIncrementTick+0x170>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d3b4      	bcc.n	800623c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80062d2:	2301      	movs	r3, #1
 80062d4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062d6:	e7b1      	b.n	800623c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80062d8:	4b17      	ldr	r3, [pc, #92]	; (8006338 <xTaskIncrementTick+0x170>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062de:	4915      	ldr	r1, [pc, #84]	; (8006334 <xTaskIncrementTick+0x16c>)
 80062e0:	4613      	mov	r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	440b      	add	r3, r1
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d907      	bls.n	8006300 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80062f0:	2301      	movs	r3, #1
 80062f2:	617b      	str	r3, [r7, #20]
 80062f4:	e004      	b.n	8006300 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80062f6:	4b11      	ldr	r3, [pc, #68]	; (800633c <xTaskIncrementTick+0x174>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3301      	adds	r3, #1
 80062fc:	4a0f      	ldr	r2, [pc, #60]	; (800633c <xTaskIncrementTick+0x174>)
 80062fe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006300:	4b0f      	ldr	r3, [pc, #60]	; (8006340 <xTaskIncrementTick+0x178>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800630c:	697b      	ldr	r3, [r7, #20]
}
 800630e:	4618      	mov	r0, r3
 8006310:	3718      	adds	r7, #24
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	20000794 	.word	0x20000794
 800631c:	20000770 	.word	0x20000770
 8006320:	20000724 	.word	0x20000724
 8006324:	20000728 	.word	0x20000728
 8006328:	20000784 	.word	0x20000784
 800632c:	2000078c 	.word	0x2000078c
 8006330:	20000774 	.word	0x20000774
 8006334:	20000670 	.word	0x20000670
 8006338:	2000066c 	.word	0x2000066c
 800633c:	2000077c 	.word	0x2000077c
 8006340:	20000780 	.word	0x20000780

08006344 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800634a:	4b29      	ldr	r3, [pc, #164]	; (80063f0 <vTaskSwitchContext+0xac>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006352:	4b28      	ldr	r3, [pc, #160]	; (80063f4 <vTaskSwitchContext+0xb0>)
 8006354:	2201      	movs	r2, #1
 8006356:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006358:	e044      	b.n	80063e4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800635a:	4b26      	ldr	r3, [pc, #152]	; (80063f4 <vTaskSwitchContext+0xb0>)
 800635c:	2200      	movs	r2, #0
 800635e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006360:	4b25      	ldr	r3, [pc, #148]	; (80063f8 <vTaskSwitchContext+0xb4>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	fab3 f383 	clz	r3, r3
 800636c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800636e:	7afb      	ldrb	r3, [r7, #11]
 8006370:	f1c3 031f 	rsb	r3, r3, #31
 8006374:	617b      	str	r3, [r7, #20]
 8006376:	4921      	ldr	r1, [pc, #132]	; (80063fc <vTaskSwitchContext+0xb8>)
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	4613      	mov	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4413      	add	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	440b      	add	r3, r1
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10a      	bne.n	80063a0 <vTaskSwitchContext+0x5c>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	607b      	str	r3, [r7, #4]
}
 800639c:	bf00      	nop
 800639e:	e7fe      	b.n	800639e <vTaskSwitchContext+0x5a>
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4613      	mov	r3, r2
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	4413      	add	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4a14      	ldr	r2, [pc, #80]	; (80063fc <vTaskSwitchContext+0xb8>)
 80063ac:	4413      	add	r3, r2
 80063ae:	613b      	str	r3, [r7, #16]
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	605a      	str	r2, [r3, #4]
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	3308      	adds	r3, #8
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d104      	bne.n	80063d0 <vTaskSwitchContext+0x8c>
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	605a      	str	r2, [r3, #4]
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	4a0a      	ldr	r2, [pc, #40]	; (8006400 <vTaskSwitchContext+0xbc>)
 80063d8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80063da:	4b09      	ldr	r3, [pc, #36]	; (8006400 <vTaskSwitchContext+0xbc>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	3350      	adds	r3, #80	; 0x50
 80063e0:	4a08      	ldr	r2, [pc, #32]	; (8006404 <vTaskSwitchContext+0xc0>)
 80063e2:	6013      	str	r3, [r2, #0]
}
 80063e4:	bf00      	nop
 80063e6:	371c      	adds	r7, #28
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	20000794 	.word	0x20000794
 80063f4:	20000780 	.word	0x20000780
 80063f8:	20000774 	.word	0x20000774
 80063fc:	20000670 	.word	0x20000670
 8006400:	2000066c 	.word	0x2000066c
 8006404:	20000084 	.word	0x20000084

08006408 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10a      	bne.n	800642e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	60fb      	str	r3, [r7, #12]
}
 800642a:	bf00      	nop
 800642c:	e7fe      	b.n	800642c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800642e:	4b07      	ldr	r3, [pc, #28]	; (800644c <vTaskPlaceOnEventList+0x44>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	3318      	adds	r3, #24
 8006434:	4619      	mov	r1, r3
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7fe ffff 	bl	800543a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800643c:	2101      	movs	r1, #1
 800643e:	6838      	ldr	r0, [r7, #0]
 8006440:	f000 fa6e 	bl	8006920 <prvAddCurrentTaskToDelayedList>
}
 8006444:	bf00      	nop
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	2000066c 	.word	0x2000066c

08006450 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d10a      	bne.n	800647c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646a:	f383 8811 	msr	BASEPRI, r3
 800646e:	f3bf 8f6f 	isb	sy
 8006472:	f3bf 8f4f 	dsb	sy
 8006476:	60fb      	str	r3, [r7, #12]
}
 8006478:	bf00      	nop
 800647a:	e7fe      	b.n	800647a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	3318      	adds	r3, #24
 8006480:	4618      	mov	r0, r3
 8006482:	f7ff f812 	bl	80054aa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006486:	4b1d      	ldr	r3, [pc, #116]	; (80064fc <xTaskRemoveFromEventList+0xac>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d11c      	bne.n	80064c8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	3304      	adds	r3, #4
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff f809 	bl	80054aa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800649c:	2201      	movs	r2, #1
 800649e:	409a      	lsls	r2, r3
 80064a0:	4b17      	ldr	r3, [pc, #92]	; (8006500 <xTaskRemoveFromEventList+0xb0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	4a16      	ldr	r2, [pc, #88]	; (8006500 <xTaskRemoveFromEventList+0xb0>)
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064ae:	4613      	mov	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4413      	add	r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4a13      	ldr	r2, [pc, #76]	; (8006504 <xTaskRemoveFromEventList+0xb4>)
 80064b8:	441a      	add	r2, r3
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	3304      	adds	r3, #4
 80064be:	4619      	mov	r1, r3
 80064c0:	4610      	mov	r0, r2
 80064c2:	f7fe ff97 	bl	80053f4 <vListInsertEnd>
 80064c6:	e005      	b.n	80064d4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	3318      	adds	r3, #24
 80064cc:	4619      	mov	r1, r3
 80064ce:	480e      	ldr	r0, [pc, #56]	; (8006508 <xTaskRemoveFromEventList+0xb8>)
 80064d0:	f7fe ff90 	bl	80053f4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064d8:	4b0c      	ldr	r3, [pc, #48]	; (800650c <xTaskRemoveFromEventList+0xbc>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064de:	429a      	cmp	r2, r3
 80064e0:	d905      	bls.n	80064ee <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80064e2:	2301      	movs	r3, #1
 80064e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80064e6:	4b0a      	ldr	r3, [pc, #40]	; (8006510 <xTaskRemoveFromEventList+0xc0>)
 80064e8:	2201      	movs	r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	e001      	b.n	80064f2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80064ee:	2300      	movs	r3, #0
 80064f0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80064f2:	697b      	ldr	r3, [r7, #20]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3718      	adds	r7, #24
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	20000794 	.word	0x20000794
 8006500:	20000774 	.word	0x20000774
 8006504:	20000670 	.word	0x20000670
 8006508:	2000072c 	.word	0x2000072c
 800650c:	2000066c 	.word	0x2000066c
 8006510:	20000780 	.word	0x20000780

08006514 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800651c:	4b06      	ldr	r3, [pc, #24]	; (8006538 <vTaskInternalSetTimeOutState+0x24>)
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <vTaskInternalSetTimeOutState+0x28>)
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	605a      	str	r2, [r3, #4]
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	bc80      	pop	{r7}
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	20000784 	.word	0x20000784
 800653c:	20000770 	.word	0x20000770

08006540 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10a      	bne.n	8006566 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	613b      	str	r3, [r7, #16]
}
 8006562:	bf00      	nop
 8006564:	e7fe      	b.n	8006564 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10a      	bne.n	8006582 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	60fb      	str	r3, [r7, #12]
}
 800657e:	bf00      	nop
 8006580:	e7fe      	b.n	8006580 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006582:	f000 fb23 	bl	8006bcc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006586:	4b1d      	ldr	r3, [pc, #116]	; (80065fc <xTaskCheckForTimeOut+0xbc>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	69ba      	ldr	r2, [r7, #24]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659e:	d102      	bne.n	80065a6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80065a0:	2300      	movs	r3, #0
 80065a2:	61fb      	str	r3, [r7, #28]
 80065a4:	e023      	b.n	80065ee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	4b15      	ldr	r3, [pc, #84]	; (8006600 <xTaskCheckForTimeOut+0xc0>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d007      	beq.n	80065c2 <xTaskCheckForTimeOut+0x82>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d302      	bcc.n	80065c2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80065bc:	2301      	movs	r3, #1
 80065be:	61fb      	str	r3, [r7, #28]
 80065c0:	e015      	b.n	80065ee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d20b      	bcs.n	80065e4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	1ad2      	subs	r2, r2, r3
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f7ff ff9b 	bl	8006514 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80065de:	2300      	movs	r3, #0
 80065e0:	61fb      	str	r3, [r7, #28]
 80065e2:	e004      	b.n	80065ee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2200      	movs	r2, #0
 80065e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80065ea:	2301      	movs	r3, #1
 80065ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80065ee:	f000 fb1d 	bl	8006c2c <vPortExitCritical>

	return xReturn;
 80065f2:	69fb      	ldr	r3, [r7, #28]
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3720      	adds	r7, #32
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	20000770 	.word	0x20000770
 8006600:	20000784 	.word	0x20000784

08006604 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006608:	4b03      	ldr	r3, [pc, #12]	; (8006618 <vTaskMissedYield+0x14>)
 800660a:	2201      	movs	r2, #1
 800660c:	601a      	str	r2, [r3, #0]
}
 800660e:	bf00      	nop
 8006610:	46bd      	mov	sp, r7
 8006612:	bc80      	pop	{r7}
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	20000780 	.word	0x20000780

0800661c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006624:	f000 f852 	bl	80066cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006628:	4b06      	ldr	r3, [pc, #24]	; (8006644 <prvIdleTask+0x28>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d9f9      	bls.n	8006624 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006630:	4b05      	ldr	r3, [pc, #20]	; (8006648 <prvIdleTask+0x2c>)
 8006632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006636:	601a      	str	r2, [r3, #0]
 8006638:	f3bf 8f4f 	dsb	sy
 800663c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006640:	e7f0      	b.n	8006624 <prvIdleTask+0x8>
 8006642:	bf00      	nop
 8006644:	20000670 	.word	0x20000670
 8006648:	e000ed04 	.word	0xe000ed04

0800664c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006652:	2300      	movs	r3, #0
 8006654:	607b      	str	r3, [r7, #4]
 8006656:	e00c      	b.n	8006672 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	4613      	mov	r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	4413      	add	r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	4a12      	ldr	r2, [pc, #72]	; (80066ac <prvInitialiseTaskLists+0x60>)
 8006664:	4413      	add	r3, r2
 8006666:	4618      	mov	r0, r3
 8006668:	f7fe fe99 	bl	800539e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3301      	adds	r3, #1
 8006670:	607b      	str	r3, [r7, #4]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2b06      	cmp	r3, #6
 8006676:	d9ef      	bls.n	8006658 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006678:	480d      	ldr	r0, [pc, #52]	; (80066b0 <prvInitialiseTaskLists+0x64>)
 800667a:	f7fe fe90 	bl	800539e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800667e:	480d      	ldr	r0, [pc, #52]	; (80066b4 <prvInitialiseTaskLists+0x68>)
 8006680:	f7fe fe8d 	bl	800539e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006684:	480c      	ldr	r0, [pc, #48]	; (80066b8 <prvInitialiseTaskLists+0x6c>)
 8006686:	f7fe fe8a 	bl	800539e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800668a:	480c      	ldr	r0, [pc, #48]	; (80066bc <prvInitialiseTaskLists+0x70>)
 800668c:	f7fe fe87 	bl	800539e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006690:	480b      	ldr	r0, [pc, #44]	; (80066c0 <prvInitialiseTaskLists+0x74>)
 8006692:	f7fe fe84 	bl	800539e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006696:	4b0b      	ldr	r3, [pc, #44]	; (80066c4 <prvInitialiseTaskLists+0x78>)
 8006698:	4a05      	ldr	r2, [pc, #20]	; (80066b0 <prvInitialiseTaskLists+0x64>)
 800669a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800669c:	4b0a      	ldr	r3, [pc, #40]	; (80066c8 <prvInitialiseTaskLists+0x7c>)
 800669e:	4a05      	ldr	r2, [pc, #20]	; (80066b4 <prvInitialiseTaskLists+0x68>)
 80066a0:	601a      	str	r2, [r3, #0]
}
 80066a2:	bf00      	nop
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	20000670 	.word	0x20000670
 80066b0:	200006fc 	.word	0x200006fc
 80066b4:	20000710 	.word	0x20000710
 80066b8:	2000072c 	.word	0x2000072c
 80066bc:	20000740 	.word	0x20000740
 80066c0:	20000758 	.word	0x20000758
 80066c4:	20000724 	.word	0x20000724
 80066c8:	20000728 	.word	0x20000728

080066cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066d2:	e019      	b.n	8006708 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80066d4:	f000 fa7a 	bl	8006bcc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80066d8:	4b10      	ldr	r3, [pc, #64]	; (800671c <prvCheckTasksWaitingTermination+0x50>)
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	3304      	adds	r3, #4
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7fe fee0 	bl	80054aa <uxListRemove>
				--uxCurrentNumberOfTasks;
 80066ea:	4b0d      	ldr	r3, [pc, #52]	; (8006720 <prvCheckTasksWaitingTermination+0x54>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	4a0b      	ldr	r2, [pc, #44]	; (8006720 <prvCheckTasksWaitingTermination+0x54>)
 80066f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80066f4:	4b0b      	ldr	r3, [pc, #44]	; (8006724 <prvCheckTasksWaitingTermination+0x58>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3b01      	subs	r3, #1
 80066fa:	4a0a      	ldr	r2, [pc, #40]	; (8006724 <prvCheckTasksWaitingTermination+0x58>)
 80066fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80066fe:	f000 fa95 	bl	8006c2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f810 	bl	8006728 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006708:	4b06      	ldr	r3, [pc, #24]	; (8006724 <prvCheckTasksWaitingTermination+0x58>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e1      	bne.n	80066d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006710:	bf00      	nop
 8006712:	bf00      	nop
 8006714:	3708      	adds	r7, #8
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	20000740 	.word	0x20000740
 8006720:	2000076c 	.word	0x2000076c
 8006724:	20000754 	.word	0x20000754

08006728 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	3350      	adds	r3, #80	; 0x50
 8006734:	4618      	mov	r0, r3
 8006736:	f001 fe05 	bl	8008344 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006740:	2b00      	cmp	r3, #0
 8006742:	d108      	bne.n	8006756 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006748:	4618      	mov	r0, r3
 800674a:	f000 fc03 	bl	8006f54 <vPortFree>
				vPortFree( pxTCB );
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fc00 	bl	8006f54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006754:	e018      	b.n	8006788 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800675c:	2b01      	cmp	r3, #1
 800675e:	d103      	bne.n	8006768 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 fbf7 	bl	8006f54 <vPortFree>
	}
 8006766:	e00f      	b.n	8006788 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800676e:	2b02      	cmp	r3, #2
 8006770:	d00a      	beq.n	8006788 <prvDeleteTCB+0x60>
	__asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	60fb      	str	r3, [r7, #12]
}
 8006784:	bf00      	nop
 8006786:	e7fe      	b.n	8006786 <prvDeleteTCB+0x5e>
	}
 8006788:	bf00      	nop
 800678a:	3710      	adds	r7, #16
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006796:	4b0e      	ldr	r3, [pc, #56]	; (80067d0 <prvResetNextTaskUnblockTime+0x40>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <prvResetNextTaskUnblockTime+0x14>
 80067a0:	2301      	movs	r3, #1
 80067a2:	e000      	b.n	80067a6 <prvResetNextTaskUnblockTime+0x16>
 80067a4:	2300      	movs	r3, #0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d004      	beq.n	80067b4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80067aa:	4b0a      	ldr	r3, [pc, #40]	; (80067d4 <prvResetNextTaskUnblockTime+0x44>)
 80067ac:	f04f 32ff 	mov.w	r2, #4294967295
 80067b0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067b2:	e008      	b.n	80067c6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80067b4:	4b06      	ldr	r3, [pc, #24]	; (80067d0 <prvResetNextTaskUnblockTime+0x40>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	4a04      	ldr	r2, [pc, #16]	; (80067d4 <prvResetNextTaskUnblockTime+0x44>)
 80067c4:	6013      	str	r3, [r2, #0]
}
 80067c6:	bf00      	nop
 80067c8:	370c      	adds	r7, #12
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bc80      	pop	{r7}
 80067ce:	4770      	bx	lr
 80067d0:	20000724 	.word	0x20000724
 80067d4:	2000078c 	.word	0x2000078c

080067d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067de:	4b0b      	ldr	r3, [pc, #44]	; (800680c <xTaskGetSchedulerState+0x34>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d102      	bne.n	80067ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067e6:	2301      	movs	r3, #1
 80067e8:	607b      	str	r3, [r7, #4]
 80067ea:	e008      	b.n	80067fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067ec:	4b08      	ldr	r3, [pc, #32]	; (8006810 <xTaskGetSchedulerState+0x38>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d102      	bne.n	80067fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80067f4:	2302      	movs	r3, #2
 80067f6:	607b      	str	r3, [r7, #4]
 80067f8:	e001      	b.n	80067fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80067fa:	2300      	movs	r3, #0
 80067fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80067fe:	687b      	ldr	r3, [r7, #4]
	}
 8006800:	4618      	mov	r0, r3
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	bc80      	pop	{r7}
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	20000778 	.word	0x20000778
 8006810:	20000794 	.word	0x20000794

08006814 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006820:	2300      	movs	r3, #0
 8006822:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d06e      	beq.n	8006908 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800682a:	4b3a      	ldr	r3, [pc, #232]	; (8006914 <xTaskPriorityDisinherit+0x100>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	693a      	ldr	r2, [r7, #16]
 8006830:	429a      	cmp	r2, r3
 8006832:	d00a      	beq.n	800684a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006838:	f383 8811 	msr	BASEPRI, r3
 800683c:	f3bf 8f6f 	isb	sy
 8006840:	f3bf 8f4f 	dsb	sy
 8006844:	60fb      	str	r3, [r7, #12]
}
 8006846:	bf00      	nop
 8006848:	e7fe      	b.n	8006848 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10a      	bne.n	8006868 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	60bb      	str	r3, [r7, #8]
}
 8006864:	bf00      	nop
 8006866:	e7fe      	b.n	8006866 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800686c:	1e5a      	subs	r2, r3, #1
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800687a:	429a      	cmp	r2, r3
 800687c:	d044      	beq.n	8006908 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006882:	2b00      	cmp	r3, #0
 8006884:	d140      	bne.n	8006908 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	3304      	adds	r3, #4
 800688a:	4618      	mov	r0, r3
 800688c:	f7fe fe0d 	bl	80054aa <uxListRemove>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d115      	bne.n	80068c2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800689a:	491f      	ldr	r1, [pc, #124]	; (8006918 <xTaskPriorityDisinherit+0x104>)
 800689c:	4613      	mov	r3, r2
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4413      	add	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <xTaskPriorityDisinherit+0xae>
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b0:	2201      	movs	r2, #1
 80068b2:	fa02 f303 	lsl.w	r3, r2, r3
 80068b6:	43da      	mvns	r2, r3
 80068b8:	4b18      	ldr	r3, [pc, #96]	; (800691c <xTaskPriorityDisinherit+0x108>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4013      	ands	r3, r2
 80068be:	4a17      	ldr	r2, [pc, #92]	; (800691c <xTaskPriorityDisinherit+0x108>)
 80068c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ce:	f1c3 0207 	rsb	r2, r3, #7
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068da:	2201      	movs	r2, #1
 80068dc:	409a      	lsls	r2, r3
 80068de:	4b0f      	ldr	r3, [pc, #60]	; (800691c <xTaskPriorityDisinherit+0x108>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	4a0d      	ldr	r2, [pc, #52]	; (800691c <xTaskPriorityDisinherit+0x108>)
 80068e6:	6013      	str	r3, [r2, #0]
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068ec:	4613      	mov	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	4413      	add	r3, r2
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4a08      	ldr	r2, [pc, #32]	; (8006918 <xTaskPriorityDisinherit+0x104>)
 80068f6:	441a      	add	r2, r3
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	3304      	adds	r3, #4
 80068fc:	4619      	mov	r1, r3
 80068fe:	4610      	mov	r0, r2
 8006900:	f7fe fd78 	bl	80053f4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006904:	2301      	movs	r3, #1
 8006906:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006908:	697b      	ldr	r3, [r7, #20]
	}
 800690a:	4618      	mov	r0, r3
 800690c:	3718      	adds	r7, #24
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	2000066c 	.word	0x2000066c
 8006918:	20000670 	.word	0x20000670
 800691c:	20000774 	.word	0x20000774

08006920 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800692a:	4b29      	ldr	r3, [pc, #164]	; (80069d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006930:	4b28      	ldr	r3, [pc, #160]	; (80069d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	3304      	adds	r3, #4
 8006936:	4618      	mov	r0, r3
 8006938:	f7fe fdb7 	bl	80054aa <uxListRemove>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d10b      	bne.n	800695a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006942:	4b24      	ldr	r3, [pc, #144]	; (80069d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006948:	2201      	movs	r2, #1
 800694a:	fa02 f303 	lsl.w	r3, r2, r3
 800694e:	43da      	mvns	r2, r3
 8006950:	4b21      	ldr	r3, [pc, #132]	; (80069d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4013      	ands	r3, r2
 8006956:	4a20      	ldr	r2, [pc, #128]	; (80069d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006958:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006960:	d10a      	bne.n	8006978 <prvAddCurrentTaskToDelayedList+0x58>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d007      	beq.n	8006978 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006968:	4b1a      	ldr	r3, [pc, #104]	; (80069d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3304      	adds	r3, #4
 800696e:	4619      	mov	r1, r3
 8006970:	481a      	ldr	r0, [pc, #104]	; (80069dc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006972:	f7fe fd3f 	bl	80053f4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006976:	e026      	b.n	80069c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4413      	add	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006980:	4b14      	ldr	r3, [pc, #80]	; (80069d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	429a      	cmp	r2, r3
 800698e:	d209      	bcs.n	80069a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006990:	4b13      	ldr	r3, [pc, #76]	; (80069e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	4b0f      	ldr	r3, [pc, #60]	; (80069d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	3304      	adds	r3, #4
 800699a:	4619      	mov	r1, r3
 800699c:	4610      	mov	r0, r2
 800699e:	f7fe fd4c 	bl	800543a <vListInsert>
}
 80069a2:	e010      	b.n	80069c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069a4:	4b0f      	ldr	r3, [pc, #60]	; (80069e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	4b0a      	ldr	r3, [pc, #40]	; (80069d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	3304      	adds	r3, #4
 80069ae:	4619      	mov	r1, r3
 80069b0:	4610      	mov	r0, r2
 80069b2:	f7fe fd42 	bl	800543a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80069b6:	4b0c      	ldr	r3, [pc, #48]	; (80069e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d202      	bcs.n	80069c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80069c0:	4a09      	ldr	r2, [pc, #36]	; (80069e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	6013      	str	r3, [r2, #0]
}
 80069c6:	bf00      	nop
 80069c8:	3710      	adds	r7, #16
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	20000770 	.word	0x20000770
 80069d4:	2000066c 	.word	0x2000066c
 80069d8:	20000774 	.word	0x20000774
 80069dc:	20000758 	.word	0x20000758
 80069e0:	20000728 	.word	0x20000728
 80069e4:	20000724 	.word	0x20000724
 80069e8:	2000078c 	.word	0x2000078c

080069ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	3b04      	subs	r3, #4
 80069fc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006a04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	3b04      	subs	r3, #4
 8006a0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	f023 0201 	bic.w	r2, r3, #1
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	3b04      	subs	r3, #4
 8006a1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006a1c:	4a08      	ldr	r2, [pc, #32]	; (8006a40 <pxPortInitialiseStack+0x54>)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	3b14      	subs	r3, #20
 8006a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	3b20      	subs	r3, #32
 8006a32:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006a34:	68fb      	ldr	r3, [r7, #12]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3714      	adds	r7, #20
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bc80      	pop	{r7}
 8006a3e:	4770      	bx	lr
 8006a40:	08006a45 	.word	0x08006a45

08006a44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a4e:	4b12      	ldr	r3, [pc, #72]	; (8006a98 <prvTaskExitError+0x54>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a56:	d00a      	beq.n	8006a6e <prvTaskExitError+0x2a>
	__asm volatile
 8006a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5c:	f383 8811 	msr	BASEPRI, r3
 8006a60:	f3bf 8f6f 	isb	sy
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	60fb      	str	r3, [r7, #12]
}
 8006a6a:	bf00      	nop
 8006a6c:	e7fe      	b.n	8006a6c <prvTaskExitError+0x28>
	__asm volatile
 8006a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a72:	f383 8811 	msr	BASEPRI, r3
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	f3bf 8f4f 	dsb	sy
 8006a7e:	60bb      	str	r3, [r7, #8]
}
 8006a80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006a82:	bf00      	nop
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d0fc      	beq.n	8006a84 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a8a:	bf00      	nop
 8006a8c:	bf00      	nop
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bc80      	pop	{r7}
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	20000028 	.word	0x20000028
 8006a9c:	00000000 	.word	0x00000000

08006aa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006aa0:	4b07      	ldr	r3, [pc, #28]	; (8006ac0 <pxCurrentTCBConst2>)
 8006aa2:	6819      	ldr	r1, [r3, #0]
 8006aa4:	6808      	ldr	r0, [r1, #0]
 8006aa6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006aaa:	f380 8809 	msr	PSP, r0
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f04f 0000 	mov.w	r0, #0
 8006ab6:	f380 8811 	msr	BASEPRI, r0
 8006aba:	f04e 0e0d 	orr.w	lr, lr, #13
 8006abe:	4770      	bx	lr

08006ac0 <pxCurrentTCBConst2>:
 8006ac0:	2000066c 	.word	0x2000066c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ac4:	bf00      	nop
 8006ac6:	bf00      	nop

08006ac8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006ac8:	4806      	ldr	r0, [pc, #24]	; (8006ae4 <prvPortStartFirstTask+0x1c>)
 8006aca:	6800      	ldr	r0, [r0, #0]
 8006acc:	6800      	ldr	r0, [r0, #0]
 8006ace:	f380 8808 	msr	MSP, r0
 8006ad2:	b662      	cpsie	i
 8006ad4:	b661      	cpsie	f
 8006ad6:	f3bf 8f4f 	dsb	sy
 8006ada:	f3bf 8f6f 	isb	sy
 8006ade:	df00      	svc	0
 8006ae0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006ae2:	bf00      	nop
 8006ae4:	e000ed08 	.word	0xe000ed08

08006ae8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006aee:	4b32      	ldr	r3, [pc, #200]	; (8006bb8 <xPortStartScheduler+0xd0>)
 8006af0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	22ff      	movs	r2, #255	; 0xff
 8006afe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b08:	78fb      	ldrb	r3, [r7, #3]
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	4b2a      	ldr	r3, [pc, #168]	; (8006bbc <xPortStartScheduler+0xd4>)
 8006b14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b16:	4b2a      	ldr	r3, [pc, #168]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b18:	2207      	movs	r2, #7
 8006b1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b1c:	e009      	b.n	8006b32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006b1e:	4b28      	ldr	r3, [pc, #160]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3b01      	subs	r3, #1
 8006b24:	4a26      	ldr	r2, [pc, #152]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b28:	78fb      	ldrb	r3, [r7, #3]
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	005b      	lsls	r3, r3, #1
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b32:	78fb      	ldrb	r3, [r7, #3]
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b3a:	2b80      	cmp	r3, #128	; 0x80
 8006b3c:	d0ef      	beq.n	8006b1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b3e:	4b20      	ldr	r3, [pc, #128]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f1c3 0307 	rsb	r3, r3, #7
 8006b46:	2b04      	cmp	r3, #4
 8006b48:	d00a      	beq.n	8006b60 <xPortStartScheduler+0x78>
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	60bb      	str	r3, [r7, #8]
}
 8006b5c:	bf00      	nop
 8006b5e:	e7fe      	b.n	8006b5e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b60:	4b17      	ldr	r3, [pc, #92]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	021b      	lsls	r3, r3, #8
 8006b66:	4a16      	ldr	r2, [pc, #88]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b68:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b6a:	4b15      	ldr	r3, [pc, #84]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b72:	4a13      	ldr	r2, [pc, #76]	; (8006bc0 <xPortStartScheduler+0xd8>)
 8006b74:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	b2da      	uxtb	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b7e:	4b11      	ldr	r3, [pc, #68]	; (8006bc4 <xPortStartScheduler+0xdc>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a10      	ldr	r2, [pc, #64]	; (8006bc4 <xPortStartScheduler+0xdc>)
 8006b84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b8a:	4b0e      	ldr	r3, [pc, #56]	; (8006bc4 <xPortStartScheduler+0xdc>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a0d      	ldr	r2, [pc, #52]	; (8006bc4 <xPortStartScheduler+0xdc>)
 8006b90:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006b94:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b96:	f000 f8b9 	bl	8006d0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b9a:	4b0b      	ldr	r3, [pc, #44]	; (8006bc8 <xPortStartScheduler+0xe0>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006ba0:	f7ff ff92 	bl	8006ac8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ba4:	f7ff fbce 	bl	8006344 <vTaskSwitchContext>
	prvTaskExitError();
 8006ba8:	f7ff ff4c 	bl	8006a44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	e000e400 	.word	0xe000e400
 8006bbc:	20000798 	.word	0x20000798
 8006bc0:	2000079c 	.word	0x2000079c
 8006bc4:	e000ed20 	.word	0xe000ed20
 8006bc8:	20000028 	.word	0x20000028

08006bcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b083      	sub	sp, #12
 8006bd0:	af00      	add	r7, sp, #0
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	607b      	str	r3, [r7, #4]
}
 8006be4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006be6:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <vPortEnterCritical+0x58>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	3301      	adds	r3, #1
 8006bec:	4a0d      	ldr	r2, [pc, #52]	; (8006c24 <vPortEnterCritical+0x58>)
 8006bee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bf0:	4b0c      	ldr	r3, [pc, #48]	; (8006c24 <vPortEnterCritical+0x58>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d10f      	bne.n	8006c18 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006bf8:	4b0b      	ldr	r3, [pc, #44]	; (8006c28 <vPortEnterCritical+0x5c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00a      	beq.n	8006c18 <vPortEnterCritical+0x4c>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	603b      	str	r3, [r7, #0]
}
 8006c14:	bf00      	nop
 8006c16:	e7fe      	b.n	8006c16 <vPortEnterCritical+0x4a>
	}
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bc80      	pop	{r7}
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	20000028 	.word	0x20000028
 8006c28:	e000ed04 	.word	0xe000ed04

08006c2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c32:	4b11      	ldr	r3, [pc, #68]	; (8006c78 <vPortExitCritical+0x4c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10a      	bne.n	8006c50 <vPortExitCritical+0x24>
	__asm volatile
 8006c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3e:	f383 8811 	msr	BASEPRI, r3
 8006c42:	f3bf 8f6f 	isb	sy
 8006c46:	f3bf 8f4f 	dsb	sy
 8006c4a:	607b      	str	r3, [r7, #4]
}
 8006c4c:	bf00      	nop
 8006c4e:	e7fe      	b.n	8006c4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c50:	4b09      	ldr	r3, [pc, #36]	; (8006c78 <vPortExitCritical+0x4c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	3b01      	subs	r3, #1
 8006c56:	4a08      	ldr	r2, [pc, #32]	; (8006c78 <vPortExitCritical+0x4c>)
 8006c58:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c5a:	4b07      	ldr	r3, [pc, #28]	; (8006c78 <vPortExitCritical+0x4c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d105      	bne.n	8006c6e <vPortExitCritical+0x42>
 8006c62:	2300      	movs	r3, #0
 8006c64:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c6c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bc80      	pop	{r7}
 8006c76:	4770      	bx	lr
 8006c78:	20000028 	.word	0x20000028
 8006c7c:	00000000 	.word	0x00000000

08006c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c80:	f3ef 8009 	mrs	r0, PSP
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	4b0d      	ldr	r3, [pc, #52]	; (8006cc0 <pxCurrentTCBConst>)
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006c90:	6010      	str	r0, [r2, #0]
 8006c92:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006c96:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006c9a:	f380 8811 	msr	BASEPRI, r0
 8006c9e:	f7ff fb51 	bl	8006344 <vTaskSwitchContext>
 8006ca2:	f04f 0000 	mov.w	r0, #0
 8006ca6:	f380 8811 	msr	BASEPRI, r0
 8006caa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006cae:	6819      	ldr	r1, [r3, #0]
 8006cb0:	6808      	ldr	r0, [r1, #0]
 8006cb2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006cb6:	f380 8809 	msr	PSP, r0
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	4770      	bx	lr

08006cc0 <pxCurrentTCBConst>:
 8006cc0:	2000066c 	.word	0x2000066c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006cc4:	bf00      	nop
 8006cc6:	bf00      	nop

08006cc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	607b      	str	r3, [r7, #4]
}
 8006ce0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ce2:	f7ff fa71 	bl	80061c8 <xTaskIncrementTick>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cec:	4b06      	ldr	r3, [pc, #24]	; (8006d08 <SysTick_Handler+0x40>)
 8006cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cf2:	601a      	str	r2, [r3, #0]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	f383 8811 	msr	BASEPRI, r3
}
 8006cfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006d00:	bf00      	nop
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	e000ed04 	.word	0xe000ed04

08006d0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d10:	4b0a      	ldr	r3, [pc, #40]	; (8006d3c <vPortSetupTimerInterrupt+0x30>)
 8006d12:	2200      	movs	r2, #0
 8006d14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d16:	4b0a      	ldr	r3, [pc, #40]	; (8006d40 <vPortSetupTimerInterrupt+0x34>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d1c:	4b09      	ldr	r3, [pc, #36]	; (8006d44 <vPortSetupTimerInterrupt+0x38>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a09      	ldr	r2, [pc, #36]	; (8006d48 <vPortSetupTimerInterrupt+0x3c>)
 8006d22:	fba2 2303 	umull	r2, r3, r2, r3
 8006d26:	099b      	lsrs	r3, r3, #6
 8006d28:	4a08      	ldr	r2, [pc, #32]	; (8006d4c <vPortSetupTimerInterrupt+0x40>)
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d2e:	4b03      	ldr	r3, [pc, #12]	; (8006d3c <vPortSetupTimerInterrupt+0x30>)
 8006d30:	2207      	movs	r2, #7
 8006d32:	601a      	str	r2, [r3, #0]
}
 8006d34:	bf00      	nop
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bc80      	pop	{r7}
 8006d3a:	4770      	bx	lr
 8006d3c:	e000e010 	.word	0xe000e010
 8006d40:	e000e018 	.word	0xe000e018
 8006d44:	2000001c 	.word	0x2000001c
 8006d48:	10624dd3 	.word	0x10624dd3
 8006d4c:	e000e014 	.word	0xe000e014

08006d50 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d56:	f3ef 8305 	mrs	r3, IPSR
 8006d5a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b0f      	cmp	r3, #15
 8006d60:	d914      	bls.n	8006d8c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006d62:	4a16      	ldr	r2, [pc, #88]	; (8006dbc <vPortValidateInterruptPriority+0x6c>)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4413      	add	r3, r2
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006d6c:	4b14      	ldr	r3, [pc, #80]	; (8006dc0 <vPortValidateInterruptPriority+0x70>)
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	7afa      	ldrb	r2, [r7, #11]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d20a      	bcs.n	8006d8c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	607b      	str	r3, [r7, #4]
}
 8006d88:	bf00      	nop
 8006d8a:	e7fe      	b.n	8006d8a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006d8c:	4b0d      	ldr	r3, [pc, #52]	; (8006dc4 <vPortValidateInterruptPriority+0x74>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006d94:	4b0c      	ldr	r3, [pc, #48]	; (8006dc8 <vPortValidateInterruptPriority+0x78>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d90a      	bls.n	8006db2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da0:	f383 8811 	msr	BASEPRI, r3
 8006da4:	f3bf 8f6f 	isb	sy
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	603b      	str	r3, [r7, #0]
}
 8006dae:	bf00      	nop
 8006db0:	e7fe      	b.n	8006db0 <vPortValidateInterruptPriority+0x60>
	}
 8006db2:	bf00      	nop
 8006db4:	3714      	adds	r7, #20
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bc80      	pop	{r7}
 8006dba:	4770      	bx	lr
 8006dbc:	e000e3f0 	.word	0xe000e3f0
 8006dc0:	20000798 	.word	0x20000798
 8006dc4:	e000ed0c 	.word	0xe000ed0c
 8006dc8:	2000079c 	.word	0x2000079c

08006dcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08a      	sub	sp, #40	; 0x28
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006dd8:	f7ff f92c 	bl	8006034 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ddc:	4b58      	ldr	r3, [pc, #352]	; (8006f40 <pvPortMalloc+0x174>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006de4:	f000 f910 	bl	8007008 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006de8:	4b56      	ldr	r3, [pc, #344]	; (8006f44 <pvPortMalloc+0x178>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4013      	ands	r3, r2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f040 808e 	bne.w	8006f12 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d01d      	beq.n	8006e38 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4413      	add	r3, r2
 8006e02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f003 0307 	and.w	r3, r3, #7
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d014      	beq.n	8006e38 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f023 0307 	bic.w	r3, r3, #7
 8006e14:	3308      	adds	r3, #8
 8006e16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f003 0307 	and.w	r3, r3, #7
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00a      	beq.n	8006e38 <pvPortMalloc+0x6c>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	617b      	str	r3, [r7, #20]
}
 8006e34:	bf00      	nop
 8006e36:	e7fe      	b.n	8006e36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d069      	beq.n	8006f12 <pvPortMalloc+0x146>
 8006e3e:	4b42      	ldr	r3, [pc, #264]	; (8006f48 <pvPortMalloc+0x17c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d864      	bhi.n	8006f12 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e48:	4b40      	ldr	r3, [pc, #256]	; (8006f4c <pvPortMalloc+0x180>)
 8006e4a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e4c:	4b3f      	ldr	r3, [pc, #252]	; (8006f4c <pvPortMalloc+0x180>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e52:	e004      	b.n	8006e5e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e56:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d903      	bls.n	8006e70 <pvPortMalloc+0xa4>
 8006e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1f1      	bne.n	8006e54 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e70:	4b33      	ldr	r3, [pc, #204]	; (8006f40 <pvPortMalloc+0x174>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d04b      	beq.n	8006f12 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2208      	movs	r2, #8
 8006e80:	4413      	add	r3, r2
 8006e82:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	6a3b      	ldr	r3, [r7, #32]
 8006e8a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	1ad2      	subs	r2, r2, r3
 8006e94:	2308      	movs	r3, #8
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d91f      	bls.n	8006edc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00a      	beq.n	8006ec4 <pvPortMalloc+0xf8>
	__asm volatile
 8006eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	613b      	str	r3, [r7, #16]
}
 8006ec0:	bf00      	nop
 8006ec2:	e7fe      	b.n	8006ec2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	1ad2      	subs	r2, r2, r3
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006ed6:	69b8      	ldr	r0, [r7, #24]
 8006ed8:	f000 f8f8 	bl	80070cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006edc:	4b1a      	ldr	r3, [pc, #104]	; (8006f48 <pvPortMalloc+0x17c>)
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	4a18      	ldr	r2, [pc, #96]	; (8006f48 <pvPortMalloc+0x17c>)
 8006ee8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006eea:	4b17      	ldr	r3, [pc, #92]	; (8006f48 <pvPortMalloc+0x17c>)
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	4b18      	ldr	r3, [pc, #96]	; (8006f50 <pvPortMalloc+0x184>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d203      	bcs.n	8006efe <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ef6:	4b14      	ldr	r3, [pc, #80]	; (8006f48 <pvPortMalloc+0x17c>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a15      	ldr	r2, [pc, #84]	; (8006f50 <pvPortMalloc+0x184>)
 8006efc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f00:	685a      	ldr	r2, [r3, #4]
 8006f02:	4b10      	ldr	r3, [pc, #64]	; (8006f44 <pvPortMalloc+0x178>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	431a      	orrs	r2, r3
 8006f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0e:	2200      	movs	r2, #0
 8006f10:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f12:	f7ff f89d 	bl	8006050 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	f003 0307 	and.w	r3, r3, #7
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00a      	beq.n	8006f36 <pvPortMalloc+0x16a>
	__asm volatile
 8006f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	60fb      	str	r3, [r7, #12]
}
 8006f32:	bf00      	nop
 8006f34:	e7fe      	b.n	8006f34 <pvPortMalloc+0x168>
	return pvReturn;
 8006f36:	69fb      	ldr	r3, [r7, #28]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3728      	adds	r7, #40	; 0x28
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	200017a8 	.word	0x200017a8
 8006f44:	200017b4 	.word	0x200017b4
 8006f48:	200017ac 	.word	0x200017ac
 8006f4c:	200017a0 	.word	0x200017a0
 8006f50:	200017b0 	.word	0x200017b0

08006f54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d048      	beq.n	8006ff8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f66:	2308      	movs	r3, #8
 8006f68:	425b      	negs	r3, r3
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	4b21      	ldr	r3, [pc, #132]	; (8007000 <vPortFree+0xac>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d10a      	bne.n	8006f98 <vPortFree+0x44>
	__asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	60fb      	str	r3, [r7, #12]
}
 8006f94:	bf00      	nop
 8006f96:	e7fe      	b.n	8006f96 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00a      	beq.n	8006fb6 <vPortFree+0x62>
	__asm volatile
 8006fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa4:	f383 8811 	msr	BASEPRI, r3
 8006fa8:	f3bf 8f6f 	isb	sy
 8006fac:	f3bf 8f4f 	dsb	sy
 8006fb0:	60bb      	str	r3, [r7, #8]
}
 8006fb2:	bf00      	nop
 8006fb4:	e7fe      	b.n	8006fb4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	4b11      	ldr	r3, [pc, #68]	; (8007000 <vPortFree+0xac>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d019      	beq.n	8006ff8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d115      	bne.n	8006ff8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	4b0b      	ldr	r3, [pc, #44]	; (8007000 <vPortFree+0xac>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	43db      	mvns	r3, r3
 8006fd6:	401a      	ands	r2, r3
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006fdc:	f7ff f82a 	bl	8006034 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	685a      	ldr	r2, [r3, #4]
 8006fe4:	4b07      	ldr	r3, [pc, #28]	; (8007004 <vPortFree+0xb0>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4413      	add	r3, r2
 8006fea:	4a06      	ldr	r2, [pc, #24]	; (8007004 <vPortFree+0xb0>)
 8006fec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006fee:	6938      	ldr	r0, [r7, #16]
 8006ff0:	f000 f86c 	bl	80070cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006ff4:	f7ff f82c 	bl	8006050 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ff8:	bf00      	nop
 8006ffa:	3718      	adds	r7, #24
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	200017b4 	.word	0x200017b4
 8007004:	200017ac 	.word	0x200017ac

08007008 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800700e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007012:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007014:	4b27      	ldr	r3, [pc, #156]	; (80070b4 <prvHeapInit+0xac>)
 8007016:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f003 0307 	and.w	r3, r3, #7
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00c      	beq.n	800703c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	3307      	adds	r3, #7
 8007026:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0307 	bic.w	r3, r3, #7
 800702e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	4a1f      	ldr	r2, [pc, #124]	; (80070b4 <prvHeapInit+0xac>)
 8007038:	4413      	add	r3, r2
 800703a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007040:	4a1d      	ldr	r2, [pc, #116]	; (80070b8 <prvHeapInit+0xb0>)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007046:	4b1c      	ldr	r3, [pc, #112]	; (80070b8 <prvHeapInit+0xb0>)
 8007048:	2200      	movs	r2, #0
 800704a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	68ba      	ldr	r2, [r7, #8]
 8007050:	4413      	add	r3, r2
 8007052:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007054:	2208      	movs	r2, #8
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	1a9b      	subs	r3, r3, r2
 800705a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0307 	bic.w	r3, r3, #7
 8007062:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4a15      	ldr	r2, [pc, #84]	; (80070bc <prvHeapInit+0xb4>)
 8007068:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800706a:	4b14      	ldr	r3, [pc, #80]	; (80070bc <prvHeapInit+0xb4>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2200      	movs	r2, #0
 8007070:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007072:	4b12      	ldr	r3, [pc, #72]	; (80070bc <prvHeapInit+0xb4>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	68fa      	ldr	r2, [r7, #12]
 8007082:	1ad2      	subs	r2, r2, r3
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007088:	4b0c      	ldr	r3, [pc, #48]	; (80070bc <prvHeapInit+0xb4>)
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	4a0a      	ldr	r2, [pc, #40]	; (80070c0 <prvHeapInit+0xb8>)
 8007096:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	4a09      	ldr	r2, [pc, #36]	; (80070c4 <prvHeapInit+0xbc>)
 800709e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070a0:	4b09      	ldr	r3, [pc, #36]	; (80070c8 <prvHeapInit+0xc0>)
 80070a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80070a6:	601a      	str	r2, [r3, #0]
}
 80070a8:	bf00      	nop
 80070aa:	3714      	adds	r7, #20
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bc80      	pop	{r7}
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	200007a0 	.word	0x200007a0
 80070b8:	200017a0 	.word	0x200017a0
 80070bc:	200017a8 	.word	0x200017a8
 80070c0:	200017b0 	.word	0x200017b0
 80070c4:	200017ac 	.word	0x200017ac
 80070c8:	200017b4 	.word	0x200017b4

080070cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80070d4:	4b27      	ldr	r3, [pc, #156]	; (8007174 <prvInsertBlockIntoFreeList+0xa8>)
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e002      	b.n	80070e0 <prvInsertBlockIntoFreeList+0x14>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	60fb      	str	r3, [r7, #12]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d8f7      	bhi.n	80070da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	4413      	add	r3, r2
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d108      	bne.n	800710e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	441a      	add	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	68ba      	ldr	r2, [r7, #8]
 8007118:	441a      	add	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	429a      	cmp	r2, r3
 8007120:	d118      	bne.n	8007154 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	4b14      	ldr	r3, [pc, #80]	; (8007178 <prvInsertBlockIntoFreeList+0xac>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	429a      	cmp	r2, r3
 800712c:	d00d      	beq.n	800714a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	685a      	ldr	r2, [r3, #4]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	441a      	add	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	601a      	str	r2, [r3, #0]
 8007148:	e008      	b.n	800715c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800714a:	4b0b      	ldr	r3, [pc, #44]	; (8007178 <prvInsertBlockIntoFreeList+0xac>)
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	601a      	str	r2, [r3, #0]
 8007152:	e003      	b.n	800715c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	429a      	cmp	r2, r3
 8007162:	d002      	beq.n	800716a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800716a:	bf00      	nop
 800716c:	3714      	adds	r7, #20
 800716e:	46bd      	mov	sp, r7
 8007170:	bc80      	pop	{r7}
 8007172:	4770      	bx	lr
 8007174:	200017a0 	.word	0x200017a0
 8007178:	200017a8 	.word	0x200017a8

0800717c <__cvt>:
 800717c:	2b00      	cmp	r3, #0
 800717e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007182:	461f      	mov	r7, r3
 8007184:	bfbb      	ittet	lt
 8007186:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800718a:	461f      	movlt	r7, r3
 800718c:	2300      	movge	r3, #0
 800718e:	232d      	movlt	r3, #45	; 0x2d
 8007190:	b088      	sub	sp, #32
 8007192:	4614      	mov	r4, r2
 8007194:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007196:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007198:	7013      	strb	r3, [r2, #0]
 800719a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800719c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80071a0:	f023 0820 	bic.w	r8, r3, #32
 80071a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071a8:	d005      	beq.n	80071b6 <__cvt+0x3a>
 80071aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80071ae:	d100      	bne.n	80071b2 <__cvt+0x36>
 80071b0:	3501      	adds	r5, #1
 80071b2:	2302      	movs	r3, #2
 80071b4:	e000      	b.n	80071b8 <__cvt+0x3c>
 80071b6:	2303      	movs	r3, #3
 80071b8:	aa07      	add	r2, sp, #28
 80071ba:	9204      	str	r2, [sp, #16]
 80071bc:	aa06      	add	r2, sp, #24
 80071be:	e9cd a202 	strd	sl, r2, [sp, #8]
 80071c2:	e9cd 3500 	strd	r3, r5, [sp]
 80071c6:	4622      	mov	r2, r4
 80071c8:	463b      	mov	r3, r7
 80071ca:	f001 fa21 	bl	8008610 <_dtoa_r>
 80071ce:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80071d2:	4606      	mov	r6, r0
 80071d4:	d102      	bne.n	80071dc <__cvt+0x60>
 80071d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071d8:	07db      	lsls	r3, r3, #31
 80071da:	d522      	bpl.n	8007222 <__cvt+0xa6>
 80071dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071e0:	eb06 0905 	add.w	r9, r6, r5
 80071e4:	d110      	bne.n	8007208 <__cvt+0x8c>
 80071e6:	7833      	ldrb	r3, [r6, #0]
 80071e8:	2b30      	cmp	r3, #48	; 0x30
 80071ea:	d10a      	bne.n	8007202 <__cvt+0x86>
 80071ec:	2200      	movs	r2, #0
 80071ee:	2300      	movs	r3, #0
 80071f0:	4620      	mov	r0, r4
 80071f2:	4639      	mov	r1, r7
 80071f4:	f7f9 fbd8 	bl	80009a8 <__aeabi_dcmpeq>
 80071f8:	b918      	cbnz	r0, 8007202 <__cvt+0x86>
 80071fa:	f1c5 0501 	rsb	r5, r5, #1
 80071fe:	f8ca 5000 	str.w	r5, [sl]
 8007202:	f8da 3000 	ldr.w	r3, [sl]
 8007206:	4499      	add	r9, r3
 8007208:	2200      	movs	r2, #0
 800720a:	2300      	movs	r3, #0
 800720c:	4620      	mov	r0, r4
 800720e:	4639      	mov	r1, r7
 8007210:	f7f9 fbca 	bl	80009a8 <__aeabi_dcmpeq>
 8007214:	b108      	cbz	r0, 800721a <__cvt+0x9e>
 8007216:	f8cd 901c 	str.w	r9, [sp, #28]
 800721a:	2230      	movs	r2, #48	; 0x30
 800721c:	9b07      	ldr	r3, [sp, #28]
 800721e:	454b      	cmp	r3, r9
 8007220:	d307      	bcc.n	8007232 <__cvt+0xb6>
 8007222:	4630      	mov	r0, r6
 8007224:	9b07      	ldr	r3, [sp, #28]
 8007226:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007228:	1b9b      	subs	r3, r3, r6
 800722a:	6013      	str	r3, [r2, #0]
 800722c:	b008      	add	sp, #32
 800722e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007232:	1c59      	adds	r1, r3, #1
 8007234:	9107      	str	r1, [sp, #28]
 8007236:	701a      	strb	r2, [r3, #0]
 8007238:	e7f0      	b.n	800721c <__cvt+0xa0>

0800723a <__exponent>:
 800723a:	4603      	mov	r3, r0
 800723c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800723e:	2900      	cmp	r1, #0
 8007240:	f803 2b02 	strb.w	r2, [r3], #2
 8007244:	bfb6      	itet	lt
 8007246:	222d      	movlt	r2, #45	; 0x2d
 8007248:	222b      	movge	r2, #43	; 0x2b
 800724a:	4249      	neglt	r1, r1
 800724c:	2909      	cmp	r1, #9
 800724e:	7042      	strb	r2, [r0, #1]
 8007250:	dd2a      	ble.n	80072a8 <__exponent+0x6e>
 8007252:	f10d 0207 	add.w	r2, sp, #7
 8007256:	4617      	mov	r7, r2
 8007258:	260a      	movs	r6, #10
 800725a:	fb91 f5f6 	sdiv	r5, r1, r6
 800725e:	4694      	mov	ip, r2
 8007260:	fb06 1415 	mls	r4, r6, r5, r1
 8007264:	3430      	adds	r4, #48	; 0x30
 8007266:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800726a:	460c      	mov	r4, r1
 800726c:	2c63      	cmp	r4, #99	; 0x63
 800726e:	4629      	mov	r1, r5
 8007270:	f102 32ff 	add.w	r2, r2, #4294967295
 8007274:	dcf1      	bgt.n	800725a <__exponent+0x20>
 8007276:	3130      	adds	r1, #48	; 0x30
 8007278:	f1ac 0402 	sub.w	r4, ip, #2
 800727c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007280:	4622      	mov	r2, r4
 8007282:	1c41      	adds	r1, r0, #1
 8007284:	42ba      	cmp	r2, r7
 8007286:	d30a      	bcc.n	800729e <__exponent+0x64>
 8007288:	f10d 0209 	add.w	r2, sp, #9
 800728c:	eba2 020c 	sub.w	r2, r2, ip
 8007290:	42bc      	cmp	r4, r7
 8007292:	bf88      	it	hi
 8007294:	2200      	movhi	r2, #0
 8007296:	4413      	add	r3, r2
 8007298:	1a18      	subs	r0, r3, r0
 800729a:	b003      	add	sp, #12
 800729c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800729e:	f812 5b01 	ldrb.w	r5, [r2], #1
 80072a2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80072a6:	e7ed      	b.n	8007284 <__exponent+0x4a>
 80072a8:	2330      	movs	r3, #48	; 0x30
 80072aa:	3130      	adds	r1, #48	; 0x30
 80072ac:	7083      	strb	r3, [r0, #2]
 80072ae:	70c1      	strb	r1, [r0, #3]
 80072b0:	1d03      	adds	r3, r0, #4
 80072b2:	e7f1      	b.n	8007298 <__exponent+0x5e>

080072b4 <_printf_float>:
 80072b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b8:	b091      	sub	sp, #68	; 0x44
 80072ba:	460c      	mov	r4, r1
 80072bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80072c0:	4616      	mov	r6, r2
 80072c2:	461f      	mov	r7, r3
 80072c4:	4605      	mov	r5, r0
 80072c6:	f001 f829 	bl	800831c <_localeconv_r>
 80072ca:	6803      	ldr	r3, [r0, #0]
 80072cc:	4618      	mov	r0, r3
 80072ce:	9309      	str	r3, [sp, #36]	; 0x24
 80072d0:	f7f8 ff3e 	bl	8000150 <strlen>
 80072d4:	2300      	movs	r3, #0
 80072d6:	930e      	str	r3, [sp, #56]	; 0x38
 80072d8:	f8d8 3000 	ldr.w	r3, [r8]
 80072dc:	900a      	str	r0, [sp, #40]	; 0x28
 80072de:	3307      	adds	r3, #7
 80072e0:	f023 0307 	bic.w	r3, r3, #7
 80072e4:	f103 0208 	add.w	r2, r3, #8
 80072e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80072ec:	f8d4 b000 	ldr.w	fp, [r4]
 80072f0:	f8c8 2000 	str.w	r2, [r8]
 80072f4:	e9d3 a800 	ldrd	sl, r8, [r3]
 80072f8:	4652      	mov	r2, sl
 80072fa:	4643      	mov	r3, r8
 80072fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007300:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007304:	930b      	str	r3, [sp, #44]	; 0x2c
 8007306:	f04f 32ff 	mov.w	r2, #4294967295
 800730a:	4650      	mov	r0, sl
 800730c:	4b9c      	ldr	r3, [pc, #624]	; (8007580 <_printf_float+0x2cc>)
 800730e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007310:	f7f9 fb7c 	bl	8000a0c <__aeabi_dcmpun>
 8007314:	bb70      	cbnz	r0, 8007374 <_printf_float+0xc0>
 8007316:	f04f 32ff 	mov.w	r2, #4294967295
 800731a:	4650      	mov	r0, sl
 800731c:	4b98      	ldr	r3, [pc, #608]	; (8007580 <_printf_float+0x2cc>)
 800731e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007320:	f7f9 fb56 	bl	80009d0 <__aeabi_dcmple>
 8007324:	bb30      	cbnz	r0, 8007374 <_printf_float+0xc0>
 8007326:	2200      	movs	r2, #0
 8007328:	2300      	movs	r3, #0
 800732a:	4650      	mov	r0, sl
 800732c:	4641      	mov	r1, r8
 800732e:	f7f9 fb45 	bl	80009bc <__aeabi_dcmplt>
 8007332:	b110      	cbz	r0, 800733a <_printf_float+0x86>
 8007334:	232d      	movs	r3, #45	; 0x2d
 8007336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800733a:	4a92      	ldr	r2, [pc, #584]	; (8007584 <_printf_float+0x2d0>)
 800733c:	4b92      	ldr	r3, [pc, #584]	; (8007588 <_printf_float+0x2d4>)
 800733e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007342:	bf94      	ite	ls
 8007344:	4690      	movls	r8, r2
 8007346:	4698      	movhi	r8, r3
 8007348:	2303      	movs	r3, #3
 800734a:	f04f 0a00 	mov.w	sl, #0
 800734e:	6123      	str	r3, [r4, #16]
 8007350:	f02b 0304 	bic.w	r3, fp, #4
 8007354:	6023      	str	r3, [r4, #0]
 8007356:	4633      	mov	r3, r6
 8007358:	4621      	mov	r1, r4
 800735a:	4628      	mov	r0, r5
 800735c:	9700      	str	r7, [sp, #0]
 800735e:	aa0f      	add	r2, sp, #60	; 0x3c
 8007360:	f000 f9d6 	bl	8007710 <_printf_common>
 8007364:	3001      	adds	r0, #1
 8007366:	f040 8090 	bne.w	800748a <_printf_float+0x1d6>
 800736a:	f04f 30ff 	mov.w	r0, #4294967295
 800736e:	b011      	add	sp, #68	; 0x44
 8007370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007374:	4652      	mov	r2, sl
 8007376:	4643      	mov	r3, r8
 8007378:	4650      	mov	r0, sl
 800737a:	4641      	mov	r1, r8
 800737c:	f7f9 fb46 	bl	8000a0c <__aeabi_dcmpun>
 8007380:	b148      	cbz	r0, 8007396 <_printf_float+0xe2>
 8007382:	f1b8 0f00 	cmp.w	r8, #0
 8007386:	bfb8      	it	lt
 8007388:	232d      	movlt	r3, #45	; 0x2d
 800738a:	4a80      	ldr	r2, [pc, #512]	; (800758c <_printf_float+0x2d8>)
 800738c:	bfb8      	it	lt
 800738e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007392:	4b7f      	ldr	r3, [pc, #508]	; (8007590 <_printf_float+0x2dc>)
 8007394:	e7d3      	b.n	800733e <_printf_float+0x8a>
 8007396:	6863      	ldr	r3, [r4, #4]
 8007398:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800739c:	1c5a      	adds	r2, r3, #1
 800739e:	d142      	bne.n	8007426 <_printf_float+0x172>
 80073a0:	2306      	movs	r3, #6
 80073a2:	6063      	str	r3, [r4, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	9206      	str	r2, [sp, #24]
 80073a8:	aa0e      	add	r2, sp, #56	; 0x38
 80073aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80073ae:	aa0d      	add	r2, sp, #52	; 0x34
 80073b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80073b4:	9203      	str	r2, [sp, #12]
 80073b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80073ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80073be:	6023      	str	r3, [r4, #0]
 80073c0:	6863      	ldr	r3, [r4, #4]
 80073c2:	4652      	mov	r2, sl
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	4628      	mov	r0, r5
 80073c8:	4643      	mov	r3, r8
 80073ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80073cc:	f7ff fed6 	bl	800717c <__cvt>
 80073d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073d2:	4680      	mov	r8, r0
 80073d4:	2947      	cmp	r1, #71	; 0x47
 80073d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80073d8:	d108      	bne.n	80073ec <_printf_float+0x138>
 80073da:	1cc8      	adds	r0, r1, #3
 80073dc:	db02      	blt.n	80073e4 <_printf_float+0x130>
 80073de:	6863      	ldr	r3, [r4, #4]
 80073e0:	4299      	cmp	r1, r3
 80073e2:	dd40      	ble.n	8007466 <_printf_float+0x1b2>
 80073e4:	f1a9 0902 	sub.w	r9, r9, #2
 80073e8:	fa5f f989 	uxtb.w	r9, r9
 80073ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80073f0:	d81f      	bhi.n	8007432 <_printf_float+0x17e>
 80073f2:	464a      	mov	r2, r9
 80073f4:	3901      	subs	r1, #1
 80073f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80073fa:	910d      	str	r1, [sp, #52]	; 0x34
 80073fc:	f7ff ff1d 	bl	800723a <__exponent>
 8007400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007402:	4682      	mov	sl, r0
 8007404:	1813      	adds	r3, r2, r0
 8007406:	2a01      	cmp	r2, #1
 8007408:	6123      	str	r3, [r4, #16]
 800740a:	dc02      	bgt.n	8007412 <_printf_float+0x15e>
 800740c:	6822      	ldr	r2, [r4, #0]
 800740e:	07d2      	lsls	r2, r2, #31
 8007410:	d501      	bpl.n	8007416 <_printf_float+0x162>
 8007412:	3301      	adds	r3, #1
 8007414:	6123      	str	r3, [r4, #16]
 8007416:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800741a:	2b00      	cmp	r3, #0
 800741c:	d09b      	beq.n	8007356 <_printf_float+0xa2>
 800741e:	232d      	movs	r3, #45	; 0x2d
 8007420:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007424:	e797      	b.n	8007356 <_printf_float+0xa2>
 8007426:	2947      	cmp	r1, #71	; 0x47
 8007428:	d1bc      	bne.n	80073a4 <_printf_float+0xf0>
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1ba      	bne.n	80073a4 <_printf_float+0xf0>
 800742e:	2301      	movs	r3, #1
 8007430:	e7b7      	b.n	80073a2 <_printf_float+0xee>
 8007432:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007436:	d118      	bne.n	800746a <_printf_float+0x1b6>
 8007438:	2900      	cmp	r1, #0
 800743a:	6863      	ldr	r3, [r4, #4]
 800743c:	dd0b      	ble.n	8007456 <_printf_float+0x1a2>
 800743e:	6121      	str	r1, [r4, #16]
 8007440:	b913      	cbnz	r3, 8007448 <_printf_float+0x194>
 8007442:	6822      	ldr	r2, [r4, #0]
 8007444:	07d0      	lsls	r0, r2, #31
 8007446:	d502      	bpl.n	800744e <_printf_float+0x19a>
 8007448:	3301      	adds	r3, #1
 800744a:	440b      	add	r3, r1
 800744c:	6123      	str	r3, [r4, #16]
 800744e:	f04f 0a00 	mov.w	sl, #0
 8007452:	65a1      	str	r1, [r4, #88]	; 0x58
 8007454:	e7df      	b.n	8007416 <_printf_float+0x162>
 8007456:	b913      	cbnz	r3, 800745e <_printf_float+0x1aa>
 8007458:	6822      	ldr	r2, [r4, #0]
 800745a:	07d2      	lsls	r2, r2, #31
 800745c:	d501      	bpl.n	8007462 <_printf_float+0x1ae>
 800745e:	3302      	adds	r3, #2
 8007460:	e7f4      	b.n	800744c <_printf_float+0x198>
 8007462:	2301      	movs	r3, #1
 8007464:	e7f2      	b.n	800744c <_printf_float+0x198>
 8007466:	f04f 0967 	mov.w	r9, #103	; 0x67
 800746a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800746c:	4299      	cmp	r1, r3
 800746e:	db05      	blt.n	800747c <_printf_float+0x1c8>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	6121      	str	r1, [r4, #16]
 8007474:	07d8      	lsls	r0, r3, #31
 8007476:	d5ea      	bpl.n	800744e <_printf_float+0x19a>
 8007478:	1c4b      	adds	r3, r1, #1
 800747a:	e7e7      	b.n	800744c <_printf_float+0x198>
 800747c:	2900      	cmp	r1, #0
 800747e:	bfcc      	ite	gt
 8007480:	2201      	movgt	r2, #1
 8007482:	f1c1 0202 	rsble	r2, r1, #2
 8007486:	4413      	add	r3, r2
 8007488:	e7e0      	b.n	800744c <_printf_float+0x198>
 800748a:	6823      	ldr	r3, [r4, #0]
 800748c:	055a      	lsls	r2, r3, #21
 800748e:	d407      	bmi.n	80074a0 <_printf_float+0x1ec>
 8007490:	6923      	ldr	r3, [r4, #16]
 8007492:	4642      	mov	r2, r8
 8007494:	4631      	mov	r1, r6
 8007496:	4628      	mov	r0, r5
 8007498:	47b8      	blx	r7
 800749a:	3001      	adds	r0, #1
 800749c:	d12b      	bne.n	80074f6 <_printf_float+0x242>
 800749e:	e764      	b.n	800736a <_printf_float+0xb6>
 80074a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80074a4:	f240 80dd 	bls.w	8007662 <_printf_float+0x3ae>
 80074a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80074ac:	2200      	movs	r2, #0
 80074ae:	2300      	movs	r3, #0
 80074b0:	f7f9 fa7a 	bl	80009a8 <__aeabi_dcmpeq>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d033      	beq.n	8007520 <_printf_float+0x26c>
 80074b8:	2301      	movs	r3, #1
 80074ba:	4631      	mov	r1, r6
 80074bc:	4628      	mov	r0, r5
 80074be:	4a35      	ldr	r2, [pc, #212]	; (8007594 <_printf_float+0x2e0>)
 80074c0:	47b8      	blx	r7
 80074c2:	3001      	adds	r0, #1
 80074c4:	f43f af51 	beq.w	800736a <_printf_float+0xb6>
 80074c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80074cc:	429a      	cmp	r2, r3
 80074ce:	db02      	blt.n	80074d6 <_printf_float+0x222>
 80074d0:	6823      	ldr	r3, [r4, #0]
 80074d2:	07d8      	lsls	r0, r3, #31
 80074d4:	d50f      	bpl.n	80074f6 <_printf_float+0x242>
 80074d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074da:	4631      	mov	r1, r6
 80074dc:	4628      	mov	r0, r5
 80074de:	47b8      	blx	r7
 80074e0:	3001      	adds	r0, #1
 80074e2:	f43f af42 	beq.w	800736a <_printf_float+0xb6>
 80074e6:	f04f 0800 	mov.w	r8, #0
 80074ea:	f104 091a 	add.w	r9, r4, #26
 80074ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074f0:	3b01      	subs	r3, #1
 80074f2:	4543      	cmp	r3, r8
 80074f4:	dc09      	bgt.n	800750a <_printf_float+0x256>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	079b      	lsls	r3, r3, #30
 80074fa:	f100 8104 	bmi.w	8007706 <_printf_float+0x452>
 80074fe:	68e0      	ldr	r0, [r4, #12]
 8007500:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007502:	4298      	cmp	r0, r3
 8007504:	bfb8      	it	lt
 8007506:	4618      	movlt	r0, r3
 8007508:	e731      	b.n	800736e <_printf_float+0xba>
 800750a:	2301      	movs	r3, #1
 800750c:	464a      	mov	r2, r9
 800750e:	4631      	mov	r1, r6
 8007510:	4628      	mov	r0, r5
 8007512:	47b8      	blx	r7
 8007514:	3001      	adds	r0, #1
 8007516:	f43f af28 	beq.w	800736a <_printf_float+0xb6>
 800751a:	f108 0801 	add.w	r8, r8, #1
 800751e:	e7e6      	b.n	80074ee <_printf_float+0x23a>
 8007520:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007522:	2b00      	cmp	r3, #0
 8007524:	dc38      	bgt.n	8007598 <_printf_float+0x2e4>
 8007526:	2301      	movs	r3, #1
 8007528:	4631      	mov	r1, r6
 800752a:	4628      	mov	r0, r5
 800752c:	4a19      	ldr	r2, [pc, #100]	; (8007594 <_printf_float+0x2e0>)
 800752e:	47b8      	blx	r7
 8007530:	3001      	adds	r0, #1
 8007532:	f43f af1a 	beq.w	800736a <_printf_float+0xb6>
 8007536:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800753a:	4313      	orrs	r3, r2
 800753c:	d102      	bne.n	8007544 <_printf_float+0x290>
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	07d9      	lsls	r1, r3, #31
 8007542:	d5d8      	bpl.n	80074f6 <_printf_float+0x242>
 8007544:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007548:	4631      	mov	r1, r6
 800754a:	4628      	mov	r0, r5
 800754c:	47b8      	blx	r7
 800754e:	3001      	adds	r0, #1
 8007550:	f43f af0b 	beq.w	800736a <_printf_float+0xb6>
 8007554:	f04f 0900 	mov.w	r9, #0
 8007558:	f104 0a1a 	add.w	sl, r4, #26
 800755c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800755e:	425b      	negs	r3, r3
 8007560:	454b      	cmp	r3, r9
 8007562:	dc01      	bgt.n	8007568 <_printf_float+0x2b4>
 8007564:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007566:	e794      	b.n	8007492 <_printf_float+0x1de>
 8007568:	2301      	movs	r3, #1
 800756a:	4652      	mov	r2, sl
 800756c:	4631      	mov	r1, r6
 800756e:	4628      	mov	r0, r5
 8007570:	47b8      	blx	r7
 8007572:	3001      	adds	r0, #1
 8007574:	f43f aef9 	beq.w	800736a <_printf_float+0xb6>
 8007578:	f109 0901 	add.w	r9, r9, #1
 800757c:	e7ee      	b.n	800755c <_printf_float+0x2a8>
 800757e:	bf00      	nop
 8007580:	7fefffff 	.word	0x7fefffff
 8007584:	0800d41a 	.word	0x0800d41a
 8007588:	0800d41e 	.word	0x0800d41e
 800758c:	0800d422 	.word	0x0800d422
 8007590:	0800d426 	.word	0x0800d426
 8007594:	0800d42a 	.word	0x0800d42a
 8007598:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800759a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800759c:	429a      	cmp	r2, r3
 800759e:	bfa8      	it	ge
 80075a0:	461a      	movge	r2, r3
 80075a2:	2a00      	cmp	r2, #0
 80075a4:	4691      	mov	r9, r2
 80075a6:	dc37      	bgt.n	8007618 <_printf_float+0x364>
 80075a8:	f04f 0b00 	mov.w	fp, #0
 80075ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075b0:	f104 021a 	add.w	r2, r4, #26
 80075b4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80075b8:	ebaa 0309 	sub.w	r3, sl, r9
 80075bc:	455b      	cmp	r3, fp
 80075be:	dc33      	bgt.n	8007628 <_printf_float+0x374>
 80075c0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80075c4:	429a      	cmp	r2, r3
 80075c6:	db3b      	blt.n	8007640 <_printf_float+0x38c>
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	07da      	lsls	r2, r3, #31
 80075cc:	d438      	bmi.n	8007640 <_printf_float+0x38c>
 80075ce:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80075d2:	eba2 0903 	sub.w	r9, r2, r3
 80075d6:	eba2 020a 	sub.w	r2, r2, sl
 80075da:	4591      	cmp	r9, r2
 80075dc:	bfa8      	it	ge
 80075de:	4691      	movge	r9, r2
 80075e0:	f1b9 0f00 	cmp.w	r9, #0
 80075e4:	dc34      	bgt.n	8007650 <_printf_float+0x39c>
 80075e6:	f04f 0800 	mov.w	r8, #0
 80075ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075ee:	f104 0a1a 	add.w	sl, r4, #26
 80075f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80075f6:	1a9b      	subs	r3, r3, r2
 80075f8:	eba3 0309 	sub.w	r3, r3, r9
 80075fc:	4543      	cmp	r3, r8
 80075fe:	f77f af7a 	ble.w	80074f6 <_printf_float+0x242>
 8007602:	2301      	movs	r3, #1
 8007604:	4652      	mov	r2, sl
 8007606:	4631      	mov	r1, r6
 8007608:	4628      	mov	r0, r5
 800760a:	47b8      	blx	r7
 800760c:	3001      	adds	r0, #1
 800760e:	f43f aeac 	beq.w	800736a <_printf_float+0xb6>
 8007612:	f108 0801 	add.w	r8, r8, #1
 8007616:	e7ec      	b.n	80075f2 <_printf_float+0x33e>
 8007618:	4613      	mov	r3, r2
 800761a:	4631      	mov	r1, r6
 800761c:	4642      	mov	r2, r8
 800761e:	4628      	mov	r0, r5
 8007620:	47b8      	blx	r7
 8007622:	3001      	adds	r0, #1
 8007624:	d1c0      	bne.n	80075a8 <_printf_float+0x2f4>
 8007626:	e6a0      	b.n	800736a <_printf_float+0xb6>
 8007628:	2301      	movs	r3, #1
 800762a:	4631      	mov	r1, r6
 800762c:	4628      	mov	r0, r5
 800762e:	920b      	str	r2, [sp, #44]	; 0x2c
 8007630:	47b8      	blx	r7
 8007632:	3001      	adds	r0, #1
 8007634:	f43f ae99 	beq.w	800736a <_printf_float+0xb6>
 8007638:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800763a:	f10b 0b01 	add.w	fp, fp, #1
 800763e:	e7b9      	b.n	80075b4 <_printf_float+0x300>
 8007640:	4631      	mov	r1, r6
 8007642:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007646:	4628      	mov	r0, r5
 8007648:	47b8      	blx	r7
 800764a:	3001      	adds	r0, #1
 800764c:	d1bf      	bne.n	80075ce <_printf_float+0x31a>
 800764e:	e68c      	b.n	800736a <_printf_float+0xb6>
 8007650:	464b      	mov	r3, r9
 8007652:	4631      	mov	r1, r6
 8007654:	4628      	mov	r0, r5
 8007656:	eb08 020a 	add.w	r2, r8, sl
 800765a:	47b8      	blx	r7
 800765c:	3001      	adds	r0, #1
 800765e:	d1c2      	bne.n	80075e6 <_printf_float+0x332>
 8007660:	e683      	b.n	800736a <_printf_float+0xb6>
 8007662:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007664:	2a01      	cmp	r2, #1
 8007666:	dc01      	bgt.n	800766c <_printf_float+0x3b8>
 8007668:	07db      	lsls	r3, r3, #31
 800766a:	d539      	bpl.n	80076e0 <_printf_float+0x42c>
 800766c:	2301      	movs	r3, #1
 800766e:	4642      	mov	r2, r8
 8007670:	4631      	mov	r1, r6
 8007672:	4628      	mov	r0, r5
 8007674:	47b8      	blx	r7
 8007676:	3001      	adds	r0, #1
 8007678:	f43f ae77 	beq.w	800736a <_printf_float+0xb6>
 800767c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007680:	4631      	mov	r1, r6
 8007682:	4628      	mov	r0, r5
 8007684:	47b8      	blx	r7
 8007686:	3001      	adds	r0, #1
 8007688:	f43f ae6f 	beq.w	800736a <_printf_float+0xb6>
 800768c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007690:	2200      	movs	r2, #0
 8007692:	2300      	movs	r3, #0
 8007694:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007698:	f7f9 f986 	bl	80009a8 <__aeabi_dcmpeq>
 800769c:	b9d8      	cbnz	r0, 80076d6 <_printf_float+0x422>
 800769e:	f109 33ff 	add.w	r3, r9, #4294967295
 80076a2:	f108 0201 	add.w	r2, r8, #1
 80076a6:	4631      	mov	r1, r6
 80076a8:	4628      	mov	r0, r5
 80076aa:	47b8      	blx	r7
 80076ac:	3001      	adds	r0, #1
 80076ae:	d10e      	bne.n	80076ce <_printf_float+0x41a>
 80076b0:	e65b      	b.n	800736a <_printf_float+0xb6>
 80076b2:	2301      	movs	r3, #1
 80076b4:	464a      	mov	r2, r9
 80076b6:	4631      	mov	r1, r6
 80076b8:	4628      	mov	r0, r5
 80076ba:	47b8      	blx	r7
 80076bc:	3001      	adds	r0, #1
 80076be:	f43f ae54 	beq.w	800736a <_printf_float+0xb6>
 80076c2:	f108 0801 	add.w	r8, r8, #1
 80076c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076c8:	3b01      	subs	r3, #1
 80076ca:	4543      	cmp	r3, r8
 80076cc:	dcf1      	bgt.n	80076b2 <_printf_float+0x3fe>
 80076ce:	4653      	mov	r3, sl
 80076d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80076d4:	e6de      	b.n	8007494 <_printf_float+0x1e0>
 80076d6:	f04f 0800 	mov.w	r8, #0
 80076da:	f104 091a 	add.w	r9, r4, #26
 80076de:	e7f2      	b.n	80076c6 <_printf_float+0x412>
 80076e0:	2301      	movs	r3, #1
 80076e2:	4642      	mov	r2, r8
 80076e4:	e7df      	b.n	80076a6 <_printf_float+0x3f2>
 80076e6:	2301      	movs	r3, #1
 80076e8:	464a      	mov	r2, r9
 80076ea:	4631      	mov	r1, r6
 80076ec:	4628      	mov	r0, r5
 80076ee:	47b8      	blx	r7
 80076f0:	3001      	adds	r0, #1
 80076f2:	f43f ae3a 	beq.w	800736a <_printf_float+0xb6>
 80076f6:	f108 0801 	add.w	r8, r8, #1
 80076fa:	68e3      	ldr	r3, [r4, #12]
 80076fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80076fe:	1a5b      	subs	r3, r3, r1
 8007700:	4543      	cmp	r3, r8
 8007702:	dcf0      	bgt.n	80076e6 <_printf_float+0x432>
 8007704:	e6fb      	b.n	80074fe <_printf_float+0x24a>
 8007706:	f04f 0800 	mov.w	r8, #0
 800770a:	f104 0919 	add.w	r9, r4, #25
 800770e:	e7f4      	b.n	80076fa <_printf_float+0x446>

08007710 <_printf_common>:
 8007710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007714:	4616      	mov	r6, r2
 8007716:	4699      	mov	r9, r3
 8007718:	688a      	ldr	r2, [r1, #8]
 800771a:	690b      	ldr	r3, [r1, #16]
 800771c:	4607      	mov	r7, r0
 800771e:	4293      	cmp	r3, r2
 8007720:	bfb8      	it	lt
 8007722:	4613      	movlt	r3, r2
 8007724:	6033      	str	r3, [r6, #0]
 8007726:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800772a:	460c      	mov	r4, r1
 800772c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007730:	b10a      	cbz	r2, 8007736 <_printf_common+0x26>
 8007732:	3301      	adds	r3, #1
 8007734:	6033      	str	r3, [r6, #0]
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	0699      	lsls	r1, r3, #26
 800773a:	bf42      	ittt	mi
 800773c:	6833      	ldrmi	r3, [r6, #0]
 800773e:	3302      	addmi	r3, #2
 8007740:	6033      	strmi	r3, [r6, #0]
 8007742:	6825      	ldr	r5, [r4, #0]
 8007744:	f015 0506 	ands.w	r5, r5, #6
 8007748:	d106      	bne.n	8007758 <_printf_common+0x48>
 800774a:	f104 0a19 	add.w	sl, r4, #25
 800774e:	68e3      	ldr	r3, [r4, #12]
 8007750:	6832      	ldr	r2, [r6, #0]
 8007752:	1a9b      	subs	r3, r3, r2
 8007754:	42ab      	cmp	r3, r5
 8007756:	dc2b      	bgt.n	80077b0 <_printf_common+0xa0>
 8007758:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800775c:	1e13      	subs	r3, r2, #0
 800775e:	6822      	ldr	r2, [r4, #0]
 8007760:	bf18      	it	ne
 8007762:	2301      	movne	r3, #1
 8007764:	0692      	lsls	r2, r2, #26
 8007766:	d430      	bmi.n	80077ca <_printf_common+0xba>
 8007768:	4649      	mov	r1, r9
 800776a:	4638      	mov	r0, r7
 800776c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007770:	47c0      	blx	r8
 8007772:	3001      	adds	r0, #1
 8007774:	d023      	beq.n	80077be <_printf_common+0xae>
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	6922      	ldr	r2, [r4, #16]
 800777a:	f003 0306 	and.w	r3, r3, #6
 800777e:	2b04      	cmp	r3, #4
 8007780:	bf14      	ite	ne
 8007782:	2500      	movne	r5, #0
 8007784:	6833      	ldreq	r3, [r6, #0]
 8007786:	f04f 0600 	mov.w	r6, #0
 800778a:	bf08      	it	eq
 800778c:	68e5      	ldreq	r5, [r4, #12]
 800778e:	f104 041a 	add.w	r4, r4, #26
 8007792:	bf08      	it	eq
 8007794:	1aed      	subeq	r5, r5, r3
 8007796:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800779a:	bf08      	it	eq
 800779c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077a0:	4293      	cmp	r3, r2
 80077a2:	bfc4      	itt	gt
 80077a4:	1a9b      	subgt	r3, r3, r2
 80077a6:	18ed      	addgt	r5, r5, r3
 80077a8:	42b5      	cmp	r5, r6
 80077aa:	d11a      	bne.n	80077e2 <_printf_common+0xd2>
 80077ac:	2000      	movs	r0, #0
 80077ae:	e008      	b.n	80077c2 <_printf_common+0xb2>
 80077b0:	2301      	movs	r3, #1
 80077b2:	4652      	mov	r2, sl
 80077b4:	4649      	mov	r1, r9
 80077b6:	4638      	mov	r0, r7
 80077b8:	47c0      	blx	r8
 80077ba:	3001      	adds	r0, #1
 80077bc:	d103      	bne.n	80077c6 <_printf_common+0xb6>
 80077be:	f04f 30ff 	mov.w	r0, #4294967295
 80077c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077c6:	3501      	adds	r5, #1
 80077c8:	e7c1      	b.n	800774e <_printf_common+0x3e>
 80077ca:	2030      	movs	r0, #48	; 0x30
 80077cc:	18e1      	adds	r1, r4, r3
 80077ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077d2:	1c5a      	adds	r2, r3, #1
 80077d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077d8:	4422      	add	r2, r4
 80077da:	3302      	adds	r3, #2
 80077dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077e0:	e7c2      	b.n	8007768 <_printf_common+0x58>
 80077e2:	2301      	movs	r3, #1
 80077e4:	4622      	mov	r2, r4
 80077e6:	4649      	mov	r1, r9
 80077e8:	4638      	mov	r0, r7
 80077ea:	47c0      	blx	r8
 80077ec:	3001      	adds	r0, #1
 80077ee:	d0e6      	beq.n	80077be <_printf_common+0xae>
 80077f0:	3601      	adds	r6, #1
 80077f2:	e7d9      	b.n	80077a8 <_printf_common+0x98>

080077f4 <_printf_i>:
 80077f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077f8:	7e0f      	ldrb	r7, [r1, #24]
 80077fa:	4691      	mov	r9, r2
 80077fc:	2f78      	cmp	r7, #120	; 0x78
 80077fe:	4680      	mov	r8, r0
 8007800:	460c      	mov	r4, r1
 8007802:	469a      	mov	sl, r3
 8007804:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007806:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800780a:	d807      	bhi.n	800781c <_printf_i+0x28>
 800780c:	2f62      	cmp	r7, #98	; 0x62
 800780e:	d80a      	bhi.n	8007826 <_printf_i+0x32>
 8007810:	2f00      	cmp	r7, #0
 8007812:	f000 80d5 	beq.w	80079c0 <_printf_i+0x1cc>
 8007816:	2f58      	cmp	r7, #88	; 0x58
 8007818:	f000 80c1 	beq.w	800799e <_printf_i+0x1aa>
 800781c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007820:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007824:	e03a      	b.n	800789c <_printf_i+0xa8>
 8007826:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800782a:	2b15      	cmp	r3, #21
 800782c:	d8f6      	bhi.n	800781c <_printf_i+0x28>
 800782e:	a101      	add	r1, pc, #4	; (adr r1, 8007834 <_printf_i+0x40>)
 8007830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007834:	0800788d 	.word	0x0800788d
 8007838:	080078a1 	.word	0x080078a1
 800783c:	0800781d 	.word	0x0800781d
 8007840:	0800781d 	.word	0x0800781d
 8007844:	0800781d 	.word	0x0800781d
 8007848:	0800781d 	.word	0x0800781d
 800784c:	080078a1 	.word	0x080078a1
 8007850:	0800781d 	.word	0x0800781d
 8007854:	0800781d 	.word	0x0800781d
 8007858:	0800781d 	.word	0x0800781d
 800785c:	0800781d 	.word	0x0800781d
 8007860:	080079a7 	.word	0x080079a7
 8007864:	080078cd 	.word	0x080078cd
 8007868:	08007961 	.word	0x08007961
 800786c:	0800781d 	.word	0x0800781d
 8007870:	0800781d 	.word	0x0800781d
 8007874:	080079c9 	.word	0x080079c9
 8007878:	0800781d 	.word	0x0800781d
 800787c:	080078cd 	.word	0x080078cd
 8007880:	0800781d 	.word	0x0800781d
 8007884:	0800781d 	.word	0x0800781d
 8007888:	08007969 	.word	0x08007969
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	1d1a      	adds	r2, r3, #4
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	602a      	str	r2, [r5, #0]
 8007894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007898:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800789c:	2301      	movs	r3, #1
 800789e:	e0a0      	b.n	80079e2 <_printf_i+0x1ee>
 80078a0:	6820      	ldr	r0, [r4, #0]
 80078a2:	682b      	ldr	r3, [r5, #0]
 80078a4:	0607      	lsls	r7, r0, #24
 80078a6:	f103 0104 	add.w	r1, r3, #4
 80078aa:	6029      	str	r1, [r5, #0]
 80078ac:	d501      	bpl.n	80078b2 <_printf_i+0xbe>
 80078ae:	681e      	ldr	r6, [r3, #0]
 80078b0:	e003      	b.n	80078ba <_printf_i+0xc6>
 80078b2:	0646      	lsls	r6, r0, #25
 80078b4:	d5fb      	bpl.n	80078ae <_printf_i+0xba>
 80078b6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80078ba:	2e00      	cmp	r6, #0
 80078bc:	da03      	bge.n	80078c6 <_printf_i+0xd2>
 80078be:	232d      	movs	r3, #45	; 0x2d
 80078c0:	4276      	negs	r6, r6
 80078c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078c6:	230a      	movs	r3, #10
 80078c8:	4859      	ldr	r0, [pc, #356]	; (8007a30 <_printf_i+0x23c>)
 80078ca:	e012      	b.n	80078f2 <_printf_i+0xfe>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	6820      	ldr	r0, [r4, #0]
 80078d0:	1d19      	adds	r1, r3, #4
 80078d2:	6029      	str	r1, [r5, #0]
 80078d4:	0605      	lsls	r5, r0, #24
 80078d6:	d501      	bpl.n	80078dc <_printf_i+0xe8>
 80078d8:	681e      	ldr	r6, [r3, #0]
 80078da:	e002      	b.n	80078e2 <_printf_i+0xee>
 80078dc:	0641      	lsls	r1, r0, #25
 80078de:	d5fb      	bpl.n	80078d8 <_printf_i+0xe4>
 80078e0:	881e      	ldrh	r6, [r3, #0]
 80078e2:	2f6f      	cmp	r7, #111	; 0x6f
 80078e4:	bf0c      	ite	eq
 80078e6:	2308      	moveq	r3, #8
 80078e8:	230a      	movne	r3, #10
 80078ea:	4851      	ldr	r0, [pc, #324]	; (8007a30 <_printf_i+0x23c>)
 80078ec:	2100      	movs	r1, #0
 80078ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078f2:	6865      	ldr	r5, [r4, #4]
 80078f4:	2d00      	cmp	r5, #0
 80078f6:	bfa8      	it	ge
 80078f8:	6821      	ldrge	r1, [r4, #0]
 80078fa:	60a5      	str	r5, [r4, #8]
 80078fc:	bfa4      	itt	ge
 80078fe:	f021 0104 	bicge.w	r1, r1, #4
 8007902:	6021      	strge	r1, [r4, #0]
 8007904:	b90e      	cbnz	r6, 800790a <_printf_i+0x116>
 8007906:	2d00      	cmp	r5, #0
 8007908:	d04b      	beq.n	80079a2 <_printf_i+0x1ae>
 800790a:	4615      	mov	r5, r2
 800790c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007910:	fb03 6711 	mls	r7, r3, r1, r6
 8007914:	5dc7      	ldrb	r7, [r0, r7]
 8007916:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800791a:	4637      	mov	r7, r6
 800791c:	42bb      	cmp	r3, r7
 800791e:	460e      	mov	r6, r1
 8007920:	d9f4      	bls.n	800790c <_printf_i+0x118>
 8007922:	2b08      	cmp	r3, #8
 8007924:	d10b      	bne.n	800793e <_printf_i+0x14a>
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	07de      	lsls	r6, r3, #31
 800792a:	d508      	bpl.n	800793e <_printf_i+0x14a>
 800792c:	6923      	ldr	r3, [r4, #16]
 800792e:	6861      	ldr	r1, [r4, #4]
 8007930:	4299      	cmp	r1, r3
 8007932:	bfde      	ittt	le
 8007934:	2330      	movle	r3, #48	; 0x30
 8007936:	f805 3c01 	strble.w	r3, [r5, #-1]
 800793a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800793e:	1b52      	subs	r2, r2, r5
 8007940:	6122      	str	r2, [r4, #16]
 8007942:	464b      	mov	r3, r9
 8007944:	4621      	mov	r1, r4
 8007946:	4640      	mov	r0, r8
 8007948:	f8cd a000 	str.w	sl, [sp]
 800794c:	aa03      	add	r2, sp, #12
 800794e:	f7ff fedf 	bl	8007710 <_printf_common>
 8007952:	3001      	adds	r0, #1
 8007954:	d14a      	bne.n	80079ec <_printf_i+0x1f8>
 8007956:	f04f 30ff 	mov.w	r0, #4294967295
 800795a:	b004      	add	sp, #16
 800795c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007960:	6823      	ldr	r3, [r4, #0]
 8007962:	f043 0320 	orr.w	r3, r3, #32
 8007966:	6023      	str	r3, [r4, #0]
 8007968:	2778      	movs	r7, #120	; 0x78
 800796a:	4832      	ldr	r0, [pc, #200]	; (8007a34 <_printf_i+0x240>)
 800796c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007970:	6823      	ldr	r3, [r4, #0]
 8007972:	6829      	ldr	r1, [r5, #0]
 8007974:	061f      	lsls	r7, r3, #24
 8007976:	f851 6b04 	ldr.w	r6, [r1], #4
 800797a:	d402      	bmi.n	8007982 <_printf_i+0x18e>
 800797c:	065f      	lsls	r7, r3, #25
 800797e:	bf48      	it	mi
 8007980:	b2b6      	uxthmi	r6, r6
 8007982:	07df      	lsls	r7, r3, #31
 8007984:	bf48      	it	mi
 8007986:	f043 0320 	orrmi.w	r3, r3, #32
 800798a:	6029      	str	r1, [r5, #0]
 800798c:	bf48      	it	mi
 800798e:	6023      	strmi	r3, [r4, #0]
 8007990:	b91e      	cbnz	r6, 800799a <_printf_i+0x1a6>
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	f023 0320 	bic.w	r3, r3, #32
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	2310      	movs	r3, #16
 800799c:	e7a6      	b.n	80078ec <_printf_i+0xf8>
 800799e:	4824      	ldr	r0, [pc, #144]	; (8007a30 <_printf_i+0x23c>)
 80079a0:	e7e4      	b.n	800796c <_printf_i+0x178>
 80079a2:	4615      	mov	r5, r2
 80079a4:	e7bd      	b.n	8007922 <_printf_i+0x12e>
 80079a6:	682b      	ldr	r3, [r5, #0]
 80079a8:	6826      	ldr	r6, [r4, #0]
 80079aa:	1d18      	adds	r0, r3, #4
 80079ac:	6961      	ldr	r1, [r4, #20]
 80079ae:	6028      	str	r0, [r5, #0]
 80079b0:	0635      	lsls	r5, r6, #24
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	d501      	bpl.n	80079ba <_printf_i+0x1c6>
 80079b6:	6019      	str	r1, [r3, #0]
 80079b8:	e002      	b.n	80079c0 <_printf_i+0x1cc>
 80079ba:	0670      	lsls	r0, r6, #25
 80079bc:	d5fb      	bpl.n	80079b6 <_printf_i+0x1c2>
 80079be:	8019      	strh	r1, [r3, #0]
 80079c0:	2300      	movs	r3, #0
 80079c2:	4615      	mov	r5, r2
 80079c4:	6123      	str	r3, [r4, #16]
 80079c6:	e7bc      	b.n	8007942 <_printf_i+0x14e>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	2100      	movs	r1, #0
 80079cc:	1d1a      	adds	r2, r3, #4
 80079ce:	602a      	str	r2, [r5, #0]
 80079d0:	681d      	ldr	r5, [r3, #0]
 80079d2:	6862      	ldr	r2, [r4, #4]
 80079d4:	4628      	mov	r0, r5
 80079d6:	f000 fd6e 	bl	80084b6 <memchr>
 80079da:	b108      	cbz	r0, 80079e0 <_printf_i+0x1ec>
 80079dc:	1b40      	subs	r0, r0, r5
 80079de:	6060      	str	r0, [r4, #4]
 80079e0:	6863      	ldr	r3, [r4, #4]
 80079e2:	6123      	str	r3, [r4, #16]
 80079e4:	2300      	movs	r3, #0
 80079e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079ea:	e7aa      	b.n	8007942 <_printf_i+0x14e>
 80079ec:	462a      	mov	r2, r5
 80079ee:	4649      	mov	r1, r9
 80079f0:	4640      	mov	r0, r8
 80079f2:	6923      	ldr	r3, [r4, #16]
 80079f4:	47d0      	blx	sl
 80079f6:	3001      	adds	r0, #1
 80079f8:	d0ad      	beq.n	8007956 <_printf_i+0x162>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	079b      	lsls	r3, r3, #30
 80079fe:	d413      	bmi.n	8007a28 <_printf_i+0x234>
 8007a00:	68e0      	ldr	r0, [r4, #12]
 8007a02:	9b03      	ldr	r3, [sp, #12]
 8007a04:	4298      	cmp	r0, r3
 8007a06:	bfb8      	it	lt
 8007a08:	4618      	movlt	r0, r3
 8007a0a:	e7a6      	b.n	800795a <_printf_i+0x166>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	4632      	mov	r2, r6
 8007a10:	4649      	mov	r1, r9
 8007a12:	4640      	mov	r0, r8
 8007a14:	47d0      	blx	sl
 8007a16:	3001      	adds	r0, #1
 8007a18:	d09d      	beq.n	8007956 <_printf_i+0x162>
 8007a1a:	3501      	adds	r5, #1
 8007a1c:	68e3      	ldr	r3, [r4, #12]
 8007a1e:	9903      	ldr	r1, [sp, #12]
 8007a20:	1a5b      	subs	r3, r3, r1
 8007a22:	42ab      	cmp	r3, r5
 8007a24:	dcf2      	bgt.n	8007a0c <_printf_i+0x218>
 8007a26:	e7eb      	b.n	8007a00 <_printf_i+0x20c>
 8007a28:	2500      	movs	r5, #0
 8007a2a:	f104 0619 	add.w	r6, r4, #25
 8007a2e:	e7f5      	b.n	8007a1c <_printf_i+0x228>
 8007a30:	0800d42c 	.word	0x0800d42c
 8007a34:	0800d43d 	.word	0x0800d43d

08007a38 <_scanf_float>:
 8007a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a3c:	b087      	sub	sp, #28
 8007a3e:	9303      	str	r3, [sp, #12]
 8007a40:	688b      	ldr	r3, [r1, #8]
 8007a42:	4617      	mov	r7, r2
 8007a44:	1e5a      	subs	r2, r3, #1
 8007a46:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007a4a:	bf85      	ittet	hi
 8007a4c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007a50:	195b      	addhi	r3, r3, r5
 8007a52:	2300      	movls	r3, #0
 8007a54:	9302      	strhi	r3, [sp, #8]
 8007a56:	bf88      	it	hi
 8007a58:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007a5c:	468b      	mov	fp, r1
 8007a5e:	f04f 0500 	mov.w	r5, #0
 8007a62:	bf8c      	ite	hi
 8007a64:	608b      	strhi	r3, [r1, #8]
 8007a66:	9302      	strls	r3, [sp, #8]
 8007a68:	680b      	ldr	r3, [r1, #0]
 8007a6a:	4680      	mov	r8, r0
 8007a6c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007a70:	f84b 3b1c 	str.w	r3, [fp], #28
 8007a74:	460c      	mov	r4, r1
 8007a76:	465e      	mov	r6, fp
 8007a78:	46aa      	mov	sl, r5
 8007a7a:	46a9      	mov	r9, r5
 8007a7c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007a80:	9501      	str	r5, [sp, #4]
 8007a82:	68a2      	ldr	r2, [r4, #8]
 8007a84:	b152      	cbz	r2, 8007a9c <_scanf_float+0x64>
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	2b4e      	cmp	r3, #78	; 0x4e
 8007a8c:	d864      	bhi.n	8007b58 <_scanf_float+0x120>
 8007a8e:	2b40      	cmp	r3, #64	; 0x40
 8007a90:	d83c      	bhi.n	8007b0c <_scanf_float+0xd4>
 8007a92:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007a96:	b2c8      	uxtb	r0, r1
 8007a98:	280e      	cmp	r0, #14
 8007a9a:	d93a      	bls.n	8007b12 <_scanf_float+0xda>
 8007a9c:	f1b9 0f00 	cmp.w	r9, #0
 8007aa0:	d003      	beq.n	8007aaa <_scanf_float+0x72>
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007aae:	f1ba 0f01 	cmp.w	sl, #1
 8007ab2:	f200 8113 	bhi.w	8007cdc <_scanf_float+0x2a4>
 8007ab6:	455e      	cmp	r6, fp
 8007ab8:	f200 8105 	bhi.w	8007cc6 <_scanf_float+0x28e>
 8007abc:	2501      	movs	r5, #1
 8007abe:	4628      	mov	r0, r5
 8007ac0:	b007      	add	sp, #28
 8007ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ac6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007aca:	2a0d      	cmp	r2, #13
 8007acc:	d8e6      	bhi.n	8007a9c <_scanf_float+0x64>
 8007ace:	a101      	add	r1, pc, #4	; (adr r1, 8007ad4 <_scanf_float+0x9c>)
 8007ad0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007ad4:	08007c13 	.word	0x08007c13
 8007ad8:	08007a9d 	.word	0x08007a9d
 8007adc:	08007a9d 	.word	0x08007a9d
 8007ae0:	08007a9d 	.word	0x08007a9d
 8007ae4:	08007c73 	.word	0x08007c73
 8007ae8:	08007c4b 	.word	0x08007c4b
 8007aec:	08007a9d 	.word	0x08007a9d
 8007af0:	08007a9d 	.word	0x08007a9d
 8007af4:	08007c21 	.word	0x08007c21
 8007af8:	08007a9d 	.word	0x08007a9d
 8007afc:	08007a9d 	.word	0x08007a9d
 8007b00:	08007a9d 	.word	0x08007a9d
 8007b04:	08007a9d 	.word	0x08007a9d
 8007b08:	08007bd9 	.word	0x08007bd9
 8007b0c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007b10:	e7db      	b.n	8007aca <_scanf_float+0x92>
 8007b12:	290e      	cmp	r1, #14
 8007b14:	d8c2      	bhi.n	8007a9c <_scanf_float+0x64>
 8007b16:	a001      	add	r0, pc, #4	; (adr r0, 8007b1c <_scanf_float+0xe4>)
 8007b18:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007b1c:	08007bcb 	.word	0x08007bcb
 8007b20:	08007a9d 	.word	0x08007a9d
 8007b24:	08007bcb 	.word	0x08007bcb
 8007b28:	08007c5f 	.word	0x08007c5f
 8007b2c:	08007a9d 	.word	0x08007a9d
 8007b30:	08007b79 	.word	0x08007b79
 8007b34:	08007bb5 	.word	0x08007bb5
 8007b38:	08007bb5 	.word	0x08007bb5
 8007b3c:	08007bb5 	.word	0x08007bb5
 8007b40:	08007bb5 	.word	0x08007bb5
 8007b44:	08007bb5 	.word	0x08007bb5
 8007b48:	08007bb5 	.word	0x08007bb5
 8007b4c:	08007bb5 	.word	0x08007bb5
 8007b50:	08007bb5 	.word	0x08007bb5
 8007b54:	08007bb5 	.word	0x08007bb5
 8007b58:	2b6e      	cmp	r3, #110	; 0x6e
 8007b5a:	d809      	bhi.n	8007b70 <_scanf_float+0x138>
 8007b5c:	2b60      	cmp	r3, #96	; 0x60
 8007b5e:	d8b2      	bhi.n	8007ac6 <_scanf_float+0x8e>
 8007b60:	2b54      	cmp	r3, #84	; 0x54
 8007b62:	d077      	beq.n	8007c54 <_scanf_float+0x21c>
 8007b64:	2b59      	cmp	r3, #89	; 0x59
 8007b66:	d199      	bne.n	8007a9c <_scanf_float+0x64>
 8007b68:	2d07      	cmp	r5, #7
 8007b6a:	d197      	bne.n	8007a9c <_scanf_float+0x64>
 8007b6c:	2508      	movs	r5, #8
 8007b6e:	e029      	b.n	8007bc4 <_scanf_float+0x18c>
 8007b70:	2b74      	cmp	r3, #116	; 0x74
 8007b72:	d06f      	beq.n	8007c54 <_scanf_float+0x21c>
 8007b74:	2b79      	cmp	r3, #121	; 0x79
 8007b76:	e7f6      	b.n	8007b66 <_scanf_float+0x12e>
 8007b78:	6821      	ldr	r1, [r4, #0]
 8007b7a:	05c8      	lsls	r0, r1, #23
 8007b7c:	d51a      	bpl.n	8007bb4 <_scanf_float+0x17c>
 8007b7e:	9b02      	ldr	r3, [sp, #8]
 8007b80:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007b84:	6021      	str	r1, [r4, #0]
 8007b86:	f109 0901 	add.w	r9, r9, #1
 8007b8a:	b11b      	cbz	r3, 8007b94 <_scanf_float+0x15c>
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	3201      	adds	r2, #1
 8007b90:	9302      	str	r3, [sp, #8]
 8007b92:	60a2      	str	r2, [r4, #8]
 8007b94:	68a3      	ldr	r3, [r4, #8]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	60a3      	str	r3, [r4, #8]
 8007b9a:	6923      	ldr	r3, [r4, #16]
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	6123      	str	r3, [r4, #16]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	607b      	str	r3, [r7, #4]
 8007ba8:	f340 8084 	ble.w	8007cb4 <_scanf_float+0x27c>
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	603b      	str	r3, [r7, #0]
 8007bb2:	e766      	b.n	8007a82 <_scanf_float+0x4a>
 8007bb4:	eb1a 0f05 	cmn.w	sl, r5
 8007bb8:	f47f af70 	bne.w	8007a9c <_scanf_float+0x64>
 8007bbc:	6822      	ldr	r2, [r4, #0]
 8007bbe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007bc2:	6022      	str	r2, [r4, #0]
 8007bc4:	f806 3b01 	strb.w	r3, [r6], #1
 8007bc8:	e7e4      	b.n	8007b94 <_scanf_float+0x15c>
 8007bca:	6822      	ldr	r2, [r4, #0]
 8007bcc:	0610      	lsls	r0, r2, #24
 8007bce:	f57f af65 	bpl.w	8007a9c <_scanf_float+0x64>
 8007bd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bd6:	e7f4      	b.n	8007bc2 <_scanf_float+0x18a>
 8007bd8:	f1ba 0f00 	cmp.w	sl, #0
 8007bdc:	d10e      	bne.n	8007bfc <_scanf_float+0x1c4>
 8007bde:	f1b9 0f00 	cmp.w	r9, #0
 8007be2:	d10e      	bne.n	8007c02 <_scanf_float+0x1ca>
 8007be4:	6822      	ldr	r2, [r4, #0]
 8007be6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007bea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007bee:	d108      	bne.n	8007c02 <_scanf_float+0x1ca>
 8007bf0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007bf4:	f04f 0a01 	mov.w	sl, #1
 8007bf8:	6022      	str	r2, [r4, #0]
 8007bfa:	e7e3      	b.n	8007bc4 <_scanf_float+0x18c>
 8007bfc:	f1ba 0f02 	cmp.w	sl, #2
 8007c00:	d055      	beq.n	8007cae <_scanf_float+0x276>
 8007c02:	2d01      	cmp	r5, #1
 8007c04:	d002      	beq.n	8007c0c <_scanf_float+0x1d4>
 8007c06:	2d04      	cmp	r5, #4
 8007c08:	f47f af48 	bne.w	8007a9c <_scanf_float+0x64>
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	b2ed      	uxtb	r5, r5
 8007c10:	e7d8      	b.n	8007bc4 <_scanf_float+0x18c>
 8007c12:	f1ba 0f01 	cmp.w	sl, #1
 8007c16:	f47f af41 	bne.w	8007a9c <_scanf_float+0x64>
 8007c1a:	f04f 0a02 	mov.w	sl, #2
 8007c1e:	e7d1      	b.n	8007bc4 <_scanf_float+0x18c>
 8007c20:	b97d      	cbnz	r5, 8007c42 <_scanf_float+0x20a>
 8007c22:	f1b9 0f00 	cmp.w	r9, #0
 8007c26:	f47f af3c 	bne.w	8007aa2 <_scanf_float+0x6a>
 8007c2a:	6822      	ldr	r2, [r4, #0]
 8007c2c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007c30:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007c34:	f47f af39 	bne.w	8007aaa <_scanf_float+0x72>
 8007c38:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007c3c:	2501      	movs	r5, #1
 8007c3e:	6022      	str	r2, [r4, #0]
 8007c40:	e7c0      	b.n	8007bc4 <_scanf_float+0x18c>
 8007c42:	2d03      	cmp	r5, #3
 8007c44:	d0e2      	beq.n	8007c0c <_scanf_float+0x1d4>
 8007c46:	2d05      	cmp	r5, #5
 8007c48:	e7de      	b.n	8007c08 <_scanf_float+0x1d0>
 8007c4a:	2d02      	cmp	r5, #2
 8007c4c:	f47f af26 	bne.w	8007a9c <_scanf_float+0x64>
 8007c50:	2503      	movs	r5, #3
 8007c52:	e7b7      	b.n	8007bc4 <_scanf_float+0x18c>
 8007c54:	2d06      	cmp	r5, #6
 8007c56:	f47f af21 	bne.w	8007a9c <_scanf_float+0x64>
 8007c5a:	2507      	movs	r5, #7
 8007c5c:	e7b2      	b.n	8007bc4 <_scanf_float+0x18c>
 8007c5e:	6822      	ldr	r2, [r4, #0]
 8007c60:	0591      	lsls	r1, r2, #22
 8007c62:	f57f af1b 	bpl.w	8007a9c <_scanf_float+0x64>
 8007c66:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007c6a:	6022      	str	r2, [r4, #0]
 8007c6c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c70:	e7a8      	b.n	8007bc4 <_scanf_float+0x18c>
 8007c72:	6822      	ldr	r2, [r4, #0]
 8007c74:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007c78:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007c7c:	d006      	beq.n	8007c8c <_scanf_float+0x254>
 8007c7e:	0550      	lsls	r0, r2, #21
 8007c80:	f57f af0c 	bpl.w	8007a9c <_scanf_float+0x64>
 8007c84:	f1b9 0f00 	cmp.w	r9, #0
 8007c88:	f43f af0f 	beq.w	8007aaa <_scanf_float+0x72>
 8007c8c:	0591      	lsls	r1, r2, #22
 8007c8e:	bf58      	it	pl
 8007c90:	9901      	ldrpl	r1, [sp, #4]
 8007c92:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007c96:	bf58      	it	pl
 8007c98:	eba9 0101 	subpl.w	r1, r9, r1
 8007c9c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007ca0:	f04f 0900 	mov.w	r9, #0
 8007ca4:	bf58      	it	pl
 8007ca6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007caa:	6022      	str	r2, [r4, #0]
 8007cac:	e78a      	b.n	8007bc4 <_scanf_float+0x18c>
 8007cae:	f04f 0a03 	mov.w	sl, #3
 8007cb2:	e787      	b.n	8007bc4 <_scanf_float+0x18c>
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	4640      	mov	r0, r8
 8007cb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007cbc:	4798      	blx	r3
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	f43f aedf 	beq.w	8007a82 <_scanf_float+0x4a>
 8007cc4:	e6ea      	b.n	8007a9c <_scanf_float+0x64>
 8007cc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cca:	463a      	mov	r2, r7
 8007ccc:	4640      	mov	r0, r8
 8007cce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007cd2:	4798      	blx	r3
 8007cd4:	6923      	ldr	r3, [r4, #16]
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	6123      	str	r3, [r4, #16]
 8007cda:	e6ec      	b.n	8007ab6 <_scanf_float+0x7e>
 8007cdc:	1e6b      	subs	r3, r5, #1
 8007cde:	2b06      	cmp	r3, #6
 8007ce0:	d825      	bhi.n	8007d2e <_scanf_float+0x2f6>
 8007ce2:	2d02      	cmp	r5, #2
 8007ce4:	d836      	bhi.n	8007d54 <_scanf_float+0x31c>
 8007ce6:	455e      	cmp	r6, fp
 8007ce8:	f67f aee8 	bls.w	8007abc <_scanf_float+0x84>
 8007cec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cf0:	463a      	mov	r2, r7
 8007cf2:	4640      	mov	r0, r8
 8007cf4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007cf8:	4798      	blx	r3
 8007cfa:	6923      	ldr	r3, [r4, #16]
 8007cfc:	3b01      	subs	r3, #1
 8007cfe:	6123      	str	r3, [r4, #16]
 8007d00:	e7f1      	b.n	8007ce6 <_scanf_float+0x2ae>
 8007d02:	9802      	ldr	r0, [sp, #8]
 8007d04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d08:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007d0c:	463a      	mov	r2, r7
 8007d0e:	9002      	str	r0, [sp, #8]
 8007d10:	4640      	mov	r0, r8
 8007d12:	4798      	blx	r3
 8007d14:	6923      	ldr	r3, [r4, #16]
 8007d16:	3b01      	subs	r3, #1
 8007d18:	6123      	str	r3, [r4, #16]
 8007d1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d1e:	fa5f fa8a 	uxtb.w	sl, sl
 8007d22:	f1ba 0f02 	cmp.w	sl, #2
 8007d26:	d1ec      	bne.n	8007d02 <_scanf_float+0x2ca>
 8007d28:	3d03      	subs	r5, #3
 8007d2a:	b2ed      	uxtb	r5, r5
 8007d2c:	1b76      	subs	r6, r6, r5
 8007d2e:	6823      	ldr	r3, [r4, #0]
 8007d30:	05da      	lsls	r2, r3, #23
 8007d32:	d52f      	bpl.n	8007d94 <_scanf_float+0x35c>
 8007d34:	055b      	lsls	r3, r3, #21
 8007d36:	d510      	bpl.n	8007d5a <_scanf_float+0x322>
 8007d38:	455e      	cmp	r6, fp
 8007d3a:	f67f aebf 	bls.w	8007abc <_scanf_float+0x84>
 8007d3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d42:	463a      	mov	r2, r7
 8007d44:	4640      	mov	r0, r8
 8007d46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d4a:	4798      	blx	r3
 8007d4c:	6923      	ldr	r3, [r4, #16]
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	6123      	str	r3, [r4, #16]
 8007d52:	e7f1      	b.n	8007d38 <_scanf_float+0x300>
 8007d54:	46aa      	mov	sl, r5
 8007d56:	9602      	str	r6, [sp, #8]
 8007d58:	e7df      	b.n	8007d1a <_scanf_float+0x2e2>
 8007d5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007d5e:	6923      	ldr	r3, [r4, #16]
 8007d60:	2965      	cmp	r1, #101	; 0x65
 8007d62:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d66:	f106 35ff 	add.w	r5, r6, #4294967295
 8007d6a:	6123      	str	r3, [r4, #16]
 8007d6c:	d00c      	beq.n	8007d88 <_scanf_float+0x350>
 8007d6e:	2945      	cmp	r1, #69	; 0x45
 8007d70:	d00a      	beq.n	8007d88 <_scanf_float+0x350>
 8007d72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d76:	463a      	mov	r2, r7
 8007d78:	4640      	mov	r0, r8
 8007d7a:	4798      	blx	r3
 8007d7c:	6923      	ldr	r3, [r4, #16]
 8007d7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	1eb5      	subs	r5, r6, #2
 8007d86:	6123      	str	r3, [r4, #16]
 8007d88:	463a      	mov	r2, r7
 8007d8a:	4640      	mov	r0, r8
 8007d8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d90:	4798      	blx	r3
 8007d92:	462e      	mov	r6, r5
 8007d94:	6825      	ldr	r5, [r4, #0]
 8007d96:	f015 0510 	ands.w	r5, r5, #16
 8007d9a:	d155      	bne.n	8007e48 <_scanf_float+0x410>
 8007d9c:	7035      	strb	r5, [r6, #0]
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007da8:	d11d      	bne.n	8007de6 <_scanf_float+0x3ae>
 8007daa:	9b01      	ldr	r3, [sp, #4]
 8007dac:	454b      	cmp	r3, r9
 8007dae:	eba3 0209 	sub.w	r2, r3, r9
 8007db2:	d125      	bne.n	8007e00 <_scanf_float+0x3c8>
 8007db4:	2200      	movs	r2, #0
 8007db6:	4659      	mov	r1, fp
 8007db8:	4640      	mov	r0, r8
 8007dba:	f002 fdbd 	bl	800a938 <_strtod_r>
 8007dbe:	9b03      	ldr	r3, [sp, #12]
 8007dc0:	f8d4 c000 	ldr.w	ip, [r4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f01c 0f02 	tst.w	ip, #2
 8007dca:	4606      	mov	r6, r0
 8007dcc:	460f      	mov	r7, r1
 8007dce:	f103 0204 	add.w	r2, r3, #4
 8007dd2:	d020      	beq.n	8007e16 <_scanf_float+0x3de>
 8007dd4:	9903      	ldr	r1, [sp, #12]
 8007dd6:	600a      	str	r2, [r1, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	e9c3 6700 	strd	r6, r7, [r3]
 8007dde:	68e3      	ldr	r3, [r4, #12]
 8007de0:	3301      	adds	r3, #1
 8007de2:	60e3      	str	r3, [r4, #12]
 8007de4:	e66b      	b.n	8007abe <_scanf_float+0x86>
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d0e3      	beq.n	8007db4 <_scanf_float+0x37c>
 8007dec:	9905      	ldr	r1, [sp, #20]
 8007dee:	230a      	movs	r3, #10
 8007df0:	462a      	mov	r2, r5
 8007df2:	4640      	mov	r0, r8
 8007df4:	3101      	adds	r1, #1
 8007df6:	f002 fe23 	bl	800aa40 <_strtol_r>
 8007dfa:	9b04      	ldr	r3, [sp, #16]
 8007dfc:	9e05      	ldr	r6, [sp, #20]
 8007dfe:	1ac2      	subs	r2, r0, r3
 8007e00:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007e04:	429e      	cmp	r6, r3
 8007e06:	bf28      	it	cs
 8007e08:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	490f      	ldr	r1, [pc, #60]	; (8007e4c <_scanf_float+0x414>)
 8007e10:	f000 f984 	bl	800811c <siprintf>
 8007e14:	e7ce      	b.n	8007db4 <_scanf_float+0x37c>
 8007e16:	f01c 0f04 	tst.w	ip, #4
 8007e1a:	d1db      	bne.n	8007dd4 <_scanf_float+0x39c>
 8007e1c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007e20:	f8cc 2000 	str.w	r2, [ip]
 8007e24:	f8d3 8000 	ldr.w	r8, [r3]
 8007e28:	4602      	mov	r2, r0
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	f7f8 fdee 	bl	8000a0c <__aeabi_dcmpun>
 8007e30:	b128      	cbz	r0, 8007e3e <_scanf_float+0x406>
 8007e32:	4807      	ldr	r0, [pc, #28]	; (8007e50 <_scanf_float+0x418>)
 8007e34:	f000 fb5c 	bl	80084f0 <nanf>
 8007e38:	f8c8 0000 	str.w	r0, [r8]
 8007e3c:	e7cf      	b.n	8007dde <_scanf_float+0x3a6>
 8007e3e:	4630      	mov	r0, r6
 8007e40:	4639      	mov	r1, r7
 8007e42:	f7f8 fe41 	bl	8000ac8 <__aeabi_d2f>
 8007e46:	e7f7      	b.n	8007e38 <_scanf_float+0x400>
 8007e48:	2500      	movs	r5, #0
 8007e4a:	e638      	b.n	8007abe <_scanf_float+0x86>
 8007e4c:	0800d44e 	.word	0x0800d44e
 8007e50:	0800d7e5 	.word	0x0800d7e5

08007e54 <std>:
 8007e54:	2300      	movs	r3, #0
 8007e56:	b510      	push	{r4, lr}
 8007e58:	4604      	mov	r4, r0
 8007e5a:	e9c0 3300 	strd	r3, r3, [r0]
 8007e5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e62:	6083      	str	r3, [r0, #8]
 8007e64:	8181      	strh	r1, [r0, #12]
 8007e66:	6643      	str	r3, [r0, #100]	; 0x64
 8007e68:	81c2      	strh	r2, [r0, #14]
 8007e6a:	6183      	str	r3, [r0, #24]
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	2208      	movs	r2, #8
 8007e70:	305c      	adds	r0, #92	; 0x5c
 8007e72:	f000 fa4b 	bl	800830c <memset>
 8007e76:	4b0d      	ldr	r3, [pc, #52]	; (8007eac <std+0x58>)
 8007e78:	6224      	str	r4, [r4, #32]
 8007e7a:	6263      	str	r3, [r4, #36]	; 0x24
 8007e7c:	4b0c      	ldr	r3, [pc, #48]	; (8007eb0 <std+0x5c>)
 8007e7e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e80:	4b0c      	ldr	r3, [pc, #48]	; (8007eb4 <std+0x60>)
 8007e82:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e84:	4b0c      	ldr	r3, [pc, #48]	; (8007eb8 <std+0x64>)
 8007e86:	6323      	str	r3, [r4, #48]	; 0x30
 8007e88:	4b0c      	ldr	r3, [pc, #48]	; (8007ebc <std+0x68>)
 8007e8a:	429c      	cmp	r4, r3
 8007e8c:	d006      	beq.n	8007e9c <std+0x48>
 8007e8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007e92:	4294      	cmp	r4, r2
 8007e94:	d002      	beq.n	8007e9c <std+0x48>
 8007e96:	33d0      	adds	r3, #208	; 0xd0
 8007e98:	429c      	cmp	r4, r3
 8007e9a:	d105      	bne.n	8007ea8 <std+0x54>
 8007e9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea4:	f000 bb04 	b.w	80084b0 <__retarget_lock_init_recursive>
 8007ea8:	bd10      	pop	{r4, pc}
 8007eaa:	bf00      	nop
 8007eac:	0800815d 	.word	0x0800815d
 8007eb0:	0800817f 	.word	0x0800817f
 8007eb4:	080081b7 	.word	0x080081b7
 8007eb8:	080081db 	.word	0x080081db
 8007ebc:	200017b8 	.word	0x200017b8

08007ec0 <stdio_exit_handler>:
 8007ec0:	4a02      	ldr	r2, [pc, #8]	; (8007ecc <stdio_exit_handler+0xc>)
 8007ec2:	4903      	ldr	r1, [pc, #12]	; (8007ed0 <stdio_exit_handler+0x10>)
 8007ec4:	4803      	ldr	r0, [pc, #12]	; (8007ed4 <stdio_exit_handler+0x14>)
 8007ec6:	f000 b869 	b.w	8007f9c <_fwalk_sglue>
 8007eca:	bf00      	nop
 8007ecc:	2000002c 	.word	0x2000002c
 8007ed0:	0800b07d 	.word	0x0800b07d
 8007ed4:	20000038 	.word	0x20000038

08007ed8 <cleanup_stdio>:
 8007ed8:	6841      	ldr	r1, [r0, #4]
 8007eda:	4b0c      	ldr	r3, [pc, #48]	; (8007f0c <cleanup_stdio+0x34>)
 8007edc:	b510      	push	{r4, lr}
 8007ede:	4299      	cmp	r1, r3
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	d001      	beq.n	8007ee8 <cleanup_stdio+0x10>
 8007ee4:	f003 f8ca 	bl	800b07c <_fflush_r>
 8007ee8:	68a1      	ldr	r1, [r4, #8]
 8007eea:	4b09      	ldr	r3, [pc, #36]	; (8007f10 <cleanup_stdio+0x38>)
 8007eec:	4299      	cmp	r1, r3
 8007eee:	d002      	beq.n	8007ef6 <cleanup_stdio+0x1e>
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f003 f8c3 	bl	800b07c <_fflush_r>
 8007ef6:	68e1      	ldr	r1, [r4, #12]
 8007ef8:	4b06      	ldr	r3, [pc, #24]	; (8007f14 <cleanup_stdio+0x3c>)
 8007efa:	4299      	cmp	r1, r3
 8007efc:	d004      	beq.n	8007f08 <cleanup_stdio+0x30>
 8007efe:	4620      	mov	r0, r4
 8007f00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f04:	f003 b8ba 	b.w	800b07c <_fflush_r>
 8007f08:	bd10      	pop	{r4, pc}
 8007f0a:	bf00      	nop
 8007f0c:	200017b8 	.word	0x200017b8
 8007f10:	20001820 	.word	0x20001820
 8007f14:	20001888 	.word	0x20001888

08007f18 <global_stdio_init.part.0>:
 8007f18:	b510      	push	{r4, lr}
 8007f1a:	4b0b      	ldr	r3, [pc, #44]	; (8007f48 <global_stdio_init.part.0+0x30>)
 8007f1c:	4c0b      	ldr	r4, [pc, #44]	; (8007f4c <global_stdio_init.part.0+0x34>)
 8007f1e:	4a0c      	ldr	r2, [pc, #48]	; (8007f50 <global_stdio_init.part.0+0x38>)
 8007f20:	4620      	mov	r0, r4
 8007f22:	601a      	str	r2, [r3, #0]
 8007f24:	2104      	movs	r1, #4
 8007f26:	2200      	movs	r2, #0
 8007f28:	f7ff ff94 	bl	8007e54 <std>
 8007f2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007f30:	2201      	movs	r2, #1
 8007f32:	2109      	movs	r1, #9
 8007f34:	f7ff ff8e 	bl	8007e54 <std>
 8007f38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007f3c:	2202      	movs	r2, #2
 8007f3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f42:	2112      	movs	r1, #18
 8007f44:	f7ff bf86 	b.w	8007e54 <std>
 8007f48:	200018f0 	.word	0x200018f0
 8007f4c:	200017b8 	.word	0x200017b8
 8007f50:	08007ec1 	.word	0x08007ec1

08007f54 <__sfp_lock_acquire>:
 8007f54:	4801      	ldr	r0, [pc, #4]	; (8007f5c <__sfp_lock_acquire+0x8>)
 8007f56:	f000 baac 	b.w	80084b2 <__retarget_lock_acquire_recursive>
 8007f5a:	bf00      	nop
 8007f5c:	200018f9 	.word	0x200018f9

08007f60 <__sfp_lock_release>:
 8007f60:	4801      	ldr	r0, [pc, #4]	; (8007f68 <__sfp_lock_release+0x8>)
 8007f62:	f000 baa7 	b.w	80084b4 <__retarget_lock_release_recursive>
 8007f66:	bf00      	nop
 8007f68:	200018f9 	.word	0x200018f9

08007f6c <__sinit>:
 8007f6c:	b510      	push	{r4, lr}
 8007f6e:	4604      	mov	r4, r0
 8007f70:	f7ff fff0 	bl	8007f54 <__sfp_lock_acquire>
 8007f74:	6a23      	ldr	r3, [r4, #32]
 8007f76:	b11b      	cbz	r3, 8007f80 <__sinit+0x14>
 8007f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f7c:	f7ff bff0 	b.w	8007f60 <__sfp_lock_release>
 8007f80:	4b04      	ldr	r3, [pc, #16]	; (8007f94 <__sinit+0x28>)
 8007f82:	6223      	str	r3, [r4, #32]
 8007f84:	4b04      	ldr	r3, [pc, #16]	; (8007f98 <__sinit+0x2c>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1f5      	bne.n	8007f78 <__sinit+0xc>
 8007f8c:	f7ff ffc4 	bl	8007f18 <global_stdio_init.part.0>
 8007f90:	e7f2      	b.n	8007f78 <__sinit+0xc>
 8007f92:	bf00      	nop
 8007f94:	08007ed9 	.word	0x08007ed9
 8007f98:	200018f0 	.word	0x200018f0

08007f9c <_fwalk_sglue>:
 8007f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fa0:	4607      	mov	r7, r0
 8007fa2:	4688      	mov	r8, r1
 8007fa4:	4614      	mov	r4, r2
 8007fa6:	2600      	movs	r6, #0
 8007fa8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fac:	f1b9 0901 	subs.w	r9, r9, #1
 8007fb0:	d505      	bpl.n	8007fbe <_fwalk_sglue+0x22>
 8007fb2:	6824      	ldr	r4, [r4, #0]
 8007fb4:	2c00      	cmp	r4, #0
 8007fb6:	d1f7      	bne.n	8007fa8 <_fwalk_sglue+0xc>
 8007fb8:	4630      	mov	r0, r6
 8007fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fbe:	89ab      	ldrh	r3, [r5, #12]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d907      	bls.n	8007fd4 <_fwalk_sglue+0x38>
 8007fc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	d003      	beq.n	8007fd4 <_fwalk_sglue+0x38>
 8007fcc:	4629      	mov	r1, r5
 8007fce:	4638      	mov	r0, r7
 8007fd0:	47c0      	blx	r8
 8007fd2:	4306      	orrs	r6, r0
 8007fd4:	3568      	adds	r5, #104	; 0x68
 8007fd6:	e7e9      	b.n	8007fac <_fwalk_sglue+0x10>

08007fd8 <iprintf>:
 8007fd8:	b40f      	push	{r0, r1, r2, r3}
 8007fda:	b507      	push	{r0, r1, r2, lr}
 8007fdc:	4906      	ldr	r1, [pc, #24]	; (8007ff8 <iprintf+0x20>)
 8007fde:	ab04      	add	r3, sp, #16
 8007fe0:	6808      	ldr	r0, [r1, #0]
 8007fe2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fe6:	6881      	ldr	r1, [r0, #8]
 8007fe8:	9301      	str	r3, [sp, #4]
 8007fea:	f002 feab 	bl	800ad44 <_vfiprintf_r>
 8007fee:	b003      	add	sp, #12
 8007ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ff4:	b004      	add	sp, #16
 8007ff6:	4770      	bx	lr
 8007ff8:	20000084 	.word	0x20000084

08007ffc <_puts_r>:
 8007ffc:	6a03      	ldr	r3, [r0, #32]
 8007ffe:	b570      	push	{r4, r5, r6, lr}
 8008000:	4605      	mov	r5, r0
 8008002:	460e      	mov	r6, r1
 8008004:	6884      	ldr	r4, [r0, #8]
 8008006:	b90b      	cbnz	r3, 800800c <_puts_r+0x10>
 8008008:	f7ff ffb0 	bl	8007f6c <__sinit>
 800800c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800800e:	07db      	lsls	r3, r3, #31
 8008010:	d405      	bmi.n	800801e <_puts_r+0x22>
 8008012:	89a3      	ldrh	r3, [r4, #12]
 8008014:	0598      	lsls	r0, r3, #22
 8008016:	d402      	bmi.n	800801e <_puts_r+0x22>
 8008018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800801a:	f000 fa4a 	bl	80084b2 <__retarget_lock_acquire_recursive>
 800801e:	89a3      	ldrh	r3, [r4, #12]
 8008020:	0719      	lsls	r1, r3, #28
 8008022:	d513      	bpl.n	800804c <_puts_r+0x50>
 8008024:	6923      	ldr	r3, [r4, #16]
 8008026:	b18b      	cbz	r3, 800804c <_puts_r+0x50>
 8008028:	3e01      	subs	r6, #1
 800802a:	68a3      	ldr	r3, [r4, #8]
 800802c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008030:	3b01      	subs	r3, #1
 8008032:	60a3      	str	r3, [r4, #8]
 8008034:	b9e9      	cbnz	r1, 8008072 <_puts_r+0x76>
 8008036:	2b00      	cmp	r3, #0
 8008038:	da2e      	bge.n	8008098 <_puts_r+0x9c>
 800803a:	4622      	mov	r2, r4
 800803c:	210a      	movs	r1, #10
 800803e:	4628      	mov	r0, r5
 8008040:	f000 f8cf 	bl	80081e2 <__swbuf_r>
 8008044:	3001      	adds	r0, #1
 8008046:	d007      	beq.n	8008058 <_puts_r+0x5c>
 8008048:	250a      	movs	r5, #10
 800804a:	e007      	b.n	800805c <_puts_r+0x60>
 800804c:	4621      	mov	r1, r4
 800804e:	4628      	mov	r0, r5
 8008050:	f000 f904 	bl	800825c <__swsetup_r>
 8008054:	2800      	cmp	r0, #0
 8008056:	d0e7      	beq.n	8008028 <_puts_r+0x2c>
 8008058:	f04f 35ff 	mov.w	r5, #4294967295
 800805c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800805e:	07da      	lsls	r2, r3, #31
 8008060:	d405      	bmi.n	800806e <_puts_r+0x72>
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	059b      	lsls	r3, r3, #22
 8008066:	d402      	bmi.n	800806e <_puts_r+0x72>
 8008068:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800806a:	f000 fa23 	bl	80084b4 <__retarget_lock_release_recursive>
 800806e:	4628      	mov	r0, r5
 8008070:	bd70      	pop	{r4, r5, r6, pc}
 8008072:	2b00      	cmp	r3, #0
 8008074:	da04      	bge.n	8008080 <_puts_r+0x84>
 8008076:	69a2      	ldr	r2, [r4, #24]
 8008078:	429a      	cmp	r2, r3
 800807a:	dc06      	bgt.n	800808a <_puts_r+0x8e>
 800807c:	290a      	cmp	r1, #10
 800807e:	d004      	beq.n	800808a <_puts_r+0x8e>
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	1c5a      	adds	r2, r3, #1
 8008084:	6022      	str	r2, [r4, #0]
 8008086:	7019      	strb	r1, [r3, #0]
 8008088:	e7cf      	b.n	800802a <_puts_r+0x2e>
 800808a:	4622      	mov	r2, r4
 800808c:	4628      	mov	r0, r5
 800808e:	f000 f8a8 	bl	80081e2 <__swbuf_r>
 8008092:	3001      	adds	r0, #1
 8008094:	d1c9      	bne.n	800802a <_puts_r+0x2e>
 8008096:	e7df      	b.n	8008058 <_puts_r+0x5c>
 8008098:	250a      	movs	r5, #10
 800809a:	6823      	ldr	r3, [r4, #0]
 800809c:	1c5a      	adds	r2, r3, #1
 800809e:	6022      	str	r2, [r4, #0]
 80080a0:	701d      	strb	r5, [r3, #0]
 80080a2:	e7db      	b.n	800805c <_puts_r+0x60>

080080a4 <puts>:
 80080a4:	4b02      	ldr	r3, [pc, #8]	; (80080b0 <puts+0xc>)
 80080a6:	4601      	mov	r1, r0
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	f7ff bfa7 	b.w	8007ffc <_puts_r>
 80080ae:	bf00      	nop
 80080b0:	20000084 	.word	0x20000084

080080b4 <sniprintf>:
 80080b4:	b40c      	push	{r2, r3}
 80080b6:	b530      	push	{r4, r5, lr}
 80080b8:	4b17      	ldr	r3, [pc, #92]	; (8008118 <sniprintf+0x64>)
 80080ba:	1e0c      	subs	r4, r1, #0
 80080bc:	681d      	ldr	r5, [r3, #0]
 80080be:	b09d      	sub	sp, #116	; 0x74
 80080c0:	da08      	bge.n	80080d4 <sniprintf+0x20>
 80080c2:	238b      	movs	r3, #139	; 0x8b
 80080c4:	f04f 30ff 	mov.w	r0, #4294967295
 80080c8:	602b      	str	r3, [r5, #0]
 80080ca:	b01d      	add	sp, #116	; 0x74
 80080cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080d0:	b002      	add	sp, #8
 80080d2:	4770      	bx	lr
 80080d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80080d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80080dc:	bf0c      	ite	eq
 80080de:	4623      	moveq	r3, r4
 80080e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80080e4:	9304      	str	r3, [sp, #16]
 80080e6:	9307      	str	r3, [sp, #28]
 80080e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80080ec:	9002      	str	r0, [sp, #8]
 80080ee:	9006      	str	r0, [sp, #24]
 80080f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080f4:	4628      	mov	r0, r5
 80080f6:	ab21      	add	r3, sp, #132	; 0x84
 80080f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080fa:	a902      	add	r1, sp, #8
 80080fc:	9301      	str	r3, [sp, #4]
 80080fe:	f002 fcfb 	bl	800aaf8 <_svfiprintf_r>
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	bfbc      	itt	lt
 8008106:	238b      	movlt	r3, #139	; 0x8b
 8008108:	602b      	strlt	r3, [r5, #0]
 800810a:	2c00      	cmp	r4, #0
 800810c:	d0dd      	beq.n	80080ca <sniprintf+0x16>
 800810e:	2200      	movs	r2, #0
 8008110:	9b02      	ldr	r3, [sp, #8]
 8008112:	701a      	strb	r2, [r3, #0]
 8008114:	e7d9      	b.n	80080ca <sniprintf+0x16>
 8008116:	bf00      	nop
 8008118:	20000084 	.word	0x20000084

0800811c <siprintf>:
 800811c:	b40e      	push	{r1, r2, r3}
 800811e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008122:	b500      	push	{lr}
 8008124:	b09c      	sub	sp, #112	; 0x70
 8008126:	ab1d      	add	r3, sp, #116	; 0x74
 8008128:	9002      	str	r0, [sp, #8]
 800812a:	9006      	str	r0, [sp, #24]
 800812c:	9107      	str	r1, [sp, #28]
 800812e:	9104      	str	r1, [sp, #16]
 8008130:	4808      	ldr	r0, [pc, #32]	; (8008154 <siprintf+0x38>)
 8008132:	4909      	ldr	r1, [pc, #36]	; (8008158 <siprintf+0x3c>)
 8008134:	f853 2b04 	ldr.w	r2, [r3], #4
 8008138:	9105      	str	r1, [sp, #20]
 800813a:	6800      	ldr	r0, [r0, #0]
 800813c:	a902      	add	r1, sp, #8
 800813e:	9301      	str	r3, [sp, #4]
 8008140:	f002 fcda 	bl	800aaf8 <_svfiprintf_r>
 8008144:	2200      	movs	r2, #0
 8008146:	9b02      	ldr	r3, [sp, #8]
 8008148:	701a      	strb	r2, [r3, #0]
 800814a:	b01c      	add	sp, #112	; 0x70
 800814c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008150:	b003      	add	sp, #12
 8008152:	4770      	bx	lr
 8008154:	20000084 	.word	0x20000084
 8008158:	ffff0208 	.word	0xffff0208

0800815c <__sread>:
 800815c:	b510      	push	{r4, lr}
 800815e:	460c      	mov	r4, r1
 8008160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008164:	f000 f956 	bl	8008414 <_read_r>
 8008168:	2800      	cmp	r0, #0
 800816a:	bfab      	itete	ge
 800816c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800816e:	89a3      	ldrhlt	r3, [r4, #12]
 8008170:	181b      	addge	r3, r3, r0
 8008172:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008176:	bfac      	ite	ge
 8008178:	6563      	strge	r3, [r4, #84]	; 0x54
 800817a:	81a3      	strhlt	r3, [r4, #12]
 800817c:	bd10      	pop	{r4, pc}

0800817e <__swrite>:
 800817e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008182:	461f      	mov	r7, r3
 8008184:	898b      	ldrh	r3, [r1, #12]
 8008186:	4605      	mov	r5, r0
 8008188:	05db      	lsls	r3, r3, #23
 800818a:	460c      	mov	r4, r1
 800818c:	4616      	mov	r6, r2
 800818e:	d505      	bpl.n	800819c <__swrite+0x1e>
 8008190:	2302      	movs	r3, #2
 8008192:	2200      	movs	r2, #0
 8008194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008198:	f000 f92a 	bl	80083f0 <_lseek_r>
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	4632      	mov	r2, r6
 80081a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081a4:	81a3      	strh	r3, [r4, #12]
 80081a6:	4628      	mov	r0, r5
 80081a8:	463b      	mov	r3, r7
 80081aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081b2:	f000 b941 	b.w	8008438 <_write_r>

080081b6 <__sseek>:
 80081b6:	b510      	push	{r4, lr}
 80081b8:	460c      	mov	r4, r1
 80081ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081be:	f000 f917 	bl	80083f0 <_lseek_r>
 80081c2:	1c43      	adds	r3, r0, #1
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	bf15      	itete	ne
 80081c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80081ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081d2:	81a3      	strheq	r3, [r4, #12]
 80081d4:	bf18      	it	ne
 80081d6:	81a3      	strhne	r3, [r4, #12]
 80081d8:	bd10      	pop	{r4, pc}

080081da <__sclose>:
 80081da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081de:	f000 b8a1 	b.w	8008324 <_close_r>

080081e2 <__swbuf_r>:
 80081e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e4:	460e      	mov	r6, r1
 80081e6:	4614      	mov	r4, r2
 80081e8:	4605      	mov	r5, r0
 80081ea:	b118      	cbz	r0, 80081f4 <__swbuf_r+0x12>
 80081ec:	6a03      	ldr	r3, [r0, #32]
 80081ee:	b90b      	cbnz	r3, 80081f4 <__swbuf_r+0x12>
 80081f0:	f7ff febc 	bl	8007f6c <__sinit>
 80081f4:	69a3      	ldr	r3, [r4, #24]
 80081f6:	60a3      	str	r3, [r4, #8]
 80081f8:	89a3      	ldrh	r3, [r4, #12]
 80081fa:	071a      	lsls	r2, r3, #28
 80081fc:	d525      	bpl.n	800824a <__swbuf_r+0x68>
 80081fe:	6923      	ldr	r3, [r4, #16]
 8008200:	b31b      	cbz	r3, 800824a <__swbuf_r+0x68>
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	6922      	ldr	r2, [r4, #16]
 8008206:	b2f6      	uxtb	r6, r6
 8008208:	1a98      	subs	r0, r3, r2
 800820a:	6963      	ldr	r3, [r4, #20]
 800820c:	4637      	mov	r7, r6
 800820e:	4283      	cmp	r3, r0
 8008210:	dc04      	bgt.n	800821c <__swbuf_r+0x3a>
 8008212:	4621      	mov	r1, r4
 8008214:	4628      	mov	r0, r5
 8008216:	f002 ff31 	bl	800b07c <_fflush_r>
 800821a:	b9e0      	cbnz	r0, 8008256 <__swbuf_r+0x74>
 800821c:	68a3      	ldr	r3, [r4, #8]
 800821e:	3b01      	subs	r3, #1
 8008220:	60a3      	str	r3, [r4, #8]
 8008222:	6823      	ldr	r3, [r4, #0]
 8008224:	1c5a      	adds	r2, r3, #1
 8008226:	6022      	str	r2, [r4, #0]
 8008228:	701e      	strb	r6, [r3, #0]
 800822a:	6962      	ldr	r2, [r4, #20]
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	429a      	cmp	r2, r3
 8008230:	d004      	beq.n	800823c <__swbuf_r+0x5a>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	07db      	lsls	r3, r3, #31
 8008236:	d506      	bpl.n	8008246 <__swbuf_r+0x64>
 8008238:	2e0a      	cmp	r6, #10
 800823a:	d104      	bne.n	8008246 <__swbuf_r+0x64>
 800823c:	4621      	mov	r1, r4
 800823e:	4628      	mov	r0, r5
 8008240:	f002 ff1c 	bl	800b07c <_fflush_r>
 8008244:	b938      	cbnz	r0, 8008256 <__swbuf_r+0x74>
 8008246:	4638      	mov	r0, r7
 8008248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800824a:	4621      	mov	r1, r4
 800824c:	4628      	mov	r0, r5
 800824e:	f000 f805 	bl	800825c <__swsetup_r>
 8008252:	2800      	cmp	r0, #0
 8008254:	d0d5      	beq.n	8008202 <__swbuf_r+0x20>
 8008256:	f04f 37ff 	mov.w	r7, #4294967295
 800825a:	e7f4      	b.n	8008246 <__swbuf_r+0x64>

0800825c <__swsetup_r>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4b2a      	ldr	r3, [pc, #168]	; (8008308 <__swsetup_r+0xac>)
 8008260:	4605      	mov	r5, r0
 8008262:	6818      	ldr	r0, [r3, #0]
 8008264:	460c      	mov	r4, r1
 8008266:	b118      	cbz	r0, 8008270 <__swsetup_r+0x14>
 8008268:	6a03      	ldr	r3, [r0, #32]
 800826a:	b90b      	cbnz	r3, 8008270 <__swsetup_r+0x14>
 800826c:	f7ff fe7e 	bl	8007f6c <__sinit>
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008276:	0718      	lsls	r0, r3, #28
 8008278:	d422      	bmi.n	80082c0 <__swsetup_r+0x64>
 800827a:	06d9      	lsls	r1, r3, #27
 800827c:	d407      	bmi.n	800828e <__swsetup_r+0x32>
 800827e:	2309      	movs	r3, #9
 8008280:	602b      	str	r3, [r5, #0]
 8008282:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008286:	f04f 30ff 	mov.w	r0, #4294967295
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	e034      	b.n	80082f8 <__swsetup_r+0x9c>
 800828e:	0758      	lsls	r0, r3, #29
 8008290:	d512      	bpl.n	80082b8 <__swsetup_r+0x5c>
 8008292:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008294:	b141      	cbz	r1, 80082a8 <__swsetup_r+0x4c>
 8008296:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800829a:	4299      	cmp	r1, r3
 800829c:	d002      	beq.n	80082a4 <__swsetup_r+0x48>
 800829e:	4628      	mov	r0, r5
 80082a0:	f000 ff9a 	bl	80091d8 <_free_r>
 80082a4:	2300      	movs	r3, #0
 80082a6:	6363      	str	r3, [r4, #52]	; 0x34
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80082ae:	81a3      	strh	r3, [r4, #12]
 80082b0:	2300      	movs	r3, #0
 80082b2:	6063      	str	r3, [r4, #4]
 80082b4:	6923      	ldr	r3, [r4, #16]
 80082b6:	6023      	str	r3, [r4, #0]
 80082b8:	89a3      	ldrh	r3, [r4, #12]
 80082ba:	f043 0308 	orr.w	r3, r3, #8
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	6923      	ldr	r3, [r4, #16]
 80082c2:	b94b      	cbnz	r3, 80082d8 <__swsetup_r+0x7c>
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082ce:	d003      	beq.n	80082d8 <__swsetup_r+0x7c>
 80082d0:	4621      	mov	r1, r4
 80082d2:	4628      	mov	r0, r5
 80082d4:	f002 ff1f 	bl	800b116 <__smakebuf_r>
 80082d8:	89a0      	ldrh	r0, [r4, #12]
 80082da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082de:	f010 0301 	ands.w	r3, r0, #1
 80082e2:	d00a      	beq.n	80082fa <__swsetup_r+0x9e>
 80082e4:	2300      	movs	r3, #0
 80082e6:	60a3      	str	r3, [r4, #8]
 80082e8:	6963      	ldr	r3, [r4, #20]
 80082ea:	425b      	negs	r3, r3
 80082ec:	61a3      	str	r3, [r4, #24]
 80082ee:	6923      	ldr	r3, [r4, #16]
 80082f0:	b943      	cbnz	r3, 8008304 <__swsetup_r+0xa8>
 80082f2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082f6:	d1c4      	bne.n	8008282 <__swsetup_r+0x26>
 80082f8:	bd38      	pop	{r3, r4, r5, pc}
 80082fa:	0781      	lsls	r1, r0, #30
 80082fc:	bf58      	it	pl
 80082fe:	6963      	ldrpl	r3, [r4, #20]
 8008300:	60a3      	str	r3, [r4, #8]
 8008302:	e7f4      	b.n	80082ee <__swsetup_r+0x92>
 8008304:	2000      	movs	r0, #0
 8008306:	e7f7      	b.n	80082f8 <__swsetup_r+0x9c>
 8008308:	20000084 	.word	0x20000084

0800830c <memset>:
 800830c:	4603      	mov	r3, r0
 800830e:	4402      	add	r2, r0
 8008310:	4293      	cmp	r3, r2
 8008312:	d100      	bne.n	8008316 <memset+0xa>
 8008314:	4770      	bx	lr
 8008316:	f803 1b01 	strb.w	r1, [r3], #1
 800831a:	e7f9      	b.n	8008310 <memset+0x4>

0800831c <_localeconv_r>:
 800831c:	4800      	ldr	r0, [pc, #0]	; (8008320 <_localeconv_r+0x4>)
 800831e:	4770      	bx	lr
 8008320:	20000178 	.word	0x20000178

08008324 <_close_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	2300      	movs	r3, #0
 8008328:	4d05      	ldr	r5, [pc, #20]	; (8008340 <_close_r+0x1c>)
 800832a:	4604      	mov	r4, r0
 800832c:	4608      	mov	r0, r1
 800832e:	602b      	str	r3, [r5, #0]
 8008330:	f7fb fcb4 	bl	8003c9c <_close>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	d102      	bne.n	800833e <_close_r+0x1a>
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	b103      	cbz	r3, 800833e <_close_r+0x1a>
 800833c:	6023      	str	r3, [r4, #0]
 800833e:	bd38      	pop	{r3, r4, r5, pc}
 8008340:	200018f4 	.word	0x200018f4

08008344 <_reclaim_reent>:
 8008344:	4b29      	ldr	r3, [pc, #164]	; (80083ec <_reclaim_reent+0xa8>)
 8008346:	b570      	push	{r4, r5, r6, lr}
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4604      	mov	r4, r0
 800834c:	4283      	cmp	r3, r0
 800834e:	d04b      	beq.n	80083e8 <_reclaim_reent+0xa4>
 8008350:	69c3      	ldr	r3, [r0, #28]
 8008352:	b143      	cbz	r3, 8008366 <_reclaim_reent+0x22>
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d144      	bne.n	80083e4 <_reclaim_reent+0xa0>
 800835a:	69e3      	ldr	r3, [r4, #28]
 800835c:	6819      	ldr	r1, [r3, #0]
 800835e:	b111      	cbz	r1, 8008366 <_reclaim_reent+0x22>
 8008360:	4620      	mov	r0, r4
 8008362:	f000 ff39 	bl	80091d8 <_free_r>
 8008366:	6961      	ldr	r1, [r4, #20]
 8008368:	b111      	cbz	r1, 8008370 <_reclaim_reent+0x2c>
 800836a:	4620      	mov	r0, r4
 800836c:	f000 ff34 	bl	80091d8 <_free_r>
 8008370:	69e1      	ldr	r1, [r4, #28]
 8008372:	b111      	cbz	r1, 800837a <_reclaim_reent+0x36>
 8008374:	4620      	mov	r0, r4
 8008376:	f000 ff2f 	bl	80091d8 <_free_r>
 800837a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800837c:	b111      	cbz	r1, 8008384 <_reclaim_reent+0x40>
 800837e:	4620      	mov	r0, r4
 8008380:	f000 ff2a 	bl	80091d8 <_free_r>
 8008384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008386:	b111      	cbz	r1, 800838e <_reclaim_reent+0x4a>
 8008388:	4620      	mov	r0, r4
 800838a:	f000 ff25 	bl	80091d8 <_free_r>
 800838e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008390:	b111      	cbz	r1, 8008398 <_reclaim_reent+0x54>
 8008392:	4620      	mov	r0, r4
 8008394:	f000 ff20 	bl	80091d8 <_free_r>
 8008398:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800839a:	b111      	cbz	r1, 80083a2 <_reclaim_reent+0x5e>
 800839c:	4620      	mov	r0, r4
 800839e:	f000 ff1b 	bl	80091d8 <_free_r>
 80083a2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80083a4:	b111      	cbz	r1, 80083ac <_reclaim_reent+0x68>
 80083a6:	4620      	mov	r0, r4
 80083a8:	f000 ff16 	bl	80091d8 <_free_r>
 80083ac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80083ae:	b111      	cbz	r1, 80083b6 <_reclaim_reent+0x72>
 80083b0:	4620      	mov	r0, r4
 80083b2:	f000 ff11 	bl	80091d8 <_free_r>
 80083b6:	6a23      	ldr	r3, [r4, #32]
 80083b8:	b1b3      	cbz	r3, 80083e8 <_reclaim_reent+0xa4>
 80083ba:	4620      	mov	r0, r4
 80083bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80083c0:	4718      	bx	r3
 80083c2:	5949      	ldr	r1, [r1, r5]
 80083c4:	b941      	cbnz	r1, 80083d8 <_reclaim_reent+0x94>
 80083c6:	3504      	adds	r5, #4
 80083c8:	69e3      	ldr	r3, [r4, #28]
 80083ca:	2d80      	cmp	r5, #128	; 0x80
 80083cc:	68d9      	ldr	r1, [r3, #12]
 80083ce:	d1f8      	bne.n	80083c2 <_reclaim_reent+0x7e>
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 ff01 	bl	80091d8 <_free_r>
 80083d6:	e7c0      	b.n	800835a <_reclaim_reent+0x16>
 80083d8:	680e      	ldr	r6, [r1, #0]
 80083da:	4620      	mov	r0, r4
 80083dc:	f000 fefc 	bl	80091d8 <_free_r>
 80083e0:	4631      	mov	r1, r6
 80083e2:	e7ef      	b.n	80083c4 <_reclaim_reent+0x80>
 80083e4:	2500      	movs	r5, #0
 80083e6:	e7ef      	b.n	80083c8 <_reclaim_reent+0x84>
 80083e8:	bd70      	pop	{r4, r5, r6, pc}
 80083ea:	bf00      	nop
 80083ec:	20000084 	.word	0x20000084

080083f0 <_lseek_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4604      	mov	r4, r0
 80083f4:	4608      	mov	r0, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	2200      	movs	r2, #0
 80083fa:	4d05      	ldr	r5, [pc, #20]	; (8008410 <_lseek_r+0x20>)
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7fb fc70 	bl	8003ce4 <_lseek>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_lseek_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_lseek_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	200018f4 	.word	0x200018f4

08008414 <_read_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4604      	mov	r4, r0
 8008418:	4608      	mov	r0, r1
 800841a:	4611      	mov	r1, r2
 800841c:	2200      	movs	r2, #0
 800841e:	4d05      	ldr	r5, [pc, #20]	; (8008434 <_read_r+0x20>)
 8008420:	602a      	str	r2, [r5, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	f7fb fc1d 	bl	8003c62 <_read>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_read_r+0x1e>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_read_r+0x1e>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	200018f4 	.word	0x200018f4

08008438 <_write_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4604      	mov	r4, r0
 800843c:	4608      	mov	r0, r1
 800843e:	4611      	mov	r1, r2
 8008440:	2200      	movs	r2, #0
 8008442:	4d05      	ldr	r5, [pc, #20]	; (8008458 <_write_r+0x20>)
 8008444:	602a      	str	r2, [r5, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	f7fa fc40 	bl	8002ccc <_write>
 800844c:	1c43      	adds	r3, r0, #1
 800844e:	d102      	bne.n	8008456 <_write_r+0x1e>
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	b103      	cbz	r3, 8008456 <_write_r+0x1e>
 8008454:	6023      	str	r3, [r4, #0]
 8008456:	bd38      	pop	{r3, r4, r5, pc}
 8008458:	200018f4 	.word	0x200018f4

0800845c <__errno>:
 800845c:	4b01      	ldr	r3, [pc, #4]	; (8008464 <__errno+0x8>)
 800845e:	6818      	ldr	r0, [r3, #0]
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	20000084 	.word	0x20000084

08008468 <__libc_init_array>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	2600      	movs	r6, #0
 800846c:	4d0c      	ldr	r5, [pc, #48]	; (80084a0 <__libc_init_array+0x38>)
 800846e:	4c0d      	ldr	r4, [pc, #52]	; (80084a4 <__libc_init_array+0x3c>)
 8008470:	1b64      	subs	r4, r4, r5
 8008472:	10a4      	asrs	r4, r4, #2
 8008474:	42a6      	cmp	r6, r4
 8008476:	d109      	bne.n	800848c <__libc_init_array+0x24>
 8008478:	f004 fadc 	bl	800ca34 <_init>
 800847c:	2600      	movs	r6, #0
 800847e:	4d0a      	ldr	r5, [pc, #40]	; (80084a8 <__libc_init_array+0x40>)
 8008480:	4c0a      	ldr	r4, [pc, #40]	; (80084ac <__libc_init_array+0x44>)
 8008482:	1b64      	subs	r4, r4, r5
 8008484:	10a4      	asrs	r4, r4, #2
 8008486:	42a6      	cmp	r6, r4
 8008488:	d105      	bne.n	8008496 <__libc_init_array+0x2e>
 800848a:	bd70      	pop	{r4, r5, r6, pc}
 800848c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008490:	4798      	blx	r3
 8008492:	3601      	adds	r6, #1
 8008494:	e7ee      	b.n	8008474 <__libc_init_array+0xc>
 8008496:	f855 3b04 	ldr.w	r3, [r5], #4
 800849a:	4798      	blx	r3
 800849c:	3601      	adds	r6, #1
 800849e:	e7f2      	b.n	8008486 <__libc_init_array+0x1e>
 80084a0:	0800d878 	.word	0x0800d878
 80084a4:	0800d878 	.word	0x0800d878
 80084a8:	0800d878 	.word	0x0800d878
 80084ac:	0800d87c 	.word	0x0800d87c

080084b0 <__retarget_lock_init_recursive>:
 80084b0:	4770      	bx	lr

080084b2 <__retarget_lock_acquire_recursive>:
 80084b2:	4770      	bx	lr

080084b4 <__retarget_lock_release_recursive>:
 80084b4:	4770      	bx	lr

080084b6 <memchr>:
 80084b6:	4603      	mov	r3, r0
 80084b8:	b510      	push	{r4, lr}
 80084ba:	b2c9      	uxtb	r1, r1
 80084bc:	4402      	add	r2, r0
 80084be:	4293      	cmp	r3, r2
 80084c0:	4618      	mov	r0, r3
 80084c2:	d101      	bne.n	80084c8 <memchr+0x12>
 80084c4:	2000      	movs	r0, #0
 80084c6:	e003      	b.n	80084d0 <memchr+0x1a>
 80084c8:	7804      	ldrb	r4, [r0, #0]
 80084ca:	3301      	adds	r3, #1
 80084cc:	428c      	cmp	r4, r1
 80084ce:	d1f6      	bne.n	80084be <memchr+0x8>
 80084d0:	bd10      	pop	{r4, pc}

080084d2 <memcpy>:
 80084d2:	440a      	add	r2, r1
 80084d4:	4291      	cmp	r1, r2
 80084d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80084da:	d100      	bne.n	80084de <memcpy+0xc>
 80084dc:	4770      	bx	lr
 80084de:	b510      	push	{r4, lr}
 80084e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084e4:	4291      	cmp	r1, r2
 80084e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084ea:	d1f9      	bne.n	80084e0 <memcpy+0xe>
 80084ec:	bd10      	pop	{r4, pc}
	...

080084f0 <nanf>:
 80084f0:	4800      	ldr	r0, [pc, #0]	; (80084f4 <nanf+0x4>)
 80084f2:	4770      	bx	lr
 80084f4:	7fc00000 	.word	0x7fc00000

080084f8 <quorem>:
 80084f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fc:	6903      	ldr	r3, [r0, #16]
 80084fe:	690c      	ldr	r4, [r1, #16]
 8008500:	4607      	mov	r7, r0
 8008502:	42a3      	cmp	r3, r4
 8008504:	db7f      	blt.n	8008606 <quorem+0x10e>
 8008506:	3c01      	subs	r4, #1
 8008508:	f100 0514 	add.w	r5, r0, #20
 800850c:	f101 0814 	add.w	r8, r1, #20
 8008510:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008514:	9301      	str	r3, [sp, #4]
 8008516:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800851a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800851e:	3301      	adds	r3, #1
 8008520:	429a      	cmp	r2, r3
 8008522:	fbb2 f6f3 	udiv	r6, r2, r3
 8008526:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800852a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800852e:	d331      	bcc.n	8008594 <quorem+0x9c>
 8008530:	f04f 0e00 	mov.w	lr, #0
 8008534:	4640      	mov	r0, r8
 8008536:	46ac      	mov	ip, r5
 8008538:	46f2      	mov	sl, lr
 800853a:	f850 2b04 	ldr.w	r2, [r0], #4
 800853e:	b293      	uxth	r3, r2
 8008540:	fb06 e303 	mla	r3, r6, r3, lr
 8008544:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008548:	0c1a      	lsrs	r2, r3, #16
 800854a:	b29b      	uxth	r3, r3
 800854c:	fb06 220e 	mla	r2, r6, lr, r2
 8008550:	ebaa 0303 	sub.w	r3, sl, r3
 8008554:	f8dc a000 	ldr.w	sl, [ip]
 8008558:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800855c:	fa1f fa8a 	uxth.w	sl, sl
 8008560:	4453      	add	r3, sl
 8008562:	f8dc a000 	ldr.w	sl, [ip]
 8008566:	b292      	uxth	r2, r2
 8008568:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800856c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008570:	b29b      	uxth	r3, r3
 8008572:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008576:	4581      	cmp	r9, r0
 8008578:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800857c:	f84c 3b04 	str.w	r3, [ip], #4
 8008580:	d2db      	bcs.n	800853a <quorem+0x42>
 8008582:	f855 300b 	ldr.w	r3, [r5, fp]
 8008586:	b92b      	cbnz	r3, 8008594 <quorem+0x9c>
 8008588:	9b01      	ldr	r3, [sp, #4]
 800858a:	3b04      	subs	r3, #4
 800858c:	429d      	cmp	r5, r3
 800858e:	461a      	mov	r2, r3
 8008590:	d32d      	bcc.n	80085ee <quorem+0xf6>
 8008592:	613c      	str	r4, [r7, #16]
 8008594:	4638      	mov	r0, r7
 8008596:	f001 f9df 	bl	8009958 <__mcmp>
 800859a:	2800      	cmp	r0, #0
 800859c:	db23      	blt.n	80085e6 <quorem+0xee>
 800859e:	4629      	mov	r1, r5
 80085a0:	2000      	movs	r0, #0
 80085a2:	3601      	adds	r6, #1
 80085a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80085a8:	f8d1 c000 	ldr.w	ip, [r1]
 80085ac:	b293      	uxth	r3, r2
 80085ae:	1ac3      	subs	r3, r0, r3
 80085b0:	0c12      	lsrs	r2, r2, #16
 80085b2:	fa1f f08c 	uxth.w	r0, ip
 80085b6:	4403      	add	r3, r0
 80085b8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80085bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085c6:	45c1      	cmp	r9, r8
 80085c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80085cc:	f841 3b04 	str.w	r3, [r1], #4
 80085d0:	d2e8      	bcs.n	80085a4 <quorem+0xac>
 80085d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085da:	b922      	cbnz	r2, 80085e6 <quorem+0xee>
 80085dc:	3b04      	subs	r3, #4
 80085de:	429d      	cmp	r5, r3
 80085e0:	461a      	mov	r2, r3
 80085e2:	d30a      	bcc.n	80085fa <quorem+0x102>
 80085e4:	613c      	str	r4, [r7, #16]
 80085e6:	4630      	mov	r0, r6
 80085e8:	b003      	add	sp, #12
 80085ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ee:	6812      	ldr	r2, [r2, #0]
 80085f0:	3b04      	subs	r3, #4
 80085f2:	2a00      	cmp	r2, #0
 80085f4:	d1cd      	bne.n	8008592 <quorem+0x9a>
 80085f6:	3c01      	subs	r4, #1
 80085f8:	e7c8      	b.n	800858c <quorem+0x94>
 80085fa:	6812      	ldr	r2, [r2, #0]
 80085fc:	3b04      	subs	r3, #4
 80085fe:	2a00      	cmp	r2, #0
 8008600:	d1f0      	bne.n	80085e4 <quorem+0xec>
 8008602:	3c01      	subs	r4, #1
 8008604:	e7eb      	b.n	80085de <quorem+0xe6>
 8008606:	2000      	movs	r0, #0
 8008608:	e7ee      	b.n	80085e8 <quorem+0xf0>
 800860a:	0000      	movs	r0, r0
 800860c:	0000      	movs	r0, r0
	...

08008610 <_dtoa_r>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	4616      	mov	r6, r2
 8008616:	461f      	mov	r7, r3
 8008618:	69c4      	ldr	r4, [r0, #28]
 800861a:	b099      	sub	sp, #100	; 0x64
 800861c:	4605      	mov	r5, r0
 800861e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008622:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008626:	b974      	cbnz	r4, 8008646 <_dtoa_r+0x36>
 8008628:	2010      	movs	r0, #16
 800862a:	f000 fe1d 	bl	8009268 <malloc>
 800862e:	4602      	mov	r2, r0
 8008630:	61e8      	str	r0, [r5, #28]
 8008632:	b920      	cbnz	r0, 800863e <_dtoa_r+0x2e>
 8008634:	21ef      	movs	r1, #239	; 0xef
 8008636:	4bac      	ldr	r3, [pc, #688]	; (80088e8 <_dtoa_r+0x2d8>)
 8008638:	48ac      	ldr	r0, [pc, #688]	; (80088ec <_dtoa_r+0x2dc>)
 800863a:	f002 fe0d 	bl	800b258 <__assert_func>
 800863e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008642:	6004      	str	r4, [r0, #0]
 8008644:	60c4      	str	r4, [r0, #12]
 8008646:	69eb      	ldr	r3, [r5, #28]
 8008648:	6819      	ldr	r1, [r3, #0]
 800864a:	b151      	cbz	r1, 8008662 <_dtoa_r+0x52>
 800864c:	685a      	ldr	r2, [r3, #4]
 800864e:	2301      	movs	r3, #1
 8008650:	4093      	lsls	r3, r2
 8008652:	604a      	str	r2, [r1, #4]
 8008654:	608b      	str	r3, [r1, #8]
 8008656:	4628      	mov	r0, r5
 8008658:	f000 fefa 	bl	8009450 <_Bfree>
 800865c:	2200      	movs	r2, #0
 800865e:	69eb      	ldr	r3, [r5, #28]
 8008660:	601a      	str	r2, [r3, #0]
 8008662:	1e3b      	subs	r3, r7, #0
 8008664:	bfaf      	iteee	ge
 8008666:	2300      	movge	r3, #0
 8008668:	2201      	movlt	r2, #1
 800866a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800866e:	9305      	strlt	r3, [sp, #20]
 8008670:	bfa8      	it	ge
 8008672:	f8c8 3000 	strge.w	r3, [r8]
 8008676:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800867a:	4b9d      	ldr	r3, [pc, #628]	; (80088f0 <_dtoa_r+0x2e0>)
 800867c:	bfb8      	it	lt
 800867e:	f8c8 2000 	strlt.w	r2, [r8]
 8008682:	ea33 0309 	bics.w	r3, r3, r9
 8008686:	d119      	bne.n	80086bc <_dtoa_r+0xac>
 8008688:	f242 730f 	movw	r3, #9999	; 0x270f
 800868c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800868e:	6013      	str	r3, [r2, #0]
 8008690:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008694:	4333      	orrs	r3, r6
 8008696:	f000 8589 	beq.w	80091ac <_dtoa_r+0xb9c>
 800869a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800869c:	b953      	cbnz	r3, 80086b4 <_dtoa_r+0xa4>
 800869e:	4b95      	ldr	r3, [pc, #596]	; (80088f4 <_dtoa_r+0x2e4>)
 80086a0:	e023      	b.n	80086ea <_dtoa_r+0xda>
 80086a2:	4b95      	ldr	r3, [pc, #596]	; (80088f8 <_dtoa_r+0x2e8>)
 80086a4:	9303      	str	r3, [sp, #12]
 80086a6:	3308      	adds	r3, #8
 80086a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80086aa:	6013      	str	r3, [r2, #0]
 80086ac:	9803      	ldr	r0, [sp, #12]
 80086ae:	b019      	add	sp, #100	; 0x64
 80086b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b4:	4b8f      	ldr	r3, [pc, #572]	; (80088f4 <_dtoa_r+0x2e4>)
 80086b6:	9303      	str	r3, [sp, #12]
 80086b8:	3303      	adds	r3, #3
 80086ba:	e7f5      	b.n	80086a8 <_dtoa_r+0x98>
 80086bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80086c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80086c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086c8:	2200      	movs	r2, #0
 80086ca:	2300      	movs	r3, #0
 80086cc:	f7f8 f96c 	bl	80009a8 <__aeabi_dcmpeq>
 80086d0:	4680      	mov	r8, r0
 80086d2:	b160      	cbz	r0, 80086ee <_dtoa_r+0xde>
 80086d4:	2301      	movs	r3, #1
 80086d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80086d8:	6013      	str	r3, [r2, #0]
 80086da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 8562 	beq.w	80091a6 <_dtoa_r+0xb96>
 80086e2:	4b86      	ldr	r3, [pc, #536]	; (80088fc <_dtoa_r+0x2ec>)
 80086e4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80086e6:	6013      	str	r3, [r2, #0]
 80086e8:	3b01      	subs	r3, #1
 80086ea:	9303      	str	r3, [sp, #12]
 80086ec:	e7de      	b.n	80086ac <_dtoa_r+0x9c>
 80086ee:	ab16      	add	r3, sp, #88	; 0x58
 80086f0:	9301      	str	r3, [sp, #4]
 80086f2:	ab17      	add	r3, sp, #92	; 0x5c
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	4628      	mov	r0, r5
 80086f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80086fc:	f001 fa3c 	bl	8009b78 <__d2b>
 8008700:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008704:	4682      	mov	sl, r0
 8008706:	2c00      	cmp	r4, #0
 8008708:	d07e      	beq.n	8008808 <_dtoa_r+0x1f8>
 800870a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800870e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008710:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008718:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800871c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008720:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008724:	4619      	mov	r1, r3
 8008726:	2200      	movs	r2, #0
 8008728:	4b75      	ldr	r3, [pc, #468]	; (8008900 <_dtoa_r+0x2f0>)
 800872a:	f7f7 fd1d 	bl	8000168 <__aeabi_dsub>
 800872e:	a368      	add	r3, pc, #416	; (adr r3, 80088d0 <_dtoa_r+0x2c0>)
 8008730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008734:	f7f7 fed0 	bl	80004d8 <__aeabi_dmul>
 8008738:	a367      	add	r3, pc, #412	; (adr r3, 80088d8 <_dtoa_r+0x2c8>)
 800873a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873e:	f7f7 fd15 	bl	800016c <__adddf3>
 8008742:	4606      	mov	r6, r0
 8008744:	4620      	mov	r0, r4
 8008746:	460f      	mov	r7, r1
 8008748:	f7f7 fe5c 	bl	8000404 <__aeabi_i2d>
 800874c:	a364      	add	r3, pc, #400	; (adr r3, 80088e0 <_dtoa_r+0x2d0>)
 800874e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008752:	f7f7 fec1 	bl	80004d8 <__aeabi_dmul>
 8008756:	4602      	mov	r2, r0
 8008758:	460b      	mov	r3, r1
 800875a:	4630      	mov	r0, r6
 800875c:	4639      	mov	r1, r7
 800875e:	f7f7 fd05 	bl	800016c <__adddf3>
 8008762:	4606      	mov	r6, r0
 8008764:	460f      	mov	r7, r1
 8008766:	f7f8 f967 	bl	8000a38 <__aeabi_d2iz>
 800876a:	2200      	movs	r2, #0
 800876c:	4683      	mov	fp, r0
 800876e:	2300      	movs	r3, #0
 8008770:	4630      	mov	r0, r6
 8008772:	4639      	mov	r1, r7
 8008774:	f7f8 f922 	bl	80009bc <__aeabi_dcmplt>
 8008778:	b148      	cbz	r0, 800878e <_dtoa_r+0x17e>
 800877a:	4658      	mov	r0, fp
 800877c:	f7f7 fe42 	bl	8000404 <__aeabi_i2d>
 8008780:	4632      	mov	r2, r6
 8008782:	463b      	mov	r3, r7
 8008784:	f7f8 f910 	bl	80009a8 <__aeabi_dcmpeq>
 8008788:	b908      	cbnz	r0, 800878e <_dtoa_r+0x17e>
 800878a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800878e:	f1bb 0f16 	cmp.w	fp, #22
 8008792:	d857      	bhi.n	8008844 <_dtoa_r+0x234>
 8008794:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008798:	4b5a      	ldr	r3, [pc, #360]	; (8008904 <_dtoa_r+0x2f4>)
 800879a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800879e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a2:	f7f8 f90b 	bl	80009bc <__aeabi_dcmplt>
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d04e      	beq.n	8008848 <_dtoa_r+0x238>
 80087aa:	2300      	movs	r3, #0
 80087ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80087b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80087b4:	1b1b      	subs	r3, r3, r4
 80087b6:	1e5a      	subs	r2, r3, #1
 80087b8:	bf46      	itte	mi
 80087ba:	f1c3 0901 	rsbmi	r9, r3, #1
 80087be:	2300      	movmi	r3, #0
 80087c0:	f04f 0900 	movpl.w	r9, #0
 80087c4:	9209      	str	r2, [sp, #36]	; 0x24
 80087c6:	bf48      	it	mi
 80087c8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80087ca:	f1bb 0f00 	cmp.w	fp, #0
 80087ce:	db3d      	blt.n	800884c <_dtoa_r+0x23c>
 80087d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80087d6:	445b      	add	r3, fp
 80087d8:	9309      	str	r3, [sp, #36]	; 0x24
 80087da:	2300      	movs	r3, #0
 80087dc:	930a      	str	r3, [sp, #40]	; 0x28
 80087de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087e0:	2b09      	cmp	r3, #9
 80087e2:	d867      	bhi.n	80088b4 <_dtoa_r+0x2a4>
 80087e4:	2b05      	cmp	r3, #5
 80087e6:	bfc4      	itt	gt
 80087e8:	3b04      	subgt	r3, #4
 80087ea:	9322      	strgt	r3, [sp, #136]	; 0x88
 80087ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087ee:	bfc8      	it	gt
 80087f0:	2400      	movgt	r4, #0
 80087f2:	f1a3 0302 	sub.w	r3, r3, #2
 80087f6:	bfd8      	it	le
 80087f8:	2401      	movle	r4, #1
 80087fa:	2b03      	cmp	r3, #3
 80087fc:	f200 8086 	bhi.w	800890c <_dtoa_r+0x2fc>
 8008800:	e8df f003 	tbb	[pc, r3]
 8008804:	5637392c 	.word	0x5637392c
 8008808:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800880c:	441c      	add	r4, r3
 800880e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008812:	2b20      	cmp	r3, #32
 8008814:	bfc1      	itttt	gt
 8008816:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800881a:	fa09 f903 	lslgt.w	r9, r9, r3
 800881e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8008822:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008826:	bfd6      	itet	le
 8008828:	f1c3 0320 	rsble	r3, r3, #32
 800882c:	ea49 0003 	orrgt.w	r0, r9, r3
 8008830:	fa06 f003 	lslle.w	r0, r6, r3
 8008834:	f7f7 fdd6 	bl	80003e4 <__aeabi_ui2d>
 8008838:	2201      	movs	r2, #1
 800883a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800883e:	3c01      	subs	r4, #1
 8008840:	9213      	str	r2, [sp, #76]	; 0x4c
 8008842:	e76f      	b.n	8008724 <_dtoa_r+0x114>
 8008844:	2301      	movs	r3, #1
 8008846:	e7b3      	b.n	80087b0 <_dtoa_r+0x1a0>
 8008848:	900f      	str	r0, [sp, #60]	; 0x3c
 800884a:	e7b2      	b.n	80087b2 <_dtoa_r+0x1a2>
 800884c:	f1cb 0300 	rsb	r3, fp, #0
 8008850:	930a      	str	r3, [sp, #40]	; 0x28
 8008852:	2300      	movs	r3, #0
 8008854:	eba9 090b 	sub.w	r9, r9, fp
 8008858:	930e      	str	r3, [sp, #56]	; 0x38
 800885a:	e7c0      	b.n	80087de <_dtoa_r+0x1ce>
 800885c:	2300      	movs	r3, #0
 800885e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008860:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008862:	2b00      	cmp	r3, #0
 8008864:	dc55      	bgt.n	8008912 <_dtoa_r+0x302>
 8008866:	2301      	movs	r3, #1
 8008868:	461a      	mov	r2, r3
 800886a:	9306      	str	r3, [sp, #24]
 800886c:	9308      	str	r3, [sp, #32]
 800886e:	9223      	str	r2, [sp, #140]	; 0x8c
 8008870:	e00b      	b.n	800888a <_dtoa_r+0x27a>
 8008872:	2301      	movs	r3, #1
 8008874:	e7f3      	b.n	800885e <_dtoa_r+0x24e>
 8008876:	2300      	movs	r3, #0
 8008878:	930b      	str	r3, [sp, #44]	; 0x2c
 800887a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800887c:	445b      	add	r3, fp
 800887e:	9306      	str	r3, [sp, #24]
 8008880:	3301      	adds	r3, #1
 8008882:	2b01      	cmp	r3, #1
 8008884:	9308      	str	r3, [sp, #32]
 8008886:	bfb8      	it	lt
 8008888:	2301      	movlt	r3, #1
 800888a:	2100      	movs	r1, #0
 800888c:	2204      	movs	r2, #4
 800888e:	69e8      	ldr	r0, [r5, #28]
 8008890:	f102 0614 	add.w	r6, r2, #20
 8008894:	429e      	cmp	r6, r3
 8008896:	d940      	bls.n	800891a <_dtoa_r+0x30a>
 8008898:	6041      	str	r1, [r0, #4]
 800889a:	4628      	mov	r0, r5
 800889c:	f000 fd98 	bl	80093d0 <_Balloc>
 80088a0:	9003      	str	r0, [sp, #12]
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d13c      	bne.n	8008920 <_dtoa_r+0x310>
 80088a6:	4602      	mov	r2, r0
 80088a8:	f240 11af 	movw	r1, #431	; 0x1af
 80088ac:	4b16      	ldr	r3, [pc, #88]	; (8008908 <_dtoa_r+0x2f8>)
 80088ae:	e6c3      	b.n	8008638 <_dtoa_r+0x28>
 80088b0:	2301      	movs	r3, #1
 80088b2:	e7e1      	b.n	8008878 <_dtoa_r+0x268>
 80088b4:	2401      	movs	r4, #1
 80088b6:	2300      	movs	r3, #0
 80088b8:	940b      	str	r4, [sp, #44]	; 0x2c
 80088ba:	9322      	str	r3, [sp, #136]	; 0x88
 80088bc:	f04f 33ff 	mov.w	r3, #4294967295
 80088c0:	2200      	movs	r2, #0
 80088c2:	9306      	str	r3, [sp, #24]
 80088c4:	9308      	str	r3, [sp, #32]
 80088c6:	2312      	movs	r3, #18
 80088c8:	e7d1      	b.n	800886e <_dtoa_r+0x25e>
 80088ca:	bf00      	nop
 80088cc:	f3af 8000 	nop.w
 80088d0:	636f4361 	.word	0x636f4361
 80088d4:	3fd287a7 	.word	0x3fd287a7
 80088d8:	8b60c8b3 	.word	0x8b60c8b3
 80088dc:	3fc68a28 	.word	0x3fc68a28
 80088e0:	509f79fb 	.word	0x509f79fb
 80088e4:	3fd34413 	.word	0x3fd34413
 80088e8:	0800d460 	.word	0x0800d460
 80088ec:	0800d477 	.word	0x0800d477
 80088f0:	7ff00000 	.word	0x7ff00000
 80088f4:	0800d45c 	.word	0x0800d45c
 80088f8:	0800d453 	.word	0x0800d453
 80088fc:	0800d42b 	.word	0x0800d42b
 8008900:	3ff80000 	.word	0x3ff80000
 8008904:	0800d568 	.word	0x0800d568
 8008908:	0800d4cf 	.word	0x0800d4cf
 800890c:	2301      	movs	r3, #1
 800890e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008910:	e7d4      	b.n	80088bc <_dtoa_r+0x2ac>
 8008912:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008914:	9306      	str	r3, [sp, #24]
 8008916:	9308      	str	r3, [sp, #32]
 8008918:	e7b7      	b.n	800888a <_dtoa_r+0x27a>
 800891a:	3101      	adds	r1, #1
 800891c:	0052      	lsls	r2, r2, #1
 800891e:	e7b7      	b.n	8008890 <_dtoa_r+0x280>
 8008920:	69eb      	ldr	r3, [r5, #28]
 8008922:	9a03      	ldr	r2, [sp, #12]
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	9b08      	ldr	r3, [sp, #32]
 8008928:	2b0e      	cmp	r3, #14
 800892a:	f200 80a8 	bhi.w	8008a7e <_dtoa_r+0x46e>
 800892e:	2c00      	cmp	r4, #0
 8008930:	f000 80a5 	beq.w	8008a7e <_dtoa_r+0x46e>
 8008934:	f1bb 0f00 	cmp.w	fp, #0
 8008938:	dd34      	ble.n	80089a4 <_dtoa_r+0x394>
 800893a:	4b9a      	ldr	r3, [pc, #616]	; (8008ba4 <_dtoa_r+0x594>)
 800893c:	f00b 020f 	and.w	r2, fp, #15
 8008940:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008944:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008948:	e9d3 3400 	ldrd	r3, r4, [r3]
 800894c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008950:	ea4f 142b 	mov.w	r4, fp, asr #4
 8008954:	d016      	beq.n	8008984 <_dtoa_r+0x374>
 8008956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800895a:	4b93      	ldr	r3, [pc, #588]	; (8008ba8 <_dtoa_r+0x598>)
 800895c:	2703      	movs	r7, #3
 800895e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008962:	f7f7 fee3 	bl	800072c <__aeabi_ddiv>
 8008966:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800896a:	f004 040f 	and.w	r4, r4, #15
 800896e:	4e8e      	ldr	r6, [pc, #568]	; (8008ba8 <_dtoa_r+0x598>)
 8008970:	b954      	cbnz	r4, 8008988 <_dtoa_r+0x378>
 8008972:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800897a:	f7f7 fed7 	bl	800072c <__aeabi_ddiv>
 800897e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008982:	e029      	b.n	80089d8 <_dtoa_r+0x3c8>
 8008984:	2702      	movs	r7, #2
 8008986:	e7f2      	b.n	800896e <_dtoa_r+0x35e>
 8008988:	07e1      	lsls	r1, r4, #31
 800898a:	d508      	bpl.n	800899e <_dtoa_r+0x38e>
 800898c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008990:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008994:	f7f7 fda0 	bl	80004d8 <__aeabi_dmul>
 8008998:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800899c:	3701      	adds	r7, #1
 800899e:	1064      	asrs	r4, r4, #1
 80089a0:	3608      	adds	r6, #8
 80089a2:	e7e5      	b.n	8008970 <_dtoa_r+0x360>
 80089a4:	f000 80a5 	beq.w	8008af2 <_dtoa_r+0x4e2>
 80089a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80089ac:	f1cb 0400 	rsb	r4, fp, #0
 80089b0:	4b7c      	ldr	r3, [pc, #496]	; (8008ba4 <_dtoa_r+0x594>)
 80089b2:	f004 020f 	and.w	r2, r4, #15
 80089b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089be:	f7f7 fd8b 	bl	80004d8 <__aeabi_dmul>
 80089c2:	2702      	movs	r7, #2
 80089c4:	2300      	movs	r3, #0
 80089c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089ca:	4e77      	ldr	r6, [pc, #476]	; (8008ba8 <_dtoa_r+0x598>)
 80089cc:	1124      	asrs	r4, r4, #4
 80089ce:	2c00      	cmp	r4, #0
 80089d0:	f040 8084 	bne.w	8008adc <_dtoa_r+0x4cc>
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1d2      	bne.n	800897e <_dtoa_r+0x36e>
 80089d8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80089dc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80089e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 8087 	beq.w	8008af6 <_dtoa_r+0x4e6>
 80089e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80089ec:	2200      	movs	r2, #0
 80089ee:	4b6f      	ldr	r3, [pc, #444]	; (8008bac <_dtoa_r+0x59c>)
 80089f0:	f7f7 ffe4 	bl	80009bc <__aeabi_dcmplt>
 80089f4:	2800      	cmp	r0, #0
 80089f6:	d07e      	beq.n	8008af6 <_dtoa_r+0x4e6>
 80089f8:	9b08      	ldr	r3, [sp, #32]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d07b      	beq.n	8008af6 <_dtoa_r+0x4e6>
 80089fe:	9b06      	ldr	r3, [sp, #24]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	dd38      	ble.n	8008a76 <_dtoa_r+0x466>
 8008a04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a08:	2200      	movs	r2, #0
 8008a0a:	4b69      	ldr	r3, [pc, #420]	; (8008bb0 <_dtoa_r+0x5a0>)
 8008a0c:	f7f7 fd64 	bl	80004d8 <__aeabi_dmul>
 8008a10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a14:	9c06      	ldr	r4, [sp, #24]
 8008a16:	f10b 38ff 	add.w	r8, fp, #4294967295
 8008a1a:	3701      	adds	r7, #1
 8008a1c:	4638      	mov	r0, r7
 8008a1e:	f7f7 fcf1 	bl	8000404 <__aeabi_i2d>
 8008a22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a26:	f7f7 fd57 	bl	80004d8 <__aeabi_dmul>
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	4b61      	ldr	r3, [pc, #388]	; (8008bb4 <_dtoa_r+0x5a4>)
 8008a2e:	f7f7 fb9d 	bl	800016c <__adddf3>
 8008a32:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008a36:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a3a:	9611      	str	r6, [sp, #68]	; 0x44
 8008a3c:	2c00      	cmp	r4, #0
 8008a3e:	d15d      	bne.n	8008afc <_dtoa_r+0x4ec>
 8008a40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a44:	2200      	movs	r2, #0
 8008a46:	4b5c      	ldr	r3, [pc, #368]	; (8008bb8 <_dtoa_r+0x5a8>)
 8008a48:	f7f7 fb8e 	bl	8000168 <__aeabi_dsub>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	460b      	mov	r3, r1
 8008a50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a54:	4633      	mov	r3, r6
 8008a56:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a58:	f7f7 ffce 	bl	80009f8 <__aeabi_dcmpgt>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	f040 8295 	bne.w	8008f8c <_dtoa_r+0x97c>
 8008a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a66:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a68:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a6c:	f7f7 ffa6 	bl	80009bc <__aeabi_dcmplt>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	f040 8289 	bne.w	8008f88 <_dtoa_r+0x978>
 8008a76:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008a7a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008a7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f2c0 8151 	blt.w	8008d28 <_dtoa_r+0x718>
 8008a86:	f1bb 0f0e 	cmp.w	fp, #14
 8008a8a:	f300 814d 	bgt.w	8008d28 <_dtoa_r+0x718>
 8008a8e:	4b45      	ldr	r3, [pc, #276]	; (8008ba4 <_dtoa_r+0x594>)
 8008a90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a94:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008a98:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008a9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f280 80da 	bge.w	8008c58 <_dtoa_r+0x648>
 8008aa4:	9b08      	ldr	r3, [sp, #32]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f300 80d6 	bgt.w	8008c58 <_dtoa_r+0x648>
 8008aac:	f040 826b 	bne.w	8008f86 <_dtoa_r+0x976>
 8008ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	4b40      	ldr	r3, [pc, #256]	; (8008bb8 <_dtoa_r+0x5a8>)
 8008ab8:	f7f7 fd0e 	bl	80004d8 <__aeabi_dmul>
 8008abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ac0:	f7f7 ff90 	bl	80009e4 <__aeabi_dcmpge>
 8008ac4:	9c08      	ldr	r4, [sp, #32]
 8008ac6:	4626      	mov	r6, r4
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	f040 8241 	bne.w	8008f50 <_dtoa_r+0x940>
 8008ace:	2331      	movs	r3, #49	; 0x31
 8008ad0:	9f03      	ldr	r7, [sp, #12]
 8008ad2:	f10b 0b01 	add.w	fp, fp, #1
 8008ad6:	f807 3b01 	strb.w	r3, [r7], #1
 8008ada:	e23d      	b.n	8008f58 <_dtoa_r+0x948>
 8008adc:	07e2      	lsls	r2, r4, #31
 8008ade:	d505      	bpl.n	8008aec <_dtoa_r+0x4dc>
 8008ae0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ae4:	f7f7 fcf8 	bl	80004d8 <__aeabi_dmul>
 8008ae8:	2301      	movs	r3, #1
 8008aea:	3701      	adds	r7, #1
 8008aec:	1064      	asrs	r4, r4, #1
 8008aee:	3608      	adds	r6, #8
 8008af0:	e76d      	b.n	80089ce <_dtoa_r+0x3be>
 8008af2:	2702      	movs	r7, #2
 8008af4:	e770      	b.n	80089d8 <_dtoa_r+0x3c8>
 8008af6:	46d8      	mov	r8, fp
 8008af8:	9c08      	ldr	r4, [sp, #32]
 8008afa:	e78f      	b.n	8008a1c <_dtoa_r+0x40c>
 8008afc:	9903      	ldr	r1, [sp, #12]
 8008afe:	4b29      	ldr	r3, [pc, #164]	; (8008ba4 <_dtoa_r+0x594>)
 8008b00:	4421      	add	r1, r4
 8008b02:	9112      	str	r1, [sp, #72]	; 0x48
 8008b04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b06:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b0a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008b0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b12:	2900      	cmp	r1, #0
 8008b14:	d054      	beq.n	8008bc0 <_dtoa_r+0x5b0>
 8008b16:	2000      	movs	r0, #0
 8008b18:	4928      	ldr	r1, [pc, #160]	; (8008bbc <_dtoa_r+0x5ac>)
 8008b1a:	f7f7 fe07 	bl	800072c <__aeabi_ddiv>
 8008b1e:	463b      	mov	r3, r7
 8008b20:	4632      	mov	r2, r6
 8008b22:	f7f7 fb21 	bl	8000168 <__aeabi_dsub>
 8008b26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b2a:	9f03      	ldr	r7, [sp, #12]
 8008b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b30:	f7f7 ff82 	bl	8000a38 <__aeabi_d2iz>
 8008b34:	4604      	mov	r4, r0
 8008b36:	f7f7 fc65 	bl	8000404 <__aeabi_i2d>
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b42:	f7f7 fb11 	bl	8000168 <__aeabi_dsub>
 8008b46:	4602      	mov	r2, r0
 8008b48:	460b      	mov	r3, r1
 8008b4a:	3430      	adds	r4, #48	; 0x30
 8008b4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b54:	f807 4b01 	strb.w	r4, [r7], #1
 8008b58:	f7f7 ff30 	bl	80009bc <__aeabi_dcmplt>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	d173      	bne.n	8008c48 <_dtoa_r+0x638>
 8008b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b64:	2000      	movs	r0, #0
 8008b66:	4911      	ldr	r1, [pc, #68]	; (8008bac <_dtoa_r+0x59c>)
 8008b68:	f7f7 fafe 	bl	8000168 <__aeabi_dsub>
 8008b6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b70:	f7f7 ff24 	bl	80009bc <__aeabi_dcmplt>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	f040 80b6 	bne.w	8008ce6 <_dtoa_r+0x6d6>
 8008b7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b7c:	429f      	cmp	r7, r3
 8008b7e:	f43f af7a 	beq.w	8008a76 <_dtoa_r+0x466>
 8008b82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008b86:	2200      	movs	r2, #0
 8008b88:	4b09      	ldr	r3, [pc, #36]	; (8008bb0 <_dtoa_r+0x5a0>)
 8008b8a:	f7f7 fca5 	bl	80004d8 <__aeabi_dmul>
 8008b8e:	2200      	movs	r2, #0
 8008b90:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b98:	4b05      	ldr	r3, [pc, #20]	; (8008bb0 <_dtoa_r+0x5a0>)
 8008b9a:	f7f7 fc9d 	bl	80004d8 <__aeabi_dmul>
 8008b9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ba2:	e7c3      	b.n	8008b2c <_dtoa_r+0x51c>
 8008ba4:	0800d568 	.word	0x0800d568
 8008ba8:	0800d540 	.word	0x0800d540
 8008bac:	3ff00000 	.word	0x3ff00000
 8008bb0:	40240000 	.word	0x40240000
 8008bb4:	401c0000 	.word	0x401c0000
 8008bb8:	40140000 	.word	0x40140000
 8008bbc:	3fe00000 	.word	0x3fe00000
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	4639      	mov	r1, r7
 8008bc4:	f7f7 fc88 	bl	80004d8 <__aeabi_dmul>
 8008bc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008bce:	9c03      	ldr	r4, [sp, #12]
 8008bd0:	9314      	str	r3, [sp, #80]	; 0x50
 8008bd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bd6:	f7f7 ff2f 	bl	8000a38 <__aeabi_d2iz>
 8008bda:	9015      	str	r0, [sp, #84]	; 0x54
 8008bdc:	f7f7 fc12 	bl	8000404 <__aeabi_i2d>
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
 8008be4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008be8:	f7f7 fabe 	bl	8000168 <__aeabi_dsub>
 8008bec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bee:	4606      	mov	r6, r0
 8008bf0:	3330      	adds	r3, #48	; 0x30
 8008bf2:	f804 3b01 	strb.w	r3, [r4], #1
 8008bf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bf8:	460f      	mov	r7, r1
 8008bfa:	429c      	cmp	r4, r3
 8008bfc:	f04f 0200 	mov.w	r2, #0
 8008c00:	d124      	bne.n	8008c4c <_dtoa_r+0x63c>
 8008c02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c06:	4baf      	ldr	r3, [pc, #700]	; (8008ec4 <_dtoa_r+0x8b4>)
 8008c08:	f7f7 fab0 	bl	800016c <__adddf3>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 fef0 	bl	80009f8 <__aeabi_dcmpgt>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	d163      	bne.n	8008ce4 <_dtoa_r+0x6d4>
 8008c1c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c20:	2000      	movs	r0, #0
 8008c22:	49a8      	ldr	r1, [pc, #672]	; (8008ec4 <_dtoa_r+0x8b4>)
 8008c24:	f7f7 faa0 	bl	8000168 <__aeabi_dsub>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	4639      	mov	r1, r7
 8008c30:	f7f7 fec4 	bl	80009bc <__aeabi_dcmplt>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	f43f af1e 	beq.w	8008a76 <_dtoa_r+0x466>
 8008c3a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008c3c:	1e7b      	subs	r3, r7, #1
 8008c3e:	9314      	str	r3, [sp, #80]	; 0x50
 8008c40:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008c44:	2b30      	cmp	r3, #48	; 0x30
 8008c46:	d0f8      	beq.n	8008c3a <_dtoa_r+0x62a>
 8008c48:	46c3      	mov	fp, r8
 8008c4a:	e03b      	b.n	8008cc4 <_dtoa_r+0x6b4>
 8008c4c:	4b9e      	ldr	r3, [pc, #632]	; (8008ec8 <_dtoa_r+0x8b8>)
 8008c4e:	f7f7 fc43 	bl	80004d8 <__aeabi_dmul>
 8008c52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c56:	e7bc      	b.n	8008bd2 <_dtoa_r+0x5c2>
 8008c58:	9f03      	ldr	r7, [sp, #12]
 8008c5a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008c5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c62:	4640      	mov	r0, r8
 8008c64:	4649      	mov	r1, r9
 8008c66:	f7f7 fd61 	bl	800072c <__aeabi_ddiv>
 8008c6a:	f7f7 fee5 	bl	8000a38 <__aeabi_d2iz>
 8008c6e:	4604      	mov	r4, r0
 8008c70:	f7f7 fbc8 	bl	8000404 <__aeabi_i2d>
 8008c74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c78:	f7f7 fc2e 	bl	80004d8 <__aeabi_dmul>
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	460b      	mov	r3, r1
 8008c80:	4640      	mov	r0, r8
 8008c82:	4649      	mov	r1, r9
 8008c84:	f7f7 fa70 	bl	8000168 <__aeabi_dsub>
 8008c88:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008c8c:	f807 6b01 	strb.w	r6, [r7], #1
 8008c90:	9e03      	ldr	r6, [sp, #12]
 8008c92:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008c96:	1bbe      	subs	r6, r7, r6
 8008c98:	45b4      	cmp	ip, r6
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	d136      	bne.n	8008d0e <_dtoa_r+0x6fe>
 8008ca0:	f7f7 fa64 	bl	800016c <__adddf3>
 8008ca4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ca8:	4680      	mov	r8, r0
 8008caa:	4689      	mov	r9, r1
 8008cac:	f7f7 fea4 	bl	80009f8 <__aeabi_dcmpgt>
 8008cb0:	bb58      	cbnz	r0, 8008d0a <_dtoa_r+0x6fa>
 8008cb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cb6:	4640      	mov	r0, r8
 8008cb8:	4649      	mov	r1, r9
 8008cba:	f7f7 fe75 	bl	80009a8 <__aeabi_dcmpeq>
 8008cbe:	b108      	cbz	r0, 8008cc4 <_dtoa_r+0x6b4>
 8008cc0:	07e3      	lsls	r3, r4, #31
 8008cc2:	d422      	bmi.n	8008d0a <_dtoa_r+0x6fa>
 8008cc4:	4651      	mov	r1, sl
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	f000 fbc2 	bl	8009450 <_Bfree>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008cd0:	703b      	strb	r3, [r7, #0]
 8008cd2:	f10b 0301 	add.w	r3, fp, #1
 8008cd6:	6013      	str	r3, [r2, #0]
 8008cd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f43f ace6 	beq.w	80086ac <_dtoa_r+0x9c>
 8008ce0:	601f      	str	r7, [r3, #0]
 8008ce2:	e4e3      	b.n	80086ac <_dtoa_r+0x9c>
 8008ce4:	4627      	mov	r7, r4
 8008ce6:	463b      	mov	r3, r7
 8008ce8:	461f      	mov	r7, r3
 8008cea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cee:	2a39      	cmp	r2, #57	; 0x39
 8008cf0:	d107      	bne.n	8008d02 <_dtoa_r+0x6f2>
 8008cf2:	9a03      	ldr	r2, [sp, #12]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d1f7      	bne.n	8008ce8 <_dtoa_r+0x6d8>
 8008cf8:	2230      	movs	r2, #48	; 0x30
 8008cfa:	9903      	ldr	r1, [sp, #12]
 8008cfc:	f108 0801 	add.w	r8, r8, #1
 8008d00:	700a      	strb	r2, [r1, #0]
 8008d02:	781a      	ldrb	r2, [r3, #0]
 8008d04:	3201      	adds	r2, #1
 8008d06:	701a      	strb	r2, [r3, #0]
 8008d08:	e79e      	b.n	8008c48 <_dtoa_r+0x638>
 8008d0a:	46d8      	mov	r8, fp
 8008d0c:	e7eb      	b.n	8008ce6 <_dtoa_r+0x6d6>
 8008d0e:	2200      	movs	r2, #0
 8008d10:	4b6d      	ldr	r3, [pc, #436]	; (8008ec8 <_dtoa_r+0x8b8>)
 8008d12:	f7f7 fbe1 	bl	80004d8 <__aeabi_dmul>
 8008d16:	2200      	movs	r2, #0
 8008d18:	2300      	movs	r3, #0
 8008d1a:	4680      	mov	r8, r0
 8008d1c:	4689      	mov	r9, r1
 8008d1e:	f7f7 fe43 	bl	80009a8 <__aeabi_dcmpeq>
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d09b      	beq.n	8008c5e <_dtoa_r+0x64e>
 8008d26:	e7cd      	b.n	8008cc4 <_dtoa_r+0x6b4>
 8008d28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d2a:	2a00      	cmp	r2, #0
 8008d2c:	f000 80c4 	beq.w	8008eb8 <_dtoa_r+0x8a8>
 8008d30:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008d32:	2a01      	cmp	r2, #1
 8008d34:	f300 80a8 	bgt.w	8008e88 <_dtoa_r+0x878>
 8008d38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d3a:	2a00      	cmp	r2, #0
 8008d3c:	f000 80a0 	beq.w	8008e80 <_dtoa_r+0x870>
 8008d40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d44:	464f      	mov	r7, r9
 8008d46:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d4a:	2101      	movs	r1, #1
 8008d4c:	441a      	add	r2, r3
 8008d4e:	4628      	mov	r0, r5
 8008d50:	4499      	add	r9, r3
 8008d52:	9209      	str	r2, [sp, #36]	; 0x24
 8008d54:	f000 fc7c 	bl	8009650 <__i2b>
 8008d58:	4606      	mov	r6, r0
 8008d5a:	b15f      	cbz	r7, 8008d74 <_dtoa_r+0x764>
 8008d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	dd08      	ble.n	8008d74 <_dtoa_r+0x764>
 8008d62:	42bb      	cmp	r3, r7
 8008d64:	bfa8      	it	ge
 8008d66:	463b      	movge	r3, r7
 8008d68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d6a:	eba9 0903 	sub.w	r9, r9, r3
 8008d6e:	1aff      	subs	r7, r7, r3
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	9309      	str	r3, [sp, #36]	; 0x24
 8008d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d76:	b1f3      	cbz	r3, 8008db6 <_dtoa_r+0x7a6>
 8008d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	f000 80a0 	beq.w	8008ec0 <_dtoa_r+0x8b0>
 8008d80:	2c00      	cmp	r4, #0
 8008d82:	dd10      	ble.n	8008da6 <_dtoa_r+0x796>
 8008d84:	4631      	mov	r1, r6
 8008d86:	4622      	mov	r2, r4
 8008d88:	4628      	mov	r0, r5
 8008d8a:	f000 fd1f 	bl	80097cc <__pow5mult>
 8008d8e:	4652      	mov	r2, sl
 8008d90:	4601      	mov	r1, r0
 8008d92:	4606      	mov	r6, r0
 8008d94:	4628      	mov	r0, r5
 8008d96:	f000 fc71 	bl	800967c <__multiply>
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	4651      	mov	r1, sl
 8008d9e:	4628      	mov	r0, r5
 8008da0:	f000 fb56 	bl	8009450 <_Bfree>
 8008da4:	46c2      	mov	sl, r8
 8008da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da8:	1b1a      	subs	r2, r3, r4
 8008daa:	d004      	beq.n	8008db6 <_dtoa_r+0x7a6>
 8008dac:	4651      	mov	r1, sl
 8008dae:	4628      	mov	r0, r5
 8008db0:	f000 fd0c 	bl	80097cc <__pow5mult>
 8008db4:	4682      	mov	sl, r0
 8008db6:	2101      	movs	r1, #1
 8008db8:	4628      	mov	r0, r5
 8008dba:	f000 fc49 	bl	8009650 <__i2b>
 8008dbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	f340 8082 	ble.w	8008ecc <_dtoa_r+0x8bc>
 8008dc8:	461a      	mov	r2, r3
 8008dca:	4601      	mov	r1, r0
 8008dcc:	4628      	mov	r0, r5
 8008dce:	f000 fcfd 	bl	80097cc <__pow5mult>
 8008dd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008dd4:	4604      	mov	r4, r0
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	dd7b      	ble.n	8008ed2 <_dtoa_r+0x8c2>
 8008dda:	f04f 0800 	mov.w	r8, #0
 8008dde:	6923      	ldr	r3, [r4, #16]
 8008de0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008de4:	6918      	ldr	r0, [r3, #16]
 8008de6:	f000 fbe5 	bl	80095b4 <__hi0bits>
 8008dea:	f1c0 0020 	rsb	r0, r0, #32
 8008dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008df0:	4418      	add	r0, r3
 8008df2:	f010 001f 	ands.w	r0, r0, #31
 8008df6:	f000 8092 	beq.w	8008f1e <_dtoa_r+0x90e>
 8008dfa:	f1c0 0320 	rsb	r3, r0, #32
 8008dfe:	2b04      	cmp	r3, #4
 8008e00:	f340 8085 	ble.w	8008f0e <_dtoa_r+0x8fe>
 8008e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e06:	f1c0 001c 	rsb	r0, r0, #28
 8008e0a:	4403      	add	r3, r0
 8008e0c:	4481      	add	r9, r0
 8008e0e:	4407      	add	r7, r0
 8008e10:	9309      	str	r3, [sp, #36]	; 0x24
 8008e12:	f1b9 0f00 	cmp.w	r9, #0
 8008e16:	dd05      	ble.n	8008e24 <_dtoa_r+0x814>
 8008e18:	4651      	mov	r1, sl
 8008e1a:	464a      	mov	r2, r9
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	f000 fd2f 	bl	8009880 <__lshift>
 8008e22:	4682      	mov	sl, r0
 8008e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	dd05      	ble.n	8008e36 <_dtoa_r+0x826>
 8008e2a:	4621      	mov	r1, r4
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	4628      	mov	r0, r5
 8008e30:	f000 fd26 	bl	8009880 <__lshift>
 8008e34:	4604      	mov	r4, r0
 8008e36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d072      	beq.n	8008f22 <_dtoa_r+0x912>
 8008e3c:	4621      	mov	r1, r4
 8008e3e:	4650      	mov	r0, sl
 8008e40:	f000 fd8a 	bl	8009958 <__mcmp>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	da6c      	bge.n	8008f22 <_dtoa_r+0x912>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4651      	mov	r1, sl
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	4628      	mov	r0, r5
 8008e50:	f000 fb20 	bl	8009494 <__multadd>
 8008e54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e56:	4682      	mov	sl, r0
 8008e58:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f000 81ac 	beq.w	80091ba <_dtoa_r+0xbaa>
 8008e62:	2300      	movs	r3, #0
 8008e64:	4631      	mov	r1, r6
 8008e66:	220a      	movs	r2, #10
 8008e68:	4628      	mov	r0, r5
 8008e6a:	f000 fb13 	bl	8009494 <__multadd>
 8008e6e:	9b06      	ldr	r3, [sp, #24]
 8008e70:	4606      	mov	r6, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f300 8093 	bgt.w	8008f9e <_dtoa_r+0x98e>
 8008e78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e7a:	2b02      	cmp	r3, #2
 8008e7c:	dc59      	bgt.n	8008f32 <_dtoa_r+0x922>
 8008e7e:	e08e      	b.n	8008f9e <_dtoa_r+0x98e>
 8008e80:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008e82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e86:	e75d      	b.n	8008d44 <_dtoa_r+0x734>
 8008e88:	9b08      	ldr	r3, [sp, #32]
 8008e8a:	1e5c      	subs	r4, r3, #1
 8008e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e8e:	42a3      	cmp	r3, r4
 8008e90:	bfbf      	itttt	lt
 8008e92:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008e94:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008e96:	1ae3      	sublt	r3, r4, r3
 8008e98:	18d2      	addlt	r2, r2, r3
 8008e9a:	bfa8      	it	ge
 8008e9c:	1b1c      	subge	r4, r3, r4
 8008e9e:	9b08      	ldr	r3, [sp, #32]
 8008ea0:	bfbe      	ittt	lt
 8008ea2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008ea4:	920e      	strlt	r2, [sp, #56]	; 0x38
 8008ea6:	2400      	movlt	r4, #0
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	bfb5      	itete	lt
 8008eac:	eba9 0703 	sublt.w	r7, r9, r3
 8008eb0:	464f      	movge	r7, r9
 8008eb2:	2300      	movlt	r3, #0
 8008eb4:	9b08      	ldrge	r3, [sp, #32]
 8008eb6:	e747      	b.n	8008d48 <_dtoa_r+0x738>
 8008eb8:	464f      	mov	r7, r9
 8008eba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ebc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008ebe:	e74c      	b.n	8008d5a <_dtoa_r+0x74a>
 8008ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ec2:	e773      	b.n	8008dac <_dtoa_r+0x79c>
 8008ec4:	3fe00000 	.word	0x3fe00000
 8008ec8:	40240000 	.word	0x40240000
 8008ecc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	dc18      	bgt.n	8008f04 <_dtoa_r+0x8f4>
 8008ed2:	9b04      	ldr	r3, [sp, #16]
 8008ed4:	b9b3      	cbnz	r3, 8008f04 <_dtoa_r+0x8f4>
 8008ed6:	9b05      	ldr	r3, [sp, #20]
 8008ed8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008edc:	b993      	cbnz	r3, 8008f04 <_dtoa_r+0x8f4>
 8008ede:	9b05      	ldr	r3, [sp, #20]
 8008ee0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ee4:	0d1b      	lsrs	r3, r3, #20
 8008ee6:	051b      	lsls	r3, r3, #20
 8008ee8:	b17b      	cbz	r3, 8008f0a <_dtoa_r+0x8fa>
 8008eea:	f04f 0801 	mov.w	r8, #1
 8008eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef0:	f109 0901 	add.w	r9, r9, #1
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f47f af6f 	bne.w	8008dde <_dtoa_r+0x7ce>
 8008f00:	2001      	movs	r0, #1
 8008f02:	e774      	b.n	8008dee <_dtoa_r+0x7de>
 8008f04:	f04f 0800 	mov.w	r8, #0
 8008f08:	e7f6      	b.n	8008ef8 <_dtoa_r+0x8e8>
 8008f0a:	4698      	mov	r8, r3
 8008f0c:	e7f4      	b.n	8008ef8 <_dtoa_r+0x8e8>
 8008f0e:	d080      	beq.n	8008e12 <_dtoa_r+0x802>
 8008f10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f12:	331c      	adds	r3, #28
 8008f14:	441a      	add	r2, r3
 8008f16:	4499      	add	r9, r3
 8008f18:	441f      	add	r7, r3
 8008f1a:	9209      	str	r2, [sp, #36]	; 0x24
 8008f1c:	e779      	b.n	8008e12 <_dtoa_r+0x802>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	e7f6      	b.n	8008f10 <_dtoa_r+0x900>
 8008f22:	9b08      	ldr	r3, [sp, #32]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	dc34      	bgt.n	8008f92 <_dtoa_r+0x982>
 8008f28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	dd31      	ble.n	8008f92 <_dtoa_r+0x982>
 8008f2e:	9b08      	ldr	r3, [sp, #32]
 8008f30:	9306      	str	r3, [sp, #24]
 8008f32:	9b06      	ldr	r3, [sp, #24]
 8008f34:	b963      	cbnz	r3, 8008f50 <_dtoa_r+0x940>
 8008f36:	4621      	mov	r1, r4
 8008f38:	2205      	movs	r2, #5
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	f000 faaa 	bl	8009494 <__multadd>
 8008f40:	4601      	mov	r1, r0
 8008f42:	4604      	mov	r4, r0
 8008f44:	4650      	mov	r0, sl
 8008f46:	f000 fd07 	bl	8009958 <__mcmp>
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	f73f adbf 	bgt.w	8008ace <_dtoa_r+0x4be>
 8008f50:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f52:	9f03      	ldr	r7, [sp, #12]
 8008f54:	ea6f 0b03 	mvn.w	fp, r3
 8008f58:	f04f 0800 	mov.w	r8, #0
 8008f5c:	4621      	mov	r1, r4
 8008f5e:	4628      	mov	r0, r5
 8008f60:	f000 fa76 	bl	8009450 <_Bfree>
 8008f64:	2e00      	cmp	r6, #0
 8008f66:	f43f aead 	beq.w	8008cc4 <_dtoa_r+0x6b4>
 8008f6a:	f1b8 0f00 	cmp.w	r8, #0
 8008f6e:	d005      	beq.n	8008f7c <_dtoa_r+0x96c>
 8008f70:	45b0      	cmp	r8, r6
 8008f72:	d003      	beq.n	8008f7c <_dtoa_r+0x96c>
 8008f74:	4641      	mov	r1, r8
 8008f76:	4628      	mov	r0, r5
 8008f78:	f000 fa6a 	bl	8009450 <_Bfree>
 8008f7c:	4631      	mov	r1, r6
 8008f7e:	4628      	mov	r0, r5
 8008f80:	f000 fa66 	bl	8009450 <_Bfree>
 8008f84:	e69e      	b.n	8008cc4 <_dtoa_r+0x6b4>
 8008f86:	2400      	movs	r4, #0
 8008f88:	4626      	mov	r6, r4
 8008f8a:	e7e1      	b.n	8008f50 <_dtoa_r+0x940>
 8008f8c:	46c3      	mov	fp, r8
 8008f8e:	4626      	mov	r6, r4
 8008f90:	e59d      	b.n	8008ace <_dtoa_r+0x4be>
 8008f92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	f000 80c8 	beq.w	800912a <_dtoa_r+0xb1a>
 8008f9a:	9b08      	ldr	r3, [sp, #32]
 8008f9c:	9306      	str	r3, [sp, #24]
 8008f9e:	2f00      	cmp	r7, #0
 8008fa0:	dd05      	ble.n	8008fae <_dtoa_r+0x99e>
 8008fa2:	4631      	mov	r1, r6
 8008fa4:	463a      	mov	r2, r7
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f000 fc6a 	bl	8009880 <__lshift>
 8008fac:	4606      	mov	r6, r0
 8008fae:	f1b8 0f00 	cmp.w	r8, #0
 8008fb2:	d05b      	beq.n	800906c <_dtoa_r+0xa5c>
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	6871      	ldr	r1, [r6, #4]
 8008fb8:	f000 fa0a 	bl	80093d0 <_Balloc>
 8008fbc:	4607      	mov	r7, r0
 8008fbe:	b928      	cbnz	r0, 8008fcc <_dtoa_r+0x9bc>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008fc6:	4b81      	ldr	r3, [pc, #516]	; (80091cc <_dtoa_r+0xbbc>)
 8008fc8:	f7ff bb36 	b.w	8008638 <_dtoa_r+0x28>
 8008fcc:	6932      	ldr	r2, [r6, #16]
 8008fce:	f106 010c 	add.w	r1, r6, #12
 8008fd2:	3202      	adds	r2, #2
 8008fd4:	0092      	lsls	r2, r2, #2
 8008fd6:	300c      	adds	r0, #12
 8008fd8:	f7ff fa7b 	bl	80084d2 <memcpy>
 8008fdc:	2201      	movs	r2, #1
 8008fde:	4639      	mov	r1, r7
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	f000 fc4d 	bl	8009880 <__lshift>
 8008fe6:	46b0      	mov	r8, r6
 8008fe8:	4606      	mov	r6, r0
 8008fea:	9b03      	ldr	r3, [sp, #12]
 8008fec:	9a03      	ldr	r2, [sp, #12]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	9308      	str	r3, [sp, #32]
 8008ff2:	9b06      	ldr	r3, [sp, #24]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ff8:	9b04      	ldr	r3, [sp, #16]
 8008ffa:	f003 0301 	and.w	r3, r3, #1
 8008ffe:	930a      	str	r3, [sp, #40]	; 0x28
 8009000:	9b08      	ldr	r3, [sp, #32]
 8009002:	4621      	mov	r1, r4
 8009004:	3b01      	subs	r3, #1
 8009006:	4650      	mov	r0, sl
 8009008:	9304      	str	r3, [sp, #16]
 800900a:	f7ff fa75 	bl	80084f8 <quorem>
 800900e:	4641      	mov	r1, r8
 8009010:	9006      	str	r0, [sp, #24]
 8009012:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009016:	4650      	mov	r0, sl
 8009018:	f000 fc9e 	bl	8009958 <__mcmp>
 800901c:	4632      	mov	r2, r6
 800901e:	9009      	str	r0, [sp, #36]	; 0x24
 8009020:	4621      	mov	r1, r4
 8009022:	4628      	mov	r0, r5
 8009024:	f000 fcb4 	bl	8009990 <__mdiff>
 8009028:	68c2      	ldr	r2, [r0, #12]
 800902a:	4607      	mov	r7, r0
 800902c:	bb02      	cbnz	r2, 8009070 <_dtoa_r+0xa60>
 800902e:	4601      	mov	r1, r0
 8009030:	4650      	mov	r0, sl
 8009032:	f000 fc91 	bl	8009958 <__mcmp>
 8009036:	4602      	mov	r2, r0
 8009038:	4639      	mov	r1, r7
 800903a:	4628      	mov	r0, r5
 800903c:	920c      	str	r2, [sp, #48]	; 0x30
 800903e:	f000 fa07 	bl	8009450 <_Bfree>
 8009042:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009044:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009046:	9f08      	ldr	r7, [sp, #32]
 8009048:	ea43 0102 	orr.w	r1, r3, r2
 800904c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800904e:	4319      	orrs	r1, r3
 8009050:	d110      	bne.n	8009074 <_dtoa_r+0xa64>
 8009052:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009056:	d029      	beq.n	80090ac <_dtoa_r+0xa9c>
 8009058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800905a:	2b00      	cmp	r3, #0
 800905c:	dd02      	ble.n	8009064 <_dtoa_r+0xa54>
 800905e:	9b06      	ldr	r3, [sp, #24]
 8009060:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009064:	9b04      	ldr	r3, [sp, #16]
 8009066:	f883 9000 	strb.w	r9, [r3]
 800906a:	e777      	b.n	8008f5c <_dtoa_r+0x94c>
 800906c:	4630      	mov	r0, r6
 800906e:	e7ba      	b.n	8008fe6 <_dtoa_r+0x9d6>
 8009070:	2201      	movs	r2, #1
 8009072:	e7e1      	b.n	8009038 <_dtoa_r+0xa28>
 8009074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009076:	2b00      	cmp	r3, #0
 8009078:	db04      	blt.n	8009084 <_dtoa_r+0xa74>
 800907a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800907c:	430b      	orrs	r3, r1
 800907e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009080:	430b      	orrs	r3, r1
 8009082:	d120      	bne.n	80090c6 <_dtoa_r+0xab6>
 8009084:	2a00      	cmp	r2, #0
 8009086:	dded      	ble.n	8009064 <_dtoa_r+0xa54>
 8009088:	4651      	mov	r1, sl
 800908a:	2201      	movs	r2, #1
 800908c:	4628      	mov	r0, r5
 800908e:	f000 fbf7 	bl	8009880 <__lshift>
 8009092:	4621      	mov	r1, r4
 8009094:	4682      	mov	sl, r0
 8009096:	f000 fc5f 	bl	8009958 <__mcmp>
 800909a:	2800      	cmp	r0, #0
 800909c:	dc03      	bgt.n	80090a6 <_dtoa_r+0xa96>
 800909e:	d1e1      	bne.n	8009064 <_dtoa_r+0xa54>
 80090a0:	f019 0f01 	tst.w	r9, #1
 80090a4:	d0de      	beq.n	8009064 <_dtoa_r+0xa54>
 80090a6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80090aa:	d1d8      	bne.n	800905e <_dtoa_r+0xa4e>
 80090ac:	2339      	movs	r3, #57	; 0x39
 80090ae:	9a04      	ldr	r2, [sp, #16]
 80090b0:	7013      	strb	r3, [r2, #0]
 80090b2:	463b      	mov	r3, r7
 80090b4:	461f      	mov	r7, r3
 80090b6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80090ba:	3b01      	subs	r3, #1
 80090bc:	2a39      	cmp	r2, #57	; 0x39
 80090be:	d06b      	beq.n	8009198 <_dtoa_r+0xb88>
 80090c0:	3201      	adds	r2, #1
 80090c2:	701a      	strb	r2, [r3, #0]
 80090c4:	e74a      	b.n	8008f5c <_dtoa_r+0x94c>
 80090c6:	2a00      	cmp	r2, #0
 80090c8:	dd07      	ble.n	80090da <_dtoa_r+0xaca>
 80090ca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80090ce:	d0ed      	beq.n	80090ac <_dtoa_r+0xa9c>
 80090d0:	9a04      	ldr	r2, [sp, #16]
 80090d2:	f109 0301 	add.w	r3, r9, #1
 80090d6:	7013      	strb	r3, [r2, #0]
 80090d8:	e740      	b.n	8008f5c <_dtoa_r+0x94c>
 80090da:	9b08      	ldr	r3, [sp, #32]
 80090dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80090de:	f803 9c01 	strb.w	r9, [r3, #-1]
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d042      	beq.n	800916c <_dtoa_r+0xb5c>
 80090e6:	4651      	mov	r1, sl
 80090e8:	2300      	movs	r3, #0
 80090ea:	220a      	movs	r2, #10
 80090ec:	4628      	mov	r0, r5
 80090ee:	f000 f9d1 	bl	8009494 <__multadd>
 80090f2:	45b0      	cmp	r8, r6
 80090f4:	4682      	mov	sl, r0
 80090f6:	f04f 0300 	mov.w	r3, #0
 80090fa:	f04f 020a 	mov.w	r2, #10
 80090fe:	4641      	mov	r1, r8
 8009100:	4628      	mov	r0, r5
 8009102:	d107      	bne.n	8009114 <_dtoa_r+0xb04>
 8009104:	f000 f9c6 	bl	8009494 <__multadd>
 8009108:	4680      	mov	r8, r0
 800910a:	4606      	mov	r6, r0
 800910c:	9b08      	ldr	r3, [sp, #32]
 800910e:	3301      	adds	r3, #1
 8009110:	9308      	str	r3, [sp, #32]
 8009112:	e775      	b.n	8009000 <_dtoa_r+0x9f0>
 8009114:	f000 f9be 	bl	8009494 <__multadd>
 8009118:	4631      	mov	r1, r6
 800911a:	4680      	mov	r8, r0
 800911c:	2300      	movs	r3, #0
 800911e:	220a      	movs	r2, #10
 8009120:	4628      	mov	r0, r5
 8009122:	f000 f9b7 	bl	8009494 <__multadd>
 8009126:	4606      	mov	r6, r0
 8009128:	e7f0      	b.n	800910c <_dtoa_r+0xafc>
 800912a:	9b08      	ldr	r3, [sp, #32]
 800912c:	9306      	str	r3, [sp, #24]
 800912e:	9f03      	ldr	r7, [sp, #12]
 8009130:	4621      	mov	r1, r4
 8009132:	4650      	mov	r0, sl
 8009134:	f7ff f9e0 	bl	80084f8 <quorem>
 8009138:	9b03      	ldr	r3, [sp, #12]
 800913a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800913e:	f807 9b01 	strb.w	r9, [r7], #1
 8009142:	1afa      	subs	r2, r7, r3
 8009144:	9b06      	ldr	r3, [sp, #24]
 8009146:	4293      	cmp	r3, r2
 8009148:	dd07      	ble.n	800915a <_dtoa_r+0xb4a>
 800914a:	4651      	mov	r1, sl
 800914c:	2300      	movs	r3, #0
 800914e:	220a      	movs	r2, #10
 8009150:	4628      	mov	r0, r5
 8009152:	f000 f99f 	bl	8009494 <__multadd>
 8009156:	4682      	mov	sl, r0
 8009158:	e7ea      	b.n	8009130 <_dtoa_r+0xb20>
 800915a:	9b06      	ldr	r3, [sp, #24]
 800915c:	f04f 0800 	mov.w	r8, #0
 8009160:	2b00      	cmp	r3, #0
 8009162:	bfcc      	ite	gt
 8009164:	461f      	movgt	r7, r3
 8009166:	2701      	movle	r7, #1
 8009168:	9b03      	ldr	r3, [sp, #12]
 800916a:	441f      	add	r7, r3
 800916c:	4651      	mov	r1, sl
 800916e:	2201      	movs	r2, #1
 8009170:	4628      	mov	r0, r5
 8009172:	f000 fb85 	bl	8009880 <__lshift>
 8009176:	4621      	mov	r1, r4
 8009178:	4682      	mov	sl, r0
 800917a:	f000 fbed 	bl	8009958 <__mcmp>
 800917e:	2800      	cmp	r0, #0
 8009180:	dc97      	bgt.n	80090b2 <_dtoa_r+0xaa2>
 8009182:	d102      	bne.n	800918a <_dtoa_r+0xb7a>
 8009184:	f019 0f01 	tst.w	r9, #1
 8009188:	d193      	bne.n	80090b2 <_dtoa_r+0xaa2>
 800918a:	463b      	mov	r3, r7
 800918c:	461f      	mov	r7, r3
 800918e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009192:	2a30      	cmp	r2, #48	; 0x30
 8009194:	d0fa      	beq.n	800918c <_dtoa_r+0xb7c>
 8009196:	e6e1      	b.n	8008f5c <_dtoa_r+0x94c>
 8009198:	9a03      	ldr	r2, [sp, #12]
 800919a:	429a      	cmp	r2, r3
 800919c:	d18a      	bne.n	80090b4 <_dtoa_r+0xaa4>
 800919e:	2331      	movs	r3, #49	; 0x31
 80091a0:	f10b 0b01 	add.w	fp, fp, #1
 80091a4:	e797      	b.n	80090d6 <_dtoa_r+0xac6>
 80091a6:	4b0a      	ldr	r3, [pc, #40]	; (80091d0 <_dtoa_r+0xbc0>)
 80091a8:	f7ff ba9f 	b.w	80086ea <_dtoa_r+0xda>
 80091ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f47f aa77 	bne.w	80086a2 <_dtoa_r+0x92>
 80091b4:	4b07      	ldr	r3, [pc, #28]	; (80091d4 <_dtoa_r+0xbc4>)
 80091b6:	f7ff ba98 	b.w	80086ea <_dtoa_r+0xda>
 80091ba:	9b06      	ldr	r3, [sp, #24]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	dcb6      	bgt.n	800912e <_dtoa_r+0xb1e>
 80091c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	f73f aeb5 	bgt.w	8008f32 <_dtoa_r+0x922>
 80091c8:	e7b1      	b.n	800912e <_dtoa_r+0xb1e>
 80091ca:	bf00      	nop
 80091cc:	0800d4cf 	.word	0x0800d4cf
 80091d0:	0800d42a 	.word	0x0800d42a
 80091d4:	0800d453 	.word	0x0800d453

080091d8 <_free_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4605      	mov	r5, r0
 80091dc:	2900      	cmp	r1, #0
 80091de:	d040      	beq.n	8009262 <_free_r+0x8a>
 80091e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e4:	1f0c      	subs	r4, r1, #4
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	bfb8      	it	lt
 80091ea:	18e4      	addlt	r4, r4, r3
 80091ec:	f000 f8e4 	bl	80093b8 <__malloc_lock>
 80091f0:	4a1c      	ldr	r2, [pc, #112]	; (8009264 <_free_r+0x8c>)
 80091f2:	6813      	ldr	r3, [r2, #0]
 80091f4:	b933      	cbnz	r3, 8009204 <_free_r+0x2c>
 80091f6:	6063      	str	r3, [r4, #4]
 80091f8:	6014      	str	r4, [r2, #0]
 80091fa:	4628      	mov	r0, r5
 80091fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009200:	f000 b8e0 	b.w	80093c4 <__malloc_unlock>
 8009204:	42a3      	cmp	r3, r4
 8009206:	d908      	bls.n	800921a <_free_r+0x42>
 8009208:	6820      	ldr	r0, [r4, #0]
 800920a:	1821      	adds	r1, r4, r0
 800920c:	428b      	cmp	r3, r1
 800920e:	bf01      	itttt	eq
 8009210:	6819      	ldreq	r1, [r3, #0]
 8009212:	685b      	ldreq	r3, [r3, #4]
 8009214:	1809      	addeq	r1, r1, r0
 8009216:	6021      	streq	r1, [r4, #0]
 8009218:	e7ed      	b.n	80091f6 <_free_r+0x1e>
 800921a:	461a      	mov	r2, r3
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	b10b      	cbz	r3, 8009224 <_free_r+0x4c>
 8009220:	42a3      	cmp	r3, r4
 8009222:	d9fa      	bls.n	800921a <_free_r+0x42>
 8009224:	6811      	ldr	r1, [r2, #0]
 8009226:	1850      	adds	r0, r2, r1
 8009228:	42a0      	cmp	r0, r4
 800922a:	d10b      	bne.n	8009244 <_free_r+0x6c>
 800922c:	6820      	ldr	r0, [r4, #0]
 800922e:	4401      	add	r1, r0
 8009230:	1850      	adds	r0, r2, r1
 8009232:	4283      	cmp	r3, r0
 8009234:	6011      	str	r1, [r2, #0]
 8009236:	d1e0      	bne.n	80091fa <_free_r+0x22>
 8009238:	6818      	ldr	r0, [r3, #0]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	4408      	add	r0, r1
 800923e:	6010      	str	r0, [r2, #0]
 8009240:	6053      	str	r3, [r2, #4]
 8009242:	e7da      	b.n	80091fa <_free_r+0x22>
 8009244:	d902      	bls.n	800924c <_free_r+0x74>
 8009246:	230c      	movs	r3, #12
 8009248:	602b      	str	r3, [r5, #0]
 800924a:	e7d6      	b.n	80091fa <_free_r+0x22>
 800924c:	6820      	ldr	r0, [r4, #0]
 800924e:	1821      	adds	r1, r4, r0
 8009250:	428b      	cmp	r3, r1
 8009252:	bf01      	itttt	eq
 8009254:	6819      	ldreq	r1, [r3, #0]
 8009256:	685b      	ldreq	r3, [r3, #4]
 8009258:	1809      	addeq	r1, r1, r0
 800925a:	6021      	streq	r1, [r4, #0]
 800925c:	6063      	str	r3, [r4, #4]
 800925e:	6054      	str	r4, [r2, #4]
 8009260:	e7cb      	b.n	80091fa <_free_r+0x22>
 8009262:	bd38      	pop	{r3, r4, r5, pc}
 8009264:	200018fc 	.word	0x200018fc

08009268 <malloc>:
 8009268:	4b02      	ldr	r3, [pc, #8]	; (8009274 <malloc+0xc>)
 800926a:	4601      	mov	r1, r0
 800926c:	6818      	ldr	r0, [r3, #0]
 800926e:	f000 b823 	b.w	80092b8 <_malloc_r>
 8009272:	bf00      	nop
 8009274:	20000084 	.word	0x20000084

08009278 <sbrk_aligned>:
 8009278:	b570      	push	{r4, r5, r6, lr}
 800927a:	4e0e      	ldr	r6, [pc, #56]	; (80092b4 <sbrk_aligned+0x3c>)
 800927c:	460c      	mov	r4, r1
 800927e:	6831      	ldr	r1, [r6, #0]
 8009280:	4605      	mov	r5, r0
 8009282:	b911      	cbnz	r1, 800928a <sbrk_aligned+0x12>
 8009284:	f001 ffd2 	bl	800b22c <_sbrk_r>
 8009288:	6030      	str	r0, [r6, #0]
 800928a:	4621      	mov	r1, r4
 800928c:	4628      	mov	r0, r5
 800928e:	f001 ffcd 	bl	800b22c <_sbrk_r>
 8009292:	1c43      	adds	r3, r0, #1
 8009294:	d00a      	beq.n	80092ac <sbrk_aligned+0x34>
 8009296:	1cc4      	adds	r4, r0, #3
 8009298:	f024 0403 	bic.w	r4, r4, #3
 800929c:	42a0      	cmp	r0, r4
 800929e:	d007      	beq.n	80092b0 <sbrk_aligned+0x38>
 80092a0:	1a21      	subs	r1, r4, r0
 80092a2:	4628      	mov	r0, r5
 80092a4:	f001 ffc2 	bl	800b22c <_sbrk_r>
 80092a8:	3001      	adds	r0, #1
 80092aa:	d101      	bne.n	80092b0 <sbrk_aligned+0x38>
 80092ac:	f04f 34ff 	mov.w	r4, #4294967295
 80092b0:	4620      	mov	r0, r4
 80092b2:	bd70      	pop	{r4, r5, r6, pc}
 80092b4:	20001900 	.word	0x20001900

080092b8 <_malloc_r>:
 80092b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092bc:	1ccd      	adds	r5, r1, #3
 80092be:	f025 0503 	bic.w	r5, r5, #3
 80092c2:	3508      	adds	r5, #8
 80092c4:	2d0c      	cmp	r5, #12
 80092c6:	bf38      	it	cc
 80092c8:	250c      	movcc	r5, #12
 80092ca:	2d00      	cmp	r5, #0
 80092cc:	4607      	mov	r7, r0
 80092ce:	db01      	blt.n	80092d4 <_malloc_r+0x1c>
 80092d0:	42a9      	cmp	r1, r5
 80092d2:	d905      	bls.n	80092e0 <_malloc_r+0x28>
 80092d4:	230c      	movs	r3, #12
 80092d6:	2600      	movs	r6, #0
 80092d8:	603b      	str	r3, [r7, #0]
 80092da:	4630      	mov	r0, r6
 80092dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80093b4 <_malloc_r+0xfc>
 80092e4:	f000 f868 	bl	80093b8 <__malloc_lock>
 80092e8:	f8d8 3000 	ldr.w	r3, [r8]
 80092ec:	461c      	mov	r4, r3
 80092ee:	bb5c      	cbnz	r4, 8009348 <_malloc_r+0x90>
 80092f0:	4629      	mov	r1, r5
 80092f2:	4638      	mov	r0, r7
 80092f4:	f7ff ffc0 	bl	8009278 <sbrk_aligned>
 80092f8:	1c43      	adds	r3, r0, #1
 80092fa:	4604      	mov	r4, r0
 80092fc:	d155      	bne.n	80093aa <_malloc_r+0xf2>
 80092fe:	f8d8 4000 	ldr.w	r4, [r8]
 8009302:	4626      	mov	r6, r4
 8009304:	2e00      	cmp	r6, #0
 8009306:	d145      	bne.n	8009394 <_malloc_r+0xdc>
 8009308:	2c00      	cmp	r4, #0
 800930a:	d048      	beq.n	800939e <_malloc_r+0xe6>
 800930c:	6823      	ldr	r3, [r4, #0]
 800930e:	4631      	mov	r1, r6
 8009310:	4638      	mov	r0, r7
 8009312:	eb04 0903 	add.w	r9, r4, r3
 8009316:	f001 ff89 	bl	800b22c <_sbrk_r>
 800931a:	4581      	cmp	r9, r0
 800931c:	d13f      	bne.n	800939e <_malloc_r+0xe6>
 800931e:	6821      	ldr	r1, [r4, #0]
 8009320:	4638      	mov	r0, r7
 8009322:	1a6d      	subs	r5, r5, r1
 8009324:	4629      	mov	r1, r5
 8009326:	f7ff ffa7 	bl	8009278 <sbrk_aligned>
 800932a:	3001      	adds	r0, #1
 800932c:	d037      	beq.n	800939e <_malloc_r+0xe6>
 800932e:	6823      	ldr	r3, [r4, #0]
 8009330:	442b      	add	r3, r5
 8009332:	6023      	str	r3, [r4, #0]
 8009334:	f8d8 3000 	ldr.w	r3, [r8]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d038      	beq.n	80093ae <_malloc_r+0xf6>
 800933c:	685a      	ldr	r2, [r3, #4]
 800933e:	42a2      	cmp	r2, r4
 8009340:	d12b      	bne.n	800939a <_malloc_r+0xe2>
 8009342:	2200      	movs	r2, #0
 8009344:	605a      	str	r2, [r3, #4]
 8009346:	e00f      	b.n	8009368 <_malloc_r+0xb0>
 8009348:	6822      	ldr	r2, [r4, #0]
 800934a:	1b52      	subs	r2, r2, r5
 800934c:	d41f      	bmi.n	800938e <_malloc_r+0xd6>
 800934e:	2a0b      	cmp	r2, #11
 8009350:	d917      	bls.n	8009382 <_malloc_r+0xca>
 8009352:	1961      	adds	r1, r4, r5
 8009354:	42a3      	cmp	r3, r4
 8009356:	6025      	str	r5, [r4, #0]
 8009358:	bf18      	it	ne
 800935a:	6059      	strne	r1, [r3, #4]
 800935c:	6863      	ldr	r3, [r4, #4]
 800935e:	bf08      	it	eq
 8009360:	f8c8 1000 	streq.w	r1, [r8]
 8009364:	5162      	str	r2, [r4, r5]
 8009366:	604b      	str	r3, [r1, #4]
 8009368:	4638      	mov	r0, r7
 800936a:	f104 060b 	add.w	r6, r4, #11
 800936e:	f000 f829 	bl	80093c4 <__malloc_unlock>
 8009372:	f026 0607 	bic.w	r6, r6, #7
 8009376:	1d23      	adds	r3, r4, #4
 8009378:	1af2      	subs	r2, r6, r3
 800937a:	d0ae      	beq.n	80092da <_malloc_r+0x22>
 800937c:	1b9b      	subs	r3, r3, r6
 800937e:	50a3      	str	r3, [r4, r2]
 8009380:	e7ab      	b.n	80092da <_malloc_r+0x22>
 8009382:	42a3      	cmp	r3, r4
 8009384:	6862      	ldr	r2, [r4, #4]
 8009386:	d1dd      	bne.n	8009344 <_malloc_r+0x8c>
 8009388:	f8c8 2000 	str.w	r2, [r8]
 800938c:	e7ec      	b.n	8009368 <_malloc_r+0xb0>
 800938e:	4623      	mov	r3, r4
 8009390:	6864      	ldr	r4, [r4, #4]
 8009392:	e7ac      	b.n	80092ee <_malloc_r+0x36>
 8009394:	4634      	mov	r4, r6
 8009396:	6876      	ldr	r6, [r6, #4]
 8009398:	e7b4      	b.n	8009304 <_malloc_r+0x4c>
 800939a:	4613      	mov	r3, r2
 800939c:	e7cc      	b.n	8009338 <_malloc_r+0x80>
 800939e:	230c      	movs	r3, #12
 80093a0:	4638      	mov	r0, r7
 80093a2:	603b      	str	r3, [r7, #0]
 80093a4:	f000 f80e 	bl	80093c4 <__malloc_unlock>
 80093a8:	e797      	b.n	80092da <_malloc_r+0x22>
 80093aa:	6025      	str	r5, [r4, #0]
 80093ac:	e7dc      	b.n	8009368 <_malloc_r+0xb0>
 80093ae:	605b      	str	r3, [r3, #4]
 80093b0:	deff      	udf	#255	; 0xff
 80093b2:	bf00      	nop
 80093b4:	200018fc 	.word	0x200018fc

080093b8 <__malloc_lock>:
 80093b8:	4801      	ldr	r0, [pc, #4]	; (80093c0 <__malloc_lock+0x8>)
 80093ba:	f7ff b87a 	b.w	80084b2 <__retarget_lock_acquire_recursive>
 80093be:	bf00      	nop
 80093c0:	200018f8 	.word	0x200018f8

080093c4 <__malloc_unlock>:
 80093c4:	4801      	ldr	r0, [pc, #4]	; (80093cc <__malloc_unlock+0x8>)
 80093c6:	f7ff b875 	b.w	80084b4 <__retarget_lock_release_recursive>
 80093ca:	bf00      	nop
 80093cc:	200018f8 	.word	0x200018f8

080093d0 <_Balloc>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	69c6      	ldr	r6, [r0, #28]
 80093d4:	4604      	mov	r4, r0
 80093d6:	460d      	mov	r5, r1
 80093d8:	b976      	cbnz	r6, 80093f8 <_Balloc+0x28>
 80093da:	2010      	movs	r0, #16
 80093dc:	f7ff ff44 	bl	8009268 <malloc>
 80093e0:	4602      	mov	r2, r0
 80093e2:	61e0      	str	r0, [r4, #28]
 80093e4:	b920      	cbnz	r0, 80093f0 <_Balloc+0x20>
 80093e6:	216b      	movs	r1, #107	; 0x6b
 80093e8:	4b17      	ldr	r3, [pc, #92]	; (8009448 <_Balloc+0x78>)
 80093ea:	4818      	ldr	r0, [pc, #96]	; (800944c <_Balloc+0x7c>)
 80093ec:	f001 ff34 	bl	800b258 <__assert_func>
 80093f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093f4:	6006      	str	r6, [r0, #0]
 80093f6:	60c6      	str	r6, [r0, #12]
 80093f8:	69e6      	ldr	r6, [r4, #28]
 80093fa:	68f3      	ldr	r3, [r6, #12]
 80093fc:	b183      	cbz	r3, 8009420 <_Balloc+0x50>
 80093fe:	69e3      	ldr	r3, [r4, #28]
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009406:	b9b8      	cbnz	r0, 8009438 <_Balloc+0x68>
 8009408:	2101      	movs	r1, #1
 800940a:	fa01 f605 	lsl.w	r6, r1, r5
 800940e:	1d72      	adds	r2, r6, #5
 8009410:	4620      	mov	r0, r4
 8009412:	0092      	lsls	r2, r2, #2
 8009414:	f001 ff3e 	bl	800b294 <_calloc_r>
 8009418:	b160      	cbz	r0, 8009434 <_Balloc+0x64>
 800941a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800941e:	e00e      	b.n	800943e <_Balloc+0x6e>
 8009420:	2221      	movs	r2, #33	; 0x21
 8009422:	2104      	movs	r1, #4
 8009424:	4620      	mov	r0, r4
 8009426:	f001 ff35 	bl	800b294 <_calloc_r>
 800942a:	69e3      	ldr	r3, [r4, #28]
 800942c:	60f0      	str	r0, [r6, #12]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e4      	bne.n	80093fe <_Balloc+0x2e>
 8009434:	2000      	movs	r0, #0
 8009436:	bd70      	pop	{r4, r5, r6, pc}
 8009438:	6802      	ldr	r2, [r0, #0]
 800943a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800943e:	2300      	movs	r3, #0
 8009440:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009444:	e7f7      	b.n	8009436 <_Balloc+0x66>
 8009446:	bf00      	nop
 8009448:	0800d460 	.word	0x0800d460
 800944c:	0800d4e0 	.word	0x0800d4e0

08009450 <_Bfree>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	69c6      	ldr	r6, [r0, #28]
 8009454:	4605      	mov	r5, r0
 8009456:	460c      	mov	r4, r1
 8009458:	b976      	cbnz	r6, 8009478 <_Bfree+0x28>
 800945a:	2010      	movs	r0, #16
 800945c:	f7ff ff04 	bl	8009268 <malloc>
 8009460:	4602      	mov	r2, r0
 8009462:	61e8      	str	r0, [r5, #28]
 8009464:	b920      	cbnz	r0, 8009470 <_Bfree+0x20>
 8009466:	218f      	movs	r1, #143	; 0x8f
 8009468:	4b08      	ldr	r3, [pc, #32]	; (800948c <_Bfree+0x3c>)
 800946a:	4809      	ldr	r0, [pc, #36]	; (8009490 <_Bfree+0x40>)
 800946c:	f001 fef4 	bl	800b258 <__assert_func>
 8009470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009474:	6006      	str	r6, [r0, #0]
 8009476:	60c6      	str	r6, [r0, #12]
 8009478:	b13c      	cbz	r4, 800948a <_Bfree+0x3a>
 800947a:	69eb      	ldr	r3, [r5, #28]
 800947c:	6862      	ldr	r2, [r4, #4]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009484:	6021      	str	r1, [r4, #0]
 8009486:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800948a:	bd70      	pop	{r4, r5, r6, pc}
 800948c:	0800d460 	.word	0x0800d460
 8009490:	0800d4e0 	.word	0x0800d4e0

08009494 <__multadd>:
 8009494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009498:	4607      	mov	r7, r0
 800949a:	460c      	mov	r4, r1
 800949c:	461e      	mov	r6, r3
 800949e:	2000      	movs	r0, #0
 80094a0:	690d      	ldr	r5, [r1, #16]
 80094a2:	f101 0c14 	add.w	ip, r1, #20
 80094a6:	f8dc 3000 	ldr.w	r3, [ip]
 80094aa:	3001      	adds	r0, #1
 80094ac:	b299      	uxth	r1, r3
 80094ae:	fb02 6101 	mla	r1, r2, r1, r6
 80094b2:	0c1e      	lsrs	r6, r3, #16
 80094b4:	0c0b      	lsrs	r3, r1, #16
 80094b6:	fb02 3306 	mla	r3, r2, r6, r3
 80094ba:	b289      	uxth	r1, r1
 80094bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80094c0:	4285      	cmp	r5, r0
 80094c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80094c6:	f84c 1b04 	str.w	r1, [ip], #4
 80094ca:	dcec      	bgt.n	80094a6 <__multadd+0x12>
 80094cc:	b30e      	cbz	r6, 8009512 <__multadd+0x7e>
 80094ce:	68a3      	ldr	r3, [r4, #8]
 80094d0:	42ab      	cmp	r3, r5
 80094d2:	dc19      	bgt.n	8009508 <__multadd+0x74>
 80094d4:	6861      	ldr	r1, [r4, #4]
 80094d6:	4638      	mov	r0, r7
 80094d8:	3101      	adds	r1, #1
 80094da:	f7ff ff79 	bl	80093d0 <_Balloc>
 80094de:	4680      	mov	r8, r0
 80094e0:	b928      	cbnz	r0, 80094ee <__multadd+0x5a>
 80094e2:	4602      	mov	r2, r0
 80094e4:	21ba      	movs	r1, #186	; 0xba
 80094e6:	4b0c      	ldr	r3, [pc, #48]	; (8009518 <__multadd+0x84>)
 80094e8:	480c      	ldr	r0, [pc, #48]	; (800951c <__multadd+0x88>)
 80094ea:	f001 feb5 	bl	800b258 <__assert_func>
 80094ee:	6922      	ldr	r2, [r4, #16]
 80094f0:	f104 010c 	add.w	r1, r4, #12
 80094f4:	3202      	adds	r2, #2
 80094f6:	0092      	lsls	r2, r2, #2
 80094f8:	300c      	adds	r0, #12
 80094fa:	f7fe ffea 	bl	80084d2 <memcpy>
 80094fe:	4621      	mov	r1, r4
 8009500:	4638      	mov	r0, r7
 8009502:	f7ff ffa5 	bl	8009450 <_Bfree>
 8009506:	4644      	mov	r4, r8
 8009508:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800950c:	3501      	adds	r5, #1
 800950e:	615e      	str	r6, [r3, #20]
 8009510:	6125      	str	r5, [r4, #16]
 8009512:	4620      	mov	r0, r4
 8009514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009518:	0800d4cf 	.word	0x0800d4cf
 800951c:	0800d4e0 	.word	0x0800d4e0

08009520 <__s2b>:
 8009520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009524:	4615      	mov	r5, r2
 8009526:	2209      	movs	r2, #9
 8009528:	461f      	mov	r7, r3
 800952a:	3308      	adds	r3, #8
 800952c:	460c      	mov	r4, r1
 800952e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009532:	4606      	mov	r6, r0
 8009534:	2201      	movs	r2, #1
 8009536:	2100      	movs	r1, #0
 8009538:	429a      	cmp	r2, r3
 800953a:	db09      	blt.n	8009550 <__s2b+0x30>
 800953c:	4630      	mov	r0, r6
 800953e:	f7ff ff47 	bl	80093d0 <_Balloc>
 8009542:	b940      	cbnz	r0, 8009556 <__s2b+0x36>
 8009544:	4602      	mov	r2, r0
 8009546:	21d3      	movs	r1, #211	; 0xd3
 8009548:	4b18      	ldr	r3, [pc, #96]	; (80095ac <__s2b+0x8c>)
 800954a:	4819      	ldr	r0, [pc, #100]	; (80095b0 <__s2b+0x90>)
 800954c:	f001 fe84 	bl	800b258 <__assert_func>
 8009550:	0052      	lsls	r2, r2, #1
 8009552:	3101      	adds	r1, #1
 8009554:	e7f0      	b.n	8009538 <__s2b+0x18>
 8009556:	9b08      	ldr	r3, [sp, #32]
 8009558:	2d09      	cmp	r5, #9
 800955a:	6143      	str	r3, [r0, #20]
 800955c:	f04f 0301 	mov.w	r3, #1
 8009560:	6103      	str	r3, [r0, #16]
 8009562:	dd16      	ble.n	8009592 <__s2b+0x72>
 8009564:	f104 0909 	add.w	r9, r4, #9
 8009568:	46c8      	mov	r8, r9
 800956a:	442c      	add	r4, r5
 800956c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009570:	4601      	mov	r1, r0
 8009572:	220a      	movs	r2, #10
 8009574:	4630      	mov	r0, r6
 8009576:	3b30      	subs	r3, #48	; 0x30
 8009578:	f7ff ff8c 	bl	8009494 <__multadd>
 800957c:	45a0      	cmp	r8, r4
 800957e:	d1f5      	bne.n	800956c <__s2b+0x4c>
 8009580:	f1a5 0408 	sub.w	r4, r5, #8
 8009584:	444c      	add	r4, r9
 8009586:	1b2d      	subs	r5, r5, r4
 8009588:	1963      	adds	r3, r4, r5
 800958a:	42bb      	cmp	r3, r7
 800958c:	db04      	blt.n	8009598 <__s2b+0x78>
 800958e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009592:	2509      	movs	r5, #9
 8009594:	340a      	adds	r4, #10
 8009596:	e7f6      	b.n	8009586 <__s2b+0x66>
 8009598:	f814 3b01 	ldrb.w	r3, [r4], #1
 800959c:	4601      	mov	r1, r0
 800959e:	220a      	movs	r2, #10
 80095a0:	4630      	mov	r0, r6
 80095a2:	3b30      	subs	r3, #48	; 0x30
 80095a4:	f7ff ff76 	bl	8009494 <__multadd>
 80095a8:	e7ee      	b.n	8009588 <__s2b+0x68>
 80095aa:	bf00      	nop
 80095ac:	0800d4cf 	.word	0x0800d4cf
 80095b0:	0800d4e0 	.word	0x0800d4e0

080095b4 <__hi0bits>:
 80095b4:	0c02      	lsrs	r2, r0, #16
 80095b6:	0412      	lsls	r2, r2, #16
 80095b8:	4603      	mov	r3, r0
 80095ba:	b9ca      	cbnz	r2, 80095f0 <__hi0bits+0x3c>
 80095bc:	0403      	lsls	r3, r0, #16
 80095be:	2010      	movs	r0, #16
 80095c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80095c4:	bf04      	itt	eq
 80095c6:	021b      	lsleq	r3, r3, #8
 80095c8:	3008      	addeq	r0, #8
 80095ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80095ce:	bf04      	itt	eq
 80095d0:	011b      	lsleq	r3, r3, #4
 80095d2:	3004      	addeq	r0, #4
 80095d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80095d8:	bf04      	itt	eq
 80095da:	009b      	lsleq	r3, r3, #2
 80095dc:	3002      	addeq	r0, #2
 80095de:	2b00      	cmp	r3, #0
 80095e0:	db05      	blt.n	80095ee <__hi0bits+0x3a>
 80095e2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80095e6:	f100 0001 	add.w	r0, r0, #1
 80095ea:	bf08      	it	eq
 80095ec:	2020      	moveq	r0, #32
 80095ee:	4770      	bx	lr
 80095f0:	2000      	movs	r0, #0
 80095f2:	e7e5      	b.n	80095c0 <__hi0bits+0xc>

080095f4 <__lo0bits>:
 80095f4:	6803      	ldr	r3, [r0, #0]
 80095f6:	4602      	mov	r2, r0
 80095f8:	f013 0007 	ands.w	r0, r3, #7
 80095fc:	d00b      	beq.n	8009616 <__lo0bits+0x22>
 80095fe:	07d9      	lsls	r1, r3, #31
 8009600:	d421      	bmi.n	8009646 <__lo0bits+0x52>
 8009602:	0798      	lsls	r0, r3, #30
 8009604:	bf49      	itett	mi
 8009606:	085b      	lsrmi	r3, r3, #1
 8009608:	089b      	lsrpl	r3, r3, #2
 800960a:	2001      	movmi	r0, #1
 800960c:	6013      	strmi	r3, [r2, #0]
 800960e:	bf5c      	itt	pl
 8009610:	2002      	movpl	r0, #2
 8009612:	6013      	strpl	r3, [r2, #0]
 8009614:	4770      	bx	lr
 8009616:	b299      	uxth	r1, r3
 8009618:	b909      	cbnz	r1, 800961e <__lo0bits+0x2a>
 800961a:	2010      	movs	r0, #16
 800961c:	0c1b      	lsrs	r3, r3, #16
 800961e:	b2d9      	uxtb	r1, r3
 8009620:	b909      	cbnz	r1, 8009626 <__lo0bits+0x32>
 8009622:	3008      	adds	r0, #8
 8009624:	0a1b      	lsrs	r3, r3, #8
 8009626:	0719      	lsls	r1, r3, #28
 8009628:	bf04      	itt	eq
 800962a:	091b      	lsreq	r3, r3, #4
 800962c:	3004      	addeq	r0, #4
 800962e:	0799      	lsls	r1, r3, #30
 8009630:	bf04      	itt	eq
 8009632:	089b      	lsreq	r3, r3, #2
 8009634:	3002      	addeq	r0, #2
 8009636:	07d9      	lsls	r1, r3, #31
 8009638:	d403      	bmi.n	8009642 <__lo0bits+0x4e>
 800963a:	085b      	lsrs	r3, r3, #1
 800963c:	f100 0001 	add.w	r0, r0, #1
 8009640:	d003      	beq.n	800964a <__lo0bits+0x56>
 8009642:	6013      	str	r3, [r2, #0]
 8009644:	4770      	bx	lr
 8009646:	2000      	movs	r0, #0
 8009648:	4770      	bx	lr
 800964a:	2020      	movs	r0, #32
 800964c:	4770      	bx	lr
	...

08009650 <__i2b>:
 8009650:	b510      	push	{r4, lr}
 8009652:	460c      	mov	r4, r1
 8009654:	2101      	movs	r1, #1
 8009656:	f7ff febb 	bl	80093d0 <_Balloc>
 800965a:	4602      	mov	r2, r0
 800965c:	b928      	cbnz	r0, 800966a <__i2b+0x1a>
 800965e:	f240 1145 	movw	r1, #325	; 0x145
 8009662:	4b04      	ldr	r3, [pc, #16]	; (8009674 <__i2b+0x24>)
 8009664:	4804      	ldr	r0, [pc, #16]	; (8009678 <__i2b+0x28>)
 8009666:	f001 fdf7 	bl	800b258 <__assert_func>
 800966a:	2301      	movs	r3, #1
 800966c:	6144      	str	r4, [r0, #20]
 800966e:	6103      	str	r3, [r0, #16]
 8009670:	bd10      	pop	{r4, pc}
 8009672:	bf00      	nop
 8009674:	0800d4cf 	.word	0x0800d4cf
 8009678:	0800d4e0 	.word	0x0800d4e0

0800967c <__multiply>:
 800967c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	4691      	mov	r9, r2
 8009682:	690a      	ldr	r2, [r1, #16]
 8009684:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009688:	460c      	mov	r4, r1
 800968a:	429a      	cmp	r2, r3
 800968c:	bfbe      	ittt	lt
 800968e:	460b      	movlt	r3, r1
 8009690:	464c      	movlt	r4, r9
 8009692:	4699      	movlt	r9, r3
 8009694:	6927      	ldr	r7, [r4, #16]
 8009696:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800969a:	68a3      	ldr	r3, [r4, #8]
 800969c:	6861      	ldr	r1, [r4, #4]
 800969e:	eb07 060a 	add.w	r6, r7, sl
 80096a2:	42b3      	cmp	r3, r6
 80096a4:	b085      	sub	sp, #20
 80096a6:	bfb8      	it	lt
 80096a8:	3101      	addlt	r1, #1
 80096aa:	f7ff fe91 	bl	80093d0 <_Balloc>
 80096ae:	b930      	cbnz	r0, 80096be <__multiply+0x42>
 80096b0:	4602      	mov	r2, r0
 80096b2:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80096b6:	4b43      	ldr	r3, [pc, #268]	; (80097c4 <__multiply+0x148>)
 80096b8:	4843      	ldr	r0, [pc, #268]	; (80097c8 <__multiply+0x14c>)
 80096ba:	f001 fdcd 	bl	800b258 <__assert_func>
 80096be:	f100 0514 	add.w	r5, r0, #20
 80096c2:	462b      	mov	r3, r5
 80096c4:	2200      	movs	r2, #0
 80096c6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80096ca:	4543      	cmp	r3, r8
 80096cc:	d321      	bcc.n	8009712 <__multiply+0x96>
 80096ce:	f104 0314 	add.w	r3, r4, #20
 80096d2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80096d6:	f109 0314 	add.w	r3, r9, #20
 80096da:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80096de:	9202      	str	r2, [sp, #8]
 80096e0:	1b3a      	subs	r2, r7, r4
 80096e2:	3a15      	subs	r2, #21
 80096e4:	f022 0203 	bic.w	r2, r2, #3
 80096e8:	3204      	adds	r2, #4
 80096ea:	f104 0115 	add.w	r1, r4, #21
 80096ee:	428f      	cmp	r7, r1
 80096f0:	bf38      	it	cc
 80096f2:	2204      	movcc	r2, #4
 80096f4:	9201      	str	r2, [sp, #4]
 80096f6:	9a02      	ldr	r2, [sp, #8]
 80096f8:	9303      	str	r3, [sp, #12]
 80096fa:	429a      	cmp	r2, r3
 80096fc:	d80c      	bhi.n	8009718 <__multiply+0x9c>
 80096fe:	2e00      	cmp	r6, #0
 8009700:	dd03      	ble.n	800970a <__multiply+0x8e>
 8009702:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009706:	2b00      	cmp	r3, #0
 8009708:	d05a      	beq.n	80097c0 <__multiply+0x144>
 800970a:	6106      	str	r6, [r0, #16]
 800970c:	b005      	add	sp, #20
 800970e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009712:	f843 2b04 	str.w	r2, [r3], #4
 8009716:	e7d8      	b.n	80096ca <__multiply+0x4e>
 8009718:	f8b3 a000 	ldrh.w	sl, [r3]
 800971c:	f1ba 0f00 	cmp.w	sl, #0
 8009720:	d023      	beq.n	800976a <__multiply+0xee>
 8009722:	46a9      	mov	r9, r5
 8009724:	f04f 0c00 	mov.w	ip, #0
 8009728:	f104 0e14 	add.w	lr, r4, #20
 800972c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009730:	f8d9 1000 	ldr.w	r1, [r9]
 8009734:	fa1f fb82 	uxth.w	fp, r2
 8009738:	b289      	uxth	r1, r1
 800973a:	fb0a 110b 	mla	r1, sl, fp, r1
 800973e:	4461      	add	r1, ip
 8009740:	f8d9 c000 	ldr.w	ip, [r9]
 8009744:	0c12      	lsrs	r2, r2, #16
 8009746:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800974a:	fb0a c202 	mla	r2, sl, r2, ip
 800974e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009752:	b289      	uxth	r1, r1
 8009754:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009758:	4577      	cmp	r7, lr
 800975a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800975e:	f849 1b04 	str.w	r1, [r9], #4
 8009762:	d8e3      	bhi.n	800972c <__multiply+0xb0>
 8009764:	9a01      	ldr	r2, [sp, #4]
 8009766:	f845 c002 	str.w	ip, [r5, r2]
 800976a:	9a03      	ldr	r2, [sp, #12]
 800976c:	3304      	adds	r3, #4
 800976e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009772:	f1b9 0f00 	cmp.w	r9, #0
 8009776:	d021      	beq.n	80097bc <__multiply+0x140>
 8009778:	46ae      	mov	lr, r5
 800977a:	f04f 0a00 	mov.w	sl, #0
 800977e:	6829      	ldr	r1, [r5, #0]
 8009780:	f104 0c14 	add.w	ip, r4, #20
 8009784:	f8bc b000 	ldrh.w	fp, [ip]
 8009788:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800978c:	b289      	uxth	r1, r1
 800978e:	fb09 220b 	mla	r2, r9, fp, r2
 8009792:	4452      	add	r2, sl
 8009794:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009798:	f84e 1b04 	str.w	r1, [lr], #4
 800979c:	f85c 1b04 	ldr.w	r1, [ip], #4
 80097a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80097a4:	f8be 1000 	ldrh.w	r1, [lr]
 80097a8:	4567      	cmp	r7, ip
 80097aa:	fb09 110a 	mla	r1, r9, sl, r1
 80097ae:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80097b2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80097b6:	d8e5      	bhi.n	8009784 <__multiply+0x108>
 80097b8:	9a01      	ldr	r2, [sp, #4]
 80097ba:	50a9      	str	r1, [r5, r2]
 80097bc:	3504      	adds	r5, #4
 80097be:	e79a      	b.n	80096f6 <__multiply+0x7a>
 80097c0:	3e01      	subs	r6, #1
 80097c2:	e79c      	b.n	80096fe <__multiply+0x82>
 80097c4:	0800d4cf 	.word	0x0800d4cf
 80097c8:	0800d4e0 	.word	0x0800d4e0

080097cc <__pow5mult>:
 80097cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097d0:	4615      	mov	r5, r2
 80097d2:	f012 0203 	ands.w	r2, r2, #3
 80097d6:	4606      	mov	r6, r0
 80097d8:	460f      	mov	r7, r1
 80097da:	d007      	beq.n	80097ec <__pow5mult+0x20>
 80097dc:	4c25      	ldr	r4, [pc, #148]	; (8009874 <__pow5mult+0xa8>)
 80097de:	3a01      	subs	r2, #1
 80097e0:	2300      	movs	r3, #0
 80097e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097e6:	f7ff fe55 	bl	8009494 <__multadd>
 80097ea:	4607      	mov	r7, r0
 80097ec:	10ad      	asrs	r5, r5, #2
 80097ee:	d03d      	beq.n	800986c <__pow5mult+0xa0>
 80097f0:	69f4      	ldr	r4, [r6, #28]
 80097f2:	b97c      	cbnz	r4, 8009814 <__pow5mult+0x48>
 80097f4:	2010      	movs	r0, #16
 80097f6:	f7ff fd37 	bl	8009268 <malloc>
 80097fa:	4602      	mov	r2, r0
 80097fc:	61f0      	str	r0, [r6, #28]
 80097fe:	b928      	cbnz	r0, 800980c <__pow5mult+0x40>
 8009800:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009804:	4b1c      	ldr	r3, [pc, #112]	; (8009878 <__pow5mult+0xac>)
 8009806:	481d      	ldr	r0, [pc, #116]	; (800987c <__pow5mult+0xb0>)
 8009808:	f001 fd26 	bl	800b258 <__assert_func>
 800980c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009810:	6004      	str	r4, [r0, #0]
 8009812:	60c4      	str	r4, [r0, #12]
 8009814:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009818:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800981c:	b94c      	cbnz	r4, 8009832 <__pow5mult+0x66>
 800981e:	f240 2171 	movw	r1, #625	; 0x271
 8009822:	4630      	mov	r0, r6
 8009824:	f7ff ff14 	bl	8009650 <__i2b>
 8009828:	2300      	movs	r3, #0
 800982a:	4604      	mov	r4, r0
 800982c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009830:	6003      	str	r3, [r0, #0]
 8009832:	f04f 0900 	mov.w	r9, #0
 8009836:	07eb      	lsls	r3, r5, #31
 8009838:	d50a      	bpl.n	8009850 <__pow5mult+0x84>
 800983a:	4639      	mov	r1, r7
 800983c:	4622      	mov	r2, r4
 800983e:	4630      	mov	r0, r6
 8009840:	f7ff ff1c 	bl	800967c <__multiply>
 8009844:	4680      	mov	r8, r0
 8009846:	4639      	mov	r1, r7
 8009848:	4630      	mov	r0, r6
 800984a:	f7ff fe01 	bl	8009450 <_Bfree>
 800984e:	4647      	mov	r7, r8
 8009850:	106d      	asrs	r5, r5, #1
 8009852:	d00b      	beq.n	800986c <__pow5mult+0xa0>
 8009854:	6820      	ldr	r0, [r4, #0]
 8009856:	b938      	cbnz	r0, 8009868 <__pow5mult+0x9c>
 8009858:	4622      	mov	r2, r4
 800985a:	4621      	mov	r1, r4
 800985c:	4630      	mov	r0, r6
 800985e:	f7ff ff0d 	bl	800967c <__multiply>
 8009862:	6020      	str	r0, [r4, #0]
 8009864:	f8c0 9000 	str.w	r9, [r0]
 8009868:	4604      	mov	r4, r0
 800986a:	e7e4      	b.n	8009836 <__pow5mult+0x6a>
 800986c:	4638      	mov	r0, r7
 800986e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009872:	bf00      	nop
 8009874:	0800d630 	.word	0x0800d630
 8009878:	0800d460 	.word	0x0800d460
 800987c:	0800d4e0 	.word	0x0800d4e0

08009880 <__lshift>:
 8009880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009884:	460c      	mov	r4, r1
 8009886:	4607      	mov	r7, r0
 8009888:	4691      	mov	r9, r2
 800988a:	6923      	ldr	r3, [r4, #16]
 800988c:	6849      	ldr	r1, [r1, #4]
 800988e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009892:	68a3      	ldr	r3, [r4, #8]
 8009894:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009898:	f108 0601 	add.w	r6, r8, #1
 800989c:	42b3      	cmp	r3, r6
 800989e:	db0b      	blt.n	80098b8 <__lshift+0x38>
 80098a0:	4638      	mov	r0, r7
 80098a2:	f7ff fd95 	bl	80093d0 <_Balloc>
 80098a6:	4605      	mov	r5, r0
 80098a8:	b948      	cbnz	r0, 80098be <__lshift+0x3e>
 80098aa:	4602      	mov	r2, r0
 80098ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80098b0:	4b27      	ldr	r3, [pc, #156]	; (8009950 <__lshift+0xd0>)
 80098b2:	4828      	ldr	r0, [pc, #160]	; (8009954 <__lshift+0xd4>)
 80098b4:	f001 fcd0 	bl	800b258 <__assert_func>
 80098b8:	3101      	adds	r1, #1
 80098ba:	005b      	lsls	r3, r3, #1
 80098bc:	e7ee      	b.n	800989c <__lshift+0x1c>
 80098be:	2300      	movs	r3, #0
 80098c0:	f100 0114 	add.w	r1, r0, #20
 80098c4:	f100 0210 	add.w	r2, r0, #16
 80098c8:	4618      	mov	r0, r3
 80098ca:	4553      	cmp	r3, sl
 80098cc:	db33      	blt.n	8009936 <__lshift+0xb6>
 80098ce:	6920      	ldr	r0, [r4, #16]
 80098d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098d4:	f104 0314 	add.w	r3, r4, #20
 80098d8:	f019 091f 	ands.w	r9, r9, #31
 80098dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098e4:	d02b      	beq.n	800993e <__lshift+0xbe>
 80098e6:	468a      	mov	sl, r1
 80098e8:	2200      	movs	r2, #0
 80098ea:	f1c9 0e20 	rsb	lr, r9, #32
 80098ee:	6818      	ldr	r0, [r3, #0]
 80098f0:	fa00 f009 	lsl.w	r0, r0, r9
 80098f4:	4310      	orrs	r0, r2
 80098f6:	f84a 0b04 	str.w	r0, [sl], #4
 80098fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80098fe:	459c      	cmp	ip, r3
 8009900:	fa22 f20e 	lsr.w	r2, r2, lr
 8009904:	d8f3      	bhi.n	80098ee <__lshift+0x6e>
 8009906:	ebac 0304 	sub.w	r3, ip, r4
 800990a:	3b15      	subs	r3, #21
 800990c:	f023 0303 	bic.w	r3, r3, #3
 8009910:	3304      	adds	r3, #4
 8009912:	f104 0015 	add.w	r0, r4, #21
 8009916:	4584      	cmp	ip, r0
 8009918:	bf38      	it	cc
 800991a:	2304      	movcc	r3, #4
 800991c:	50ca      	str	r2, [r1, r3]
 800991e:	b10a      	cbz	r2, 8009924 <__lshift+0xa4>
 8009920:	f108 0602 	add.w	r6, r8, #2
 8009924:	3e01      	subs	r6, #1
 8009926:	4638      	mov	r0, r7
 8009928:	4621      	mov	r1, r4
 800992a:	612e      	str	r6, [r5, #16]
 800992c:	f7ff fd90 	bl	8009450 <_Bfree>
 8009930:	4628      	mov	r0, r5
 8009932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009936:	f842 0f04 	str.w	r0, [r2, #4]!
 800993a:	3301      	adds	r3, #1
 800993c:	e7c5      	b.n	80098ca <__lshift+0x4a>
 800993e:	3904      	subs	r1, #4
 8009940:	f853 2b04 	ldr.w	r2, [r3], #4
 8009944:	459c      	cmp	ip, r3
 8009946:	f841 2f04 	str.w	r2, [r1, #4]!
 800994a:	d8f9      	bhi.n	8009940 <__lshift+0xc0>
 800994c:	e7ea      	b.n	8009924 <__lshift+0xa4>
 800994e:	bf00      	nop
 8009950:	0800d4cf 	.word	0x0800d4cf
 8009954:	0800d4e0 	.word	0x0800d4e0

08009958 <__mcmp>:
 8009958:	4603      	mov	r3, r0
 800995a:	690a      	ldr	r2, [r1, #16]
 800995c:	6900      	ldr	r0, [r0, #16]
 800995e:	b530      	push	{r4, r5, lr}
 8009960:	1a80      	subs	r0, r0, r2
 8009962:	d10d      	bne.n	8009980 <__mcmp+0x28>
 8009964:	3314      	adds	r3, #20
 8009966:	3114      	adds	r1, #20
 8009968:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800996c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009970:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009974:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009978:	4295      	cmp	r5, r2
 800997a:	d002      	beq.n	8009982 <__mcmp+0x2a>
 800997c:	d304      	bcc.n	8009988 <__mcmp+0x30>
 800997e:	2001      	movs	r0, #1
 8009980:	bd30      	pop	{r4, r5, pc}
 8009982:	42a3      	cmp	r3, r4
 8009984:	d3f4      	bcc.n	8009970 <__mcmp+0x18>
 8009986:	e7fb      	b.n	8009980 <__mcmp+0x28>
 8009988:	f04f 30ff 	mov.w	r0, #4294967295
 800998c:	e7f8      	b.n	8009980 <__mcmp+0x28>
	...

08009990 <__mdiff>:
 8009990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009994:	460d      	mov	r5, r1
 8009996:	4607      	mov	r7, r0
 8009998:	4611      	mov	r1, r2
 800999a:	4628      	mov	r0, r5
 800999c:	4614      	mov	r4, r2
 800999e:	f7ff ffdb 	bl	8009958 <__mcmp>
 80099a2:	1e06      	subs	r6, r0, #0
 80099a4:	d111      	bne.n	80099ca <__mdiff+0x3a>
 80099a6:	4631      	mov	r1, r6
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7ff fd11 	bl	80093d0 <_Balloc>
 80099ae:	4602      	mov	r2, r0
 80099b0:	b928      	cbnz	r0, 80099be <__mdiff+0x2e>
 80099b2:	f240 2137 	movw	r1, #567	; 0x237
 80099b6:	4b3a      	ldr	r3, [pc, #232]	; (8009aa0 <__mdiff+0x110>)
 80099b8:	483a      	ldr	r0, [pc, #232]	; (8009aa4 <__mdiff+0x114>)
 80099ba:	f001 fc4d 	bl	800b258 <__assert_func>
 80099be:	2301      	movs	r3, #1
 80099c0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80099c4:	4610      	mov	r0, r2
 80099c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ca:	bfa4      	itt	ge
 80099cc:	4623      	movge	r3, r4
 80099ce:	462c      	movge	r4, r5
 80099d0:	4638      	mov	r0, r7
 80099d2:	6861      	ldr	r1, [r4, #4]
 80099d4:	bfa6      	itte	ge
 80099d6:	461d      	movge	r5, r3
 80099d8:	2600      	movge	r6, #0
 80099da:	2601      	movlt	r6, #1
 80099dc:	f7ff fcf8 	bl	80093d0 <_Balloc>
 80099e0:	4602      	mov	r2, r0
 80099e2:	b918      	cbnz	r0, 80099ec <__mdiff+0x5c>
 80099e4:	f240 2145 	movw	r1, #581	; 0x245
 80099e8:	4b2d      	ldr	r3, [pc, #180]	; (8009aa0 <__mdiff+0x110>)
 80099ea:	e7e5      	b.n	80099b8 <__mdiff+0x28>
 80099ec:	f102 0814 	add.w	r8, r2, #20
 80099f0:	46c2      	mov	sl, r8
 80099f2:	f04f 0c00 	mov.w	ip, #0
 80099f6:	6927      	ldr	r7, [r4, #16]
 80099f8:	60c6      	str	r6, [r0, #12]
 80099fa:	692e      	ldr	r6, [r5, #16]
 80099fc:	f104 0014 	add.w	r0, r4, #20
 8009a00:	f105 0914 	add.w	r9, r5, #20
 8009a04:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009a08:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009a0c:	3410      	adds	r4, #16
 8009a0e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009a12:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a16:	fa1f f18b 	uxth.w	r1, fp
 8009a1a:	4461      	add	r1, ip
 8009a1c:	fa1f fc83 	uxth.w	ip, r3
 8009a20:	0c1b      	lsrs	r3, r3, #16
 8009a22:	eba1 010c 	sub.w	r1, r1, ip
 8009a26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009a2a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a2e:	b289      	uxth	r1, r1
 8009a30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009a34:	454e      	cmp	r6, r9
 8009a36:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009a3a:	f84a 1b04 	str.w	r1, [sl], #4
 8009a3e:	d8e6      	bhi.n	8009a0e <__mdiff+0x7e>
 8009a40:	1b73      	subs	r3, r6, r5
 8009a42:	3b15      	subs	r3, #21
 8009a44:	f023 0303 	bic.w	r3, r3, #3
 8009a48:	3515      	adds	r5, #21
 8009a4a:	3304      	adds	r3, #4
 8009a4c:	42ae      	cmp	r6, r5
 8009a4e:	bf38      	it	cc
 8009a50:	2304      	movcc	r3, #4
 8009a52:	4418      	add	r0, r3
 8009a54:	4443      	add	r3, r8
 8009a56:	461e      	mov	r6, r3
 8009a58:	4605      	mov	r5, r0
 8009a5a:	4575      	cmp	r5, lr
 8009a5c:	d30e      	bcc.n	8009a7c <__mdiff+0xec>
 8009a5e:	f10e 0103 	add.w	r1, lr, #3
 8009a62:	1a09      	subs	r1, r1, r0
 8009a64:	f021 0103 	bic.w	r1, r1, #3
 8009a68:	3803      	subs	r0, #3
 8009a6a:	4586      	cmp	lr, r0
 8009a6c:	bf38      	it	cc
 8009a6e:	2100      	movcc	r1, #0
 8009a70:	440b      	add	r3, r1
 8009a72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a76:	b189      	cbz	r1, 8009a9c <__mdiff+0x10c>
 8009a78:	6117      	str	r7, [r2, #16]
 8009a7a:	e7a3      	b.n	80099c4 <__mdiff+0x34>
 8009a7c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009a80:	fa1f f188 	uxth.w	r1, r8
 8009a84:	4461      	add	r1, ip
 8009a86:	140c      	asrs	r4, r1, #16
 8009a88:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009a8c:	b289      	uxth	r1, r1
 8009a8e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009a92:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009a96:	f846 1b04 	str.w	r1, [r6], #4
 8009a9a:	e7de      	b.n	8009a5a <__mdiff+0xca>
 8009a9c:	3f01      	subs	r7, #1
 8009a9e:	e7e8      	b.n	8009a72 <__mdiff+0xe2>
 8009aa0:	0800d4cf 	.word	0x0800d4cf
 8009aa4:	0800d4e0 	.word	0x0800d4e0

08009aa8 <__ulp>:
 8009aa8:	4b0e      	ldr	r3, [pc, #56]	; (8009ae4 <__ulp+0x3c>)
 8009aaa:	400b      	ands	r3, r1
 8009aac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	dc08      	bgt.n	8009ac6 <__ulp+0x1e>
 8009ab4:	425b      	negs	r3, r3
 8009ab6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009aba:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009abe:	da04      	bge.n	8009aca <__ulp+0x22>
 8009ac0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009ac4:	4113      	asrs	r3, r2
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	e008      	b.n	8009adc <__ulp+0x34>
 8009aca:	f1a2 0314 	sub.w	r3, r2, #20
 8009ace:	2b1e      	cmp	r3, #30
 8009ad0:	bfd6      	itet	le
 8009ad2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009ad6:	2201      	movgt	r2, #1
 8009ad8:	40da      	lsrle	r2, r3
 8009ada:	2300      	movs	r3, #0
 8009adc:	4619      	mov	r1, r3
 8009ade:	4610      	mov	r0, r2
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	7ff00000 	.word	0x7ff00000

08009ae8 <__b2d>:
 8009ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aea:	6905      	ldr	r5, [r0, #16]
 8009aec:	f100 0714 	add.w	r7, r0, #20
 8009af0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009af4:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009af8:	1f2e      	subs	r6, r5, #4
 8009afa:	4620      	mov	r0, r4
 8009afc:	f7ff fd5a 	bl	80095b4 <__hi0bits>
 8009b00:	f1c0 0220 	rsb	r2, r0, #32
 8009b04:	280a      	cmp	r0, #10
 8009b06:	4603      	mov	r3, r0
 8009b08:	f8df c068 	ldr.w	ip, [pc, #104]	; 8009b74 <__b2d+0x8c>
 8009b0c:	600a      	str	r2, [r1, #0]
 8009b0e:	dc12      	bgt.n	8009b36 <__b2d+0x4e>
 8009b10:	f1c0 0e0b 	rsb	lr, r0, #11
 8009b14:	fa24 f20e 	lsr.w	r2, r4, lr
 8009b18:	42b7      	cmp	r7, r6
 8009b1a:	ea42 010c 	orr.w	r1, r2, ip
 8009b1e:	bf2c      	ite	cs
 8009b20:	2200      	movcs	r2, #0
 8009b22:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8009b26:	3315      	adds	r3, #21
 8009b28:	fa04 f303 	lsl.w	r3, r4, r3
 8009b2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009b30:	431a      	orrs	r2, r3
 8009b32:	4610      	mov	r0, r2
 8009b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b36:	42b7      	cmp	r7, r6
 8009b38:	bf2e      	itee	cs
 8009b3a:	2200      	movcs	r2, #0
 8009b3c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8009b40:	f1a5 0608 	subcc.w	r6, r5, #8
 8009b44:	3b0b      	subs	r3, #11
 8009b46:	d012      	beq.n	8009b6e <__b2d+0x86>
 8009b48:	f1c3 0520 	rsb	r5, r3, #32
 8009b4c:	fa22 f105 	lsr.w	r1, r2, r5
 8009b50:	409c      	lsls	r4, r3
 8009b52:	430c      	orrs	r4, r1
 8009b54:	42be      	cmp	r6, r7
 8009b56:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8009b5a:	bf94      	ite	ls
 8009b5c:	2400      	movls	r4, #0
 8009b5e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009b62:	409a      	lsls	r2, r3
 8009b64:	40ec      	lsrs	r4, r5
 8009b66:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009b6a:	4322      	orrs	r2, r4
 8009b6c:	e7e1      	b.n	8009b32 <__b2d+0x4a>
 8009b6e:	ea44 010c 	orr.w	r1, r4, ip
 8009b72:	e7de      	b.n	8009b32 <__b2d+0x4a>
 8009b74:	3ff00000 	.word	0x3ff00000

08009b78 <__d2b>:
 8009b78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b7a:	2101      	movs	r1, #1
 8009b7c:	4617      	mov	r7, r2
 8009b7e:	461c      	mov	r4, r3
 8009b80:	9e08      	ldr	r6, [sp, #32]
 8009b82:	f7ff fc25 	bl	80093d0 <_Balloc>
 8009b86:	4605      	mov	r5, r0
 8009b88:	b930      	cbnz	r0, 8009b98 <__d2b+0x20>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	f240 310f 	movw	r1, #783	; 0x30f
 8009b90:	4b22      	ldr	r3, [pc, #136]	; (8009c1c <__d2b+0xa4>)
 8009b92:	4823      	ldr	r0, [pc, #140]	; (8009c20 <__d2b+0xa8>)
 8009b94:	f001 fb60 	bl	800b258 <__assert_func>
 8009b98:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009b9c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009ba0:	bb24      	cbnz	r4, 8009bec <__d2b+0x74>
 8009ba2:	2f00      	cmp	r7, #0
 8009ba4:	9301      	str	r3, [sp, #4]
 8009ba6:	d026      	beq.n	8009bf6 <__d2b+0x7e>
 8009ba8:	4668      	mov	r0, sp
 8009baa:	9700      	str	r7, [sp, #0]
 8009bac:	f7ff fd22 	bl	80095f4 <__lo0bits>
 8009bb0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009bb4:	b1e8      	cbz	r0, 8009bf2 <__d2b+0x7a>
 8009bb6:	f1c0 0320 	rsb	r3, r0, #32
 8009bba:	fa02 f303 	lsl.w	r3, r2, r3
 8009bbe:	430b      	orrs	r3, r1
 8009bc0:	40c2      	lsrs	r2, r0
 8009bc2:	616b      	str	r3, [r5, #20]
 8009bc4:	9201      	str	r2, [sp, #4]
 8009bc6:	9b01      	ldr	r3, [sp, #4]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	bf14      	ite	ne
 8009bcc:	2102      	movne	r1, #2
 8009bce:	2101      	moveq	r1, #1
 8009bd0:	61ab      	str	r3, [r5, #24]
 8009bd2:	6129      	str	r1, [r5, #16]
 8009bd4:	b1bc      	cbz	r4, 8009c06 <__d2b+0x8e>
 8009bd6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009bda:	4404      	add	r4, r0
 8009bdc:	6034      	str	r4, [r6, #0]
 8009bde:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009be4:	6018      	str	r0, [r3, #0]
 8009be6:	4628      	mov	r0, r5
 8009be8:	b003      	add	sp, #12
 8009bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009bf0:	e7d7      	b.n	8009ba2 <__d2b+0x2a>
 8009bf2:	6169      	str	r1, [r5, #20]
 8009bf4:	e7e7      	b.n	8009bc6 <__d2b+0x4e>
 8009bf6:	a801      	add	r0, sp, #4
 8009bf8:	f7ff fcfc 	bl	80095f4 <__lo0bits>
 8009bfc:	9b01      	ldr	r3, [sp, #4]
 8009bfe:	2101      	movs	r1, #1
 8009c00:	616b      	str	r3, [r5, #20]
 8009c02:	3020      	adds	r0, #32
 8009c04:	e7e5      	b.n	8009bd2 <__d2b+0x5a>
 8009c06:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c0a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009c0e:	6030      	str	r0, [r6, #0]
 8009c10:	6918      	ldr	r0, [r3, #16]
 8009c12:	f7ff fccf 	bl	80095b4 <__hi0bits>
 8009c16:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009c1a:	e7e2      	b.n	8009be2 <__d2b+0x6a>
 8009c1c:	0800d4cf 	.word	0x0800d4cf
 8009c20:	0800d4e0 	.word	0x0800d4e0

08009c24 <__ratio>:
 8009c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c28:	4688      	mov	r8, r1
 8009c2a:	4669      	mov	r1, sp
 8009c2c:	4681      	mov	r9, r0
 8009c2e:	f7ff ff5b 	bl	8009ae8 <__b2d>
 8009c32:	460f      	mov	r7, r1
 8009c34:	4604      	mov	r4, r0
 8009c36:	460d      	mov	r5, r1
 8009c38:	4640      	mov	r0, r8
 8009c3a:	a901      	add	r1, sp, #4
 8009c3c:	f7ff ff54 	bl	8009ae8 <__b2d>
 8009c40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c44:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009c48:	468b      	mov	fp, r1
 8009c4a:	eba3 0c02 	sub.w	ip, r3, r2
 8009c4e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009c52:	1a9b      	subs	r3, r3, r2
 8009c54:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	bfd5      	itete	le
 8009c5c:	460a      	movle	r2, r1
 8009c5e:	462a      	movgt	r2, r5
 8009c60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009c64:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009c68:	bfd8      	it	le
 8009c6a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009c6e:	465b      	mov	r3, fp
 8009c70:	4602      	mov	r2, r0
 8009c72:	4639      	mov	r1, r7
 8009c74:	4620      	mov	r0, r4
 8009c76:	f7f6 fd59 	bl	800072c <__aeabi_ddiv>
 8009c7a:	b003      	add	sp, #12
 8009c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c80 <__copybits>:
 8009c80:	3901      	subs	r1, #1
 8009c82:	b570      	push	{r4, r5, r6, lr}
 8009c84:	1149      	asrs	r1, r1, #5
 8009c86:	6914      	ldr	r4, [r2, #16]
 8009c88:	3101      	adds	r1, #1
 8009c8a:	f102 0314 	add.w	r3, r2, #20
 8009c8e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009c92:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009c96:	1f05      	subs	r5, r0, #4
 8009c98:	42a3      	cmp	r3, r4
 8009c9a:	d30c      	bcc.n	8009cb6 <__copybits+0x36>
 8009c9c:	1aa3      	subs	r3, r4, r2
 8009c9e:	3b11      	subs	r3, #17
 8009ca0:	f023 0303 	bic.w	r3, r3, #3
 8009ca4:	3211      	adds	r2, #17
 8009ca6:	42a2      	cmp	r2, r4
 8009ca8:	bf88      	it	hi
 8009caa:	2300      	movhi	r3, #0
 8009cac:	4418      	add	r0, r3
 8009cae:	2300      	movs	r3, #0
 8009cb0:	4288      	cmp	r0, r1
 8009cb2:	d305      	bcc.n	8009cc0 <__copybits+0x40>
 8009cb4:	bd70      	pop	{r4, r5, r6, pc}
 8009cb6:	f853 6b04 	ldr.w	r6, [r3], #4
 8009cba:	f845 6f04 	str.w	r6, [r5, #4]!
 8009cbe:	e7eb      	b.n	8009c98 <__copybits+0x18>
 8009cc0:	f840 3b04 	str.w	r3, [r0], #4
 8009cc4:	e7f4      	b.n	8009cb0 <__copybits+0x30>

08009cc6 <__any_on>:
 8009cc6:	f100 0214 	add.w	r2, r0, #20
 8009cca:	6900      	ldr	r0, [r0, #16]
 8009ccc:	114b      	asrs	r3, r1, #5
 8009cce:	4298      	cmp	r0, r3
 8009cd0:	b510      	push	{r4, lr}
 8009cd2:	db11      	blt.n	8009cf8 <__any_on+0x32>
 8009cd4:	dd0a      	ble.n	8009cec <__any_on+0x26>
 8009cd6:	f011 011f 	ands.w	r1, r1, #31
 8009cda:	d007      	beq.n	8009cec <__any_on+0x26>
 8009cdc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009ce0:	fa24 f001 	lsr.w	r0, r4, r1
 8009ce4:	fa00 f101 	lsl.w	r1, r0, r1
 8009ce8:	428c      	cmp	r4, r1
 8009cea:	d10b      	bne.n	8009d04 <__any_on+0x3e>
 8009cec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d803      	bhi.n	8009cfc <__any_on+0x36>
 8009cf4:	2000      	movs	r0, #0
 8009cf6:	bd10      	pop	{r4, pc}
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	e7f7      	b.n	8009cec <__any_on+0x26>
 8009cfc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d00:	2900      	cmp	r1, #0
 8009d02:	d0f5      	beq.n	8009cf0 <__any_on+0x2a>
 8009d04:	2001      	movs	r0, #1
 8009d06:	e7f6      	b.n	8009cf6 <__any_on+0x30>

08009d08 <sulp>:
 8009d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d0c:	460f      	mov	r7, r1
 8009d0e:	4690      	mov	r8, r2
 8009d10:	f7ff feca 	bl	8009aa8 <__ulp>
 8009d14:	4604      	mov	r4, r0
 8009d16:	460d      	mov	r5, r1
 8009d18:	f1b8 0f00 	cmp.w	r8, #0
 8009d1c:	d011      	beq.n	8009d42 <sulp+0x3a>
 8009d1e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009d22:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	dd0b      	ble.n	8009d42 <sulp+0x3a>
 8009d2a:	2400      	movs	r4, #0
 8009d2c:	051b      	lsls	r3, r3, #20
 8009d2e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009d32:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009d36:	4622      	mov	r2, r4
 8009d38:	462b      	mov	r3, r5
 8009d3a:	f7f6 fbcd 	bl	80004d8 <__aeabi_dmul>
 8009d3e:	4604      	mov	r4, r0
 8009d40:	460d      	mov	r5, r1
 8009d42:	4620      	mov	r0, r4
 8009d44:	4629      	mov	r1, r5
 8009d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d4a:	0000      	movs	r0, r0
 8009d4c:	0000      	movs	r0, r0
	...

08009d50 <_strtod_l>:
 8009d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d54:	b09f      	sub	sp, #124	; 0x7c
 8009d56:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d58:	2200      	movs	r2, #0
 8009d5a:	4604      	mov	r4, r0
 8009d5c:	921a      	str	r2, [sp, #104]	; 0x68
 8009d5e:	460d      	mov	r5, r1
 8009d60:	f04f 0800 	mov.w	r8, #0
 8009d64:	f04f 0900 	mov.w	r9, #0
 8009d68:	460a      	mov	r2, r1
 8009d6a:	9219      	str	r2, [sp, #100]	; 0x64
 8009d6c:	7811      	ldrb	r1, [r2, #0]
 8009d6e:	292b      	cmp	r1, #43	; 0x2b
 8009d70:	d04a      	beq.n	8009e08 <_strtod_l+0xb8>
 8009d72:	d838      	bhi.n	8009de6 <_strtod_l+0x96>
 8009d74:	290d      	cmp	r1, #13
 8009d76:	d832      	bhi.n	8009dde <_strtod_l+0x8e>
 8009d78:	2908      	cmp	r1, #8
 8009d7a:	d832      	bhi.n	8009de2 <_strtod_l+0x92>
 8009d7c:	2900      	cmp	r1, #0
 8009d7e:	d03b      	beq.n	8009df8 <_strtod_l+0xa8>
 8009d80:	2200      	movs	r2, #0
 8009d82:	920e      	str	r2, [sp, #56]	; 0x38
 8009d84:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8009d86:	7832      	ldrb	r2, [r6, #0]
 8009d88:	2a30      	cmp	r2, #48	; 0x30
 8009d8a:	f040 80b2 	bne.w	8009ef2 <_strtod_l+0x1a2>
 8009d8e:	7872      	ldrb	r2, [r6, #1]
 8009d90:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009d94:	2a58      	cmp	r2, #88	; 0x58
 8009d96:	d16e      	bne.n	8009e76 <_strtod_l+0x126>
 8009d98:	9302      	str	r3, [sp, #8]
 8009d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	9301      	str	r3, [sp, #4]
 8009da0:	ab1a      	add	r3, sp, #104	; 0x68
 8009da2:	9300      	str	r3, [sp, #0]
 8009da4:	4a8c      	ldr	r2, [pc, #560]	; (8009fd8 <_strtod_l+0x288>)
 8009da6:	ab1b      	add	r3, sp, #108	; 0x6c
 8009da8:	a919      	add	r1, sp, #100	; 0x64
 8009daa:	f001 faef 	bl	800b38c <__gethex>
 8009dae:	f010 070f 	ands.w	r7, r0, #15
 8009db2:	4605      	mov	r5, r0
 8009db4:	d005      	beq.n	8009dc2 <_strtod_l+0x72>
 8009db6:	2f06      	cmp	r7, #6
 8009db8:	d128      	bne.n	8009e0c <_strtod_l+0xbc>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	3601      	adds	r6, #1
 8009dbe:	9619      	str	r6, [sp, #100]	; 0x64
 8009dc0:	930e      	str	r3, [sp, #56]	; 0x38
 8009dc2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f040 85a0 	bne.w	800a90a <_strtod_l+0xbba>
 8009dca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dcc:	b1cb      	cbz	r3, 8009e02 <_strtod_l+0xb2>
 8009dce:	4642      	mov	r2, r8
 8009dd0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	b01f      	add	sp, #124	; 0x7c
 8009dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dde:	2920      	cmp	r1, #32
 8009de0:	d1ce      	bne.n	8009d80 <_strtod_l+0x30>
 8009de2:	3201      	adds	r2, #1
 8009de4:	e7c1      	b.n	8009d6a <_strtod_l+0x1a>
 8009de6:	292d      	cmp	r1, #45	; 0x2d
 8009de8:	d1ca      	bne.n	8009d80 <_strtod_l+0x30>
 8009dea:	2101      	movs	r1, #1
 8009dec:	910e      	str	r1, [sp, #56]	; 0x38
 8009dee:	1c51      	adds	r1, r2, #1
 8009df0:	9119      	str	r1, [sp, #100]	; 0x64
 8009df2:	7852      	ldrb	r2, [r2, #1]
 8009df4:	2a00      	cmp	r2, #0
 8009df6:	d1c5      	bne.n	8009d84 <_strtod_l+0x34>
 8009df8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dfa:	9519      	str	r5, [sp, #100]	; 0x64
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	f040 8582 	bne.w	800a906 <_strtod_l+0xbb6>
 8009e02:	4642      	mov	r2, r8
 8009e04:	464b      	mov	r3, r9
 8009e06:	e7e5      	b.n	8009dd4 <_strtod_l+0x84>
 8009e08:	2100      	movs	r1, #0
 8009e0a:	e7ef      	b.n	8009dec <_strtod_l+0x9c>
 8009e0c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009e0e:	b13a      	cbz	r2, 8009e20 <_strtod_l+0xd0>
 8009e10:	2135      	movs	r1, #53	; 0x35
 8009e12:	a81c      	add	r0, sp, #112	; 0x70
 8009e14:	f7ff ff34 	bl	8009c80 <__copybits>
 8009e18:	4620      	mov	r0, r4
 8009e1a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009e1c:	f7ff fb18 	bl	8009450 <_Bfree>
 8009e20:	3f01      	subs	r7, #1
 8009e22:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009e24:	2f04      	cmp	r7, #4
 8009e26:	d806      	bhi.n	8009e36 <_strtod_l+0xe6>
 8009e28:	e8df f007 	tbb	[pc, r7]
 8009e2c:	201d0314 	.word	0x201d0314
 8009e30:	14          	.byte	0x14
 8009e31:	00          	.byte	0x00
 8009e32:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8009e36:	05e9      	lsls	r1, r5, #23
 8009e38:	bf48      	it	mi
 8009e3a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8009e3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e42:	0d1b      	lsrs	r3, r3, #20
 8009e44:	051b      	lsls	r3, r3, #20
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d1bb      	bne.n	8009dc2 <_strtod_l+0x72>
 8009e4a:	f7fe fb07 	bl	800845c <__errno>
 8009e4e:	2322      	movs	r3, #34	; 0x22
 8009e50:	6003      	str	r3, [r0, #0]
 8009e52:	e7b6      	b.n	8009dc2 <_strtod_l+0x72>
 8009e54:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009e58:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8009e5c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009e60:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009e64:	e7e7      	b.n	8009e36 <_strtod_l+0xe6>
 8009e66:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8009fdc <_strtod_l+0x28c>
 8009e6a:	e7e4      	b.n	8009e36 <_strtod_l+0xe6>
 8009e6c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009e70:	f04f 38ff 	mov.w	r8, #4294967295
 8009e74:	e7df      	b.n	8009e36 <_strtod_l+0xe6>
 8009e76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e78:	1c5a      	adds	r2, r3, #1
 8009e7a:	9219      	str	r2, [sp, #100]	; 0x64
 8009e7c:	785b      	ldrb	r3, [r3, #1]
 8009e7e:	2b30      	cmp	r3, #48	; 0x30
 8009e80:	d0f9      	beq.n	8009e76 <_strtod_l+0x126>
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d09d      	beq.n	8009dc2 <_strtod_l+0x72>
 8009e86:	2301      	movs	r3, #1
 8009e88:	f04f 0a00 	mov.w	sl, #0
 8009e8c:	220a      	movs	r2, #10
 8009e8e:	46d3      	mov	fp, sl
 8009e90:	9305      	str	r3, [sp, #20]
 8009e92:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e94:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8009e98:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e9a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009e9c:	7806      	ldrb	r6, [r0, #0]
 8009e9e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009ea2:	b2d9      	uxtb	r1, r3
 8009ea4:	2909      	cmp	r1, #9
 8009ea6:	d926      	bls.n	8009ef6 <_strtod_l+0x1a6>
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	494d      	ldr	r1, [pc, #308]	; (8009fe0 <_strtod_l+0x290>)
 8009eac:	f001 f989 	bl	800b1c2 <strncmp>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d030      	beq.n	8009f16 <_strtod_l+0x1c6>
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	4632      	mov	r2, r6
 8009eb8:	4603      	mov	r3, r0
 8009eba:	465e      	mov	r6, fp
 8009ebc:	9008      	str	r0, [sp, #32]
 8009ebe:	2a65      	cmp	r2, #101	; 0x65
 8009ec0:	d001      	beq.n	8009ec6 <_strtod_l+0x176>
 8009ec2:	2a45      	cmp	r2, #69	; 0x45
 8009ec4:	d113      	bne.n	8009eee <_strtod_l+0x19e>
 8009ec6:	b91e      	cbnz	r6, 8009ed0 <_strtod_l+0x180>
 8009ec8:	9a05      	ldr	r2, [sp, #20]
 8009eca:	4302      	orrs	r2, r0
 8009ecc:	d094      	beq.n	8009df8 <_strtod_l+0xa8>
 8009ece:	2600      	movs	r6, #0
 8009ed0:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8009ed2:	1c6a      	adds	r2, r5, #1
 8009ed4:	9219      	str	r2, [sp, #100]	; 0x64
 8009ed6:	786a      	ldrb	r2, [r5, #1]
 8009ed8:	2a2b      	cmp	r2, #43	; 0x2b
 8009eda:	d074      	beq.n	8009fc6 <_strtod_l+0x276>
 8009edc:	2a2d      	cmp	r2, #45	; 0x2d
 8009ede:	d078      	beq.n	8009fd2 <_strtod_l+0x282>
 8009ee0:	f04f 0c00 	mov.w	ip, #0
 8009ee4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009ee8:	2909      	cmp	r1, #9
 8009eea:	d97f      	bls.n	8009fec <_strtod_l+0x29c>
 8009eec:	9519      	str	r5, [sp, #100]	; 0x64
 8009eee:	2700      	movs	r7, #0
 8009ef0:	e09e      	b.n	800a030 <_strtod_l+0x2e0>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	e7c8      	b.n	8009e88 <_strtod_l+0x138>
 8009ef6:	f1bb 0f08 	cmp.w	fp, #8
 8009efa:	bfd8      	it	le
 8009efc:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8009efe:	f100 0001 	add.w	r0, r0, #1
 8009f02:	bfd6      	itet	le
 8009f04:	fb02 3301 	mlale	r3, r2, r1, r3
 8009f08:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8009f0c:	930a      	strle	r3, [sp, #40]	; 0x28
 8009f0e:	f10b 0b01 	add.w	fp, fp, #1
 8009f12:	9019      	str	r0, [sp, #100]	; 0x64
 8009f14:	e7c1      	b.n	8009e9a <_strtod_l+0x14a>
 8009f16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009f18:	1c5a      	adds	r2, r3, #1
 8009f1a:	9219      	str	r2, [sp, #100]	; 0x64
 8009f1c:	785a      	ldrb	r2, [r3, #1]
 8009f1e:	f1bb 0f00 	cmp.w	fp, #0
 8009f22:	d037      	beq.n	8009f94 <_strtod_l+0x244>
 8009f24:	465e      	mov	r6, fp
 8009f26:	9008      	str	r0, [sp, #32]
 8009f28:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009f2c:	2b09      	cmp	r3, #9
 8009f2e:	d912      	bls.n	8009f56 <_strtod_l+0x206>
 8009f30:	2301      	movs	r3, #1
 8009f32:	e7c4      	b.n	8009ebe <_strtod_l+0x16e>
 8009f34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009f36:	3001      	adds	r0, #1
 8009f38:	1c5a      	adds	r2, r3, #1
 8009f3a:	9219      	str	r2, [sp, #100]	; 0x64
 8009f3c:	785a      	ldrb	r2, [r3, #1]
 8009f3e:	2a30      	cmp	r2, #48	; 0x30
 8009f40:	d0f8      	beq.n	8009f34 <_strtod_l+0x1e4>
 8009f42:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009f46:	2b08      	cmp	r3, #8
 8009f48:	f200 84e4 	bhi.w	800a914 <_strtod_l+0xbc4>
 8009f4c:	9008      	str	r0, [sp, #32]
 8009f4e:	2000      	movs	r0, #0
 8009f50:	4606      	mov	r6, r0
 8009f52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009f54:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f56:	3a30      	subs	r2, #48	; 0x30
 8009f58:	f100 0301 	add.w	r3, r0, #1
 8009f5c:	d014      	beq.n	8009f88 <_strtod_l+0x238>
 8009f5e:	9908      	ldr	r1, [sp, #32]
 8009f60:	eb00 0c06 	add.w	ip, r0, r6
 8009f64:	4419      	add	r1, r3
 8009f66:	9108      	str	r1, [sp, #32]
 8009f68:	4633      	mov	r3, r6
 8009f6a:	210a      	movs	r1, #10
 8009f6c:	4563      	cmp	r3, ip
 8009f6e:	d113      	bne.n	8009f98 <_strtod_l+0x248>
 8009f70:	1833      	adds	r3, r6, r0
 8009f72:	2b08      	cmp	r3, #8
 8009f74:	f106 0601 	add.w	r6, r6, #1
 8009f78:	4406      	add	r6, r0
 8009f7a:	dc1a      	bgt.n	8009fb2 <_strtod_l+0x262>
 8009f7c:	230a      	movs	r3, #10
 8009f7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009f80:	fb03 2301 	mla	r3, r3, r1, r2
 8009f84:	930a      	str	r3, [sp, #40]	; 0x28
 8009f86:	2300      	movs	r3, #0
 8009f88:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	1c51      	adds	r1, r2, #1
 8009f8e:	9119      	str	r1, [sp, #100]	; 0x64
 8009f90:	7852      	ldrb	r2, [r2, #1]
 8009f92:	e7c9      	b.n	8009f28 <_strtod_l+0x1d8>
 8009f94:	4658      	mov	r0, fp
 8009f96:	e7d2      	b.n	8009f3e <_strtod_l+0x1ee>
 8009f98:	2b08      	cmp	r3, #8
 8009f9a:	f103 0301 	add.w	r3, r3, #1
 8009f9e:	dc03      	bgt.n	8009fa8 <_strtod_l+0x258>
 8009fa0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009fa2:	434f      	muls	r7, r1
 8009fa4:	970a      	str	r7, [sp, #40]	; 0x28
 8009fa6:	e7e1      	b.n	8009f6c <_strtod_l+0x21c>
 8009fa8:	2b10      	cmp	r3, #16
 8009faa:	bfd8      	it	le
 8009fac:	fb01 fa0a 	mulle.w	sl, r1, sl
 8009fb0:	e7dc      	b.n	8009f6c <_strtod_l+0x21c>
 8009fb2:	2e10      	cmp	r6, #16
 8009fb4:	bfdc      	itt	le
 8009fb6:	230a      	movle	r3, #10
 8009fb8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8009fbc:	e7e3      	b.n	8009f86 <_strtod_l+0x236>
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	9308      	str	r3, [sp, #32]
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e780      	b.n	8009ec8 <_strtod_l+0x178>
 8009fc6:	f04f 0c00 	mov.w	ip, #0
 8009fca:	1caa      	adds	r2, r5, #2
 8009fcc:	9219      	str	r2, [sp, #100]	; 0x64
 8009fce:	78aa      	ldrb	r2, [r5, #2]
 8009fd0:	e788      	b.n	8009ee4 <_strtod_l+0x194>
 8009fd2:	f04f 0c01 	mov.w	ip, #1
 8009fd6:	e7f8      	b.n	8009fca <_strtod_l+0x27a>
 8009fd8:	0800d640 	.word	0x0800d640
 8009fdc:	7ff00000 	.word	0x7ff00000
 8009fe0:	0800d63c 	.word	0x0800d63c
 8009fe4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009fe6:	1c51      	adds	r1, r2, #1
 8009fe8:	9119      	str	r1, [sp, #100]	; 0x64
 8009fea:	7852      	ldrb	r2, [r2, #1]
 8009fec:	2a30      	cmp	r2, #48	; 0x30
 8009fee:	d0f9      	beq.n	8009fe4 <_strtod_l+0x294>
 8009ff0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009ff4:	2908      	cmp	r1, #8
 8009ff6:	f63f af7a 	bhi.w	8009eee <_strtod_l+0x19e>
 8009ffa:	3a30      	subs	r2, #48	; 0x30
 8009ffc:	9209      	str	r2, [sp, #36]	; 0x24
 8009ffe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a000:	920c      	str	r2, [sp, #48]	; 0x30
 800a002:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a004:	1c57      	adds	r7, r2, #1
 800a006:	9719      	str	r7, [sp, #100]	; 0x64
 800a008:	7852      	ldrb	r2, [r2, #1]
 800a00a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a00e:	f1be 0f09 	cmp.w	lr, #9
 800a012:	d938      	bls.n	800a086 <_strtod_l+0x336>
 800a014:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a016:	1a7f      	subs	r7, r7, r1
 800a018:	2f08      	cmp	r7, #8
 800a01a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a01e:	dc03      	bgt.n	800a028 <_strtod_l+0x2d8>
 800a020:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a022:	428f      	cmp	r7, r1
 800a024:	bfa8      	it	ge
 800a026:	460f      	movge	r7, r1
 800a028:	f1bc 0f00 	cmp.w	ip, #0
 800a02c:	d000      	beq.n	800a030 <_strtod_l+0x2e0>
 800a02e:	427f      	negs	r7, r7
 800a030:	2e00      	cmp	r6, #0
 800a032:	d14f      	bne.n	800a0d4 <_strtod_l+0x384>
 800a034:	9905      	ldr	r1, [sp, #20]
 800a036:	4301      	orrs	r1, r0
 800a038:	f47f aec3 	bne.w	8009dc2 <_strtod_l+0x72>
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	f47f aedb 	bne.w	8009df8 <_strtod_l+0xa8>
 800a042:	2a69      	cmp	r2, #105	; 0x69
 800a044:	d029      	beq.n	800a09a <_strtod_l+0x34a>
 800a046:	dc26      	bgt.n	800a096 <_strtod_l+0x346>
 800a048:	2a49      	cmp	r2, #73	; 0x49
 800a04a:	d026      	beq.n	800a09a <_strtod_l+0x34a>
 800a04c:	2a4e      	cmp	r2, #78	; 0x4e
 800a04e:	f47f aed3 	bne.w	8009df8 <_strtod_l+0xa8>
 800a052:	499a      	ldr	r1, [pc, #616]	; (800a2bc <_strtod_l+0x56c>)
 800a054:	a819      	add	r0, sp, #100	; 0x64
 800a056:	f001 fbdb 	bl	800b810 <__match>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	f43f aecc 	beq.w	8009df8 <_strtod_l+0xa8>
 800a060:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	2b28      	cmp	r3, #40	; 0x28
 800a066:	d12f      	bne.n	800a0c8 <_strtod_l+0x378>
 800a068:	4995      	ldr	r1, [pc, #596]	; (800a2c0 <_strtod_l+0x570>)
 800a06a:	aa1c      	add	r2, sp, #112	; 0x70
 800a06c:	a819      	add	r0, sp, #100	; 0x64
 800a06e:	f001 fbe3 	bl	800b838 <__hexnan>
 800a072:	2805      	cmp	r0, #5
 800a074:	d128      	bne.n	800a0c8 <_strtod_l+0x378>
 800a076:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a078:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a07c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a080:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a084:	e69d      	b.n	8009dc2 <_strtod_l+0x72>
 800a086:	210a      	movs	r1, #10
 800a088:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a08a:	fb01 2107 	mla	r1, r1, r7, r2
 800a08e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a092:	9209      	str	r2, [sp, #36]	; 0x24
 800a094:	e7b5      	b.n	800a002 <_strtod_l+0x2b2>
 800a096:	2a6e      	cmp	r2, #110	; 0x6e
 800a098:	e7d9      	b.n	800a04e <_strtod_l+0x2fe>
 800a09a:	498a      	ldr	r1, [pc, #552]	; (800a2c4 <_strtod_l+0x574>)
 800a09c:	a819      	add	r0, sp, #100	; 0x64
 800a09e:	f001 fbb7 	bl	800b810 <__match>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	f43f aea8 	beq.w	8009df8 <_strtod_l+0xa8>
 800a0a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0aa:	4987      	ldr	r1, [pc, #540]	; (800a2c8 <_strtod_l+0x578>)
 800a0ac:	3b01      	subs	r3, #1
 800a0ae:	a819      	add	r0, sp, #100	; 0x64
 800a0b0:	9319      	str	r3, [sp, #100]	; 0x64
 800a0b2:	f001 fbad 	bl	800b810 <__match>
 800a0b6:	b910      	cbnz	r0, 800a0be <_strtod_l+0x36e>
 800a0b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	9319      	str	r3, [sp, #100]	; 0x64
 800a0be:	f04f 0800 	mov.w	r8, #0
 800a0c2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800a2cc <_strtod_l+0x57c>
 800a0c6:	e67c      	b.n	8009dc2 <_strtod_l+0x72>
 800a0c8:	4881      	ldr	r0, [pc, #516]	; (800a2d0 <_strtod_l+0x580>)
 800a0ca:	f001 f8bf 	bl	800b24c <nan>
 800a0ce:	4680      	mov	r8, r0
 800a0d0:	4689      	mov	r9, r1
 800a0d2:	e676      	b.n	8009dc2 <_strtod_l+0x72>
 800a0d4:	9b08      	ldr	r3, [sp, #32]
 800a0d6:	f1bb 0f00 	cmp.w	fp, #0
 800a0da:	bf08      	it	eq
 800a0dc:	46b3      	moveq	fp, r6
 800a0de:	1afb      	subs	r3, r7, r3
 800a0e0:	2e10      	cmp	r6, #16
 800a0e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a0e4:	4635      	mov	r5, r6
 800a0e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a0e8:	bfa8      	it	ge
 800a0ea:	2510      	movge	r5, #16
 800a0ec:	f7f6 f97a 	bl	80003e4 <__aeabi_ui2d>
 800a0f0:	2e09      	cmp	r6, #9
 800a0f2:	4680      	mov	r8, r0
 800a0f4:	4689      	mov	r9, r1
 800a0f6:	dd13      	ble.n	800a120 <_strtod_l+0x3d0>
 800a0f8:	4b76      	ldr	r3, [pc, #472]	; (800a2d4 <_strtod_l+0x584>)
 800a0fa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a0fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a102:	f7f6 f9e9 	bl	80004d8 <__aeabi_dmul>
 800a106:	4680      	mov	r8, r0
 800a108:	4650      	mov	r0, sl
 800a10a:	4689      	mov	r9, r1
 800a10c:	f7f6 f96a 	bl	80003e4 <__aeabi_ui2d>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	4640      	mov	r0, r8
 800a116:	4649      	mov	r1, r9
 800a118:	f7f6 f828 	bl	800016c <__adddf3>
 800a11c:	4680      	mov	r8, r0
 800a11e:	4689      	mov	r9, r1
 800a120:	2e0f      	cmp	r6, #15
 800a122:	dc36      	bgt.n	800a192 <_strtod_l+0x442>
 800a124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a126:	2b00      	cmp	r3, #0
 800a128:	f43f ae4b 	beq.w	8009dc2 <_strtod_l+0x72>
 800a12c:	dd22      	ble.n	800a174 <_strtod_l+0x424>
 800a12e:	2b16      	cmp	r3, #22
 800a130:	dc09      	bgt.n	800a146 <_strtod_l+0x3f6>
 800a132:	4968      	ldr	r1, [pc, #416]	; (800a2d4 <_strtod_l+0x584>)
 800a134:	4642      	mov	r2, r8
 800a136:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a13a:	464b      	mov	r3, r9
 800a13c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a140:	f7f6 f9ca 	bl	80004d8 <__aeabi_dmul>
 800a144:	e7c3      	b.n	800a0ce <_strtod_l+0x37e>
 800a146:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a148:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a14c:	4293      	cmp	r3, r2
 800a14e:	db20      	blt.n	800a192 <_strtod_l+0x442>
 800a150:	4c60      	ldr	r4, [pc, #384]	; (800a2d4 <_strtod_l+0x584>)
 800a152:	f1c6 060f 	rsb	r6, r6, #15
 800a156:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a15a:	4642      	mov	r2, r8
 800a15c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a160:	464b      	mov	r3, r9
 800a162:	f7f6 f9b9 	bl	80004d8 <__aeabi_dmul>
 800a166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a168:	1b9e      	subs	r6, r3, r6
 800a16a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a16e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a172:	e7e5      	b.n	800a140 <_strtod_l+0x3f0>
 800a174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a176:	3316      	adds	r3, #22
 800a178:	db0b      	blt.n	800a192 <_strtod_l+0x442>
 800a17a:	9b08      	ldr	r3, [sp, #32]
 800a17c:	4640      	mov	r0, r8
 800a17e:	1bdf      	subs	r7, r3, r7
 800a180:	4b54      	ldr	r3, [pc, #336]	; (800a2d4 <_strtod_l+0x584>)
 800a182:	4649      	mov	r1, r9
 800a184:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a18c:	f7f6 face 	bl	800072c <__aeabi_ddiv>
 800a190:	e79d      	b.n	800a0ce <_strtod_l+0x37e>
 800a192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a194:	1b75      	subs	r5, r6, r5
 800a196:	441d      	add	r5, r3
 800a198:	2d00      	cmp	r5, #0
 800a19a:	dd70      	ble.n	800a27e <_strtod_l+0x52e>
 800a19c:	f015 030f 	ands.w	r3, r5, #15
 800a1a0:	d00a      	beq.n	800a1b8 <_strtod_l+0x468>
 800a1a2:	494c      	ldr	r1, [pc, #304]	; (800a2d4 <_strtod_l+0x584>)
 800a1a4:	4642      	mov	r2, r8
 800a1a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a1aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1ae:	464b      	mov	r3, r9
 800a1b0:	f7f6 f992 	bl	80004d8 <__aeabi_dmul>
 800a1b4:	4680      	mov	r8, r0
 800a1b6:	4689      	mov	r9, r1
 800a1b8:	f035 050f 	bics.w	r5, r5, #15
 800a1bc:	d04d      	beq.n	800a25a <_strtod_l+0x50a>
 800a1be:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a1c2:	dd22      	ble.n	800a20a <_strtod_l+0x4ba>
 800a1c4:	2600      	movs	r6, #0
 800a1c6:	46b3      	mov	fp, r6
 800a1c8:	960b      	str	r6, [sp, #44]	; 0x2c
 800a1ca:	9608      	str	r6, [sp, #32]
 800a1cc:	2322      	movs	r3, #34	; 0x22
 800a1ce:	f04f 0800 	mov.w	r8, #0
 800a1d2:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800a2cc <_strtod_l+0x57c>
 800a1d6:	6023      	str	r3, [r4, #0]
 800a1d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	f43f adf1 	beq.w	8009dc2 <_strtod_l+0x72>
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a1e4:	f7ff f934 	bl	8009450 <_Bfree>
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	9908      	ldr	r1, [sp, #32]
 800a1ec:	f7ff f930 	bl	8009450 <_Bfree>
 800a1f0:	4659      	mov	r1, fp
 800a1f2:	4620      	mov	r0, r4
 800a1f4:	f7ff f92c 	bl	8009450 <_Bfree>
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1fc:	f7ff f928 	bl	8009450 <_Bfree>
 800a200:	4631      	mov	r1, r6
 800a202:	4620      	mov	r0, r4
 800a204:	f7ff f924 	bl	8009450 <_Bfree>
 800a208:	e5db      	b.n	8009dc2 <_strtod_l+0x72>
 800a20a:	4b33      	ldr	r3, [pc, #204]	; (800a2d8 <_strtod_l+0x588>)
 800a20c:	4640      	mov	r0, r8
 800a20e:	9305      	str	r3, [sp, #20]
 800a210:	2300      	movs	r3, #0
 800a212:	4649      	mov	r1, r9
 800a214:	469a      	mov	sl, r3
 800a216:	112d      	asrs	r5, r5, #4
 800a218:	2d01      	cmp	r5, #1
 800a21a:	dc21      	bgt.n	800a260 <_strtod_l+0x510>
 800a21c:	b10b      	cbz	r3, 800a222 <_strtod_l+0x4d2>
 800a21e:	4680      	mov	r8, r0
 800a220:	4689      	mov	r9, r1
 800a222:	492d      	ldr	r1, [pc, #180]	; (800a2d8 <_strtod_l+0x588>)
 800a224:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a228:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a22c:	4642      	mov	r2, r8
 800a22e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a232:	464b      	mov	r3, r9
 800a234:	f7f6 f950 	bl	80004d8 <__aeabi_dmul>
 800a238:	4b24      	ldr	r3, [pc, #144]	; (800a2cc <_strtod_l+0x57c>)
 800a23a:	460a      	mov	r2, r1
 800a23c:	400b      	ands	r3, r1
 800a23e:	4927      	ldr	r1, [pc, #156]	; (800a2dc <_strtod_l+0x58c>)
 800a240:	4680      	mov	r8, r0
 800a242:	428b      	cmp	r3, r1
 800a244:	d8be      	bhi.n	800a1c4 <_strtod_l+0x474>
 800a246:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a24a:	428b      	cmp	r3, r1
 800a24c:	bf86      	itte	hi
 800a24e:	f04f 38ff 	movhi.w	r8, #4294967295
 800a252:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800a2e0 <_strtod_l+0x590>
 800a256:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a25a:	2300      	movs	r3, #0
 800a25c:	9305      	str	r3, [sp, #20]
 800a25e:	e07b      	b.n	800a358 <_strtod_l+0x608>
 800a260:	07ea      	lsls	r2, r5, #31
 800a262:	d505      	bpl.n	800a270 <_strtod_l+0x520>
 800a264:	9b05      	ldr	r3, [sp, #20]
 800a266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26a:	f7f6 f935 	bl	80004d8 <__aeabi_dmul>
 800a26e:	2301      	movs	r3, #1
 800a270:	9a05      	ldr	r2, [sp, #20]
 800a272:	f10a 0a01 	add.w	sl, sl, #1
 800a276:	3208      	adds	r2, #8
 800a278:	106d      	asrs	r5, r5, #1
 800a27a:	9205      	str	r2, [sp, #20]
 800a27c:	e7cc      	b.n	800a218 <_strtod_l+0x4c8>
 800a27e:	d0ec      	beq.n	800a25a <_strtod_l+0x50a>
 800a280:	426d      	negs	r5, r5
 800a282:	f015 020f 	ands.w	r2, r5, #15
 800a286:	d00a      	beq.n	800a29e <_strtod_l+0x54e>
 800a288:	4b12      	ldr	r3, [pc, #72]	; (800a2d4 <_strtod_l+0x584>)
 800a28a:	4640      	mov	r0, r8
 800a28c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a290:	4649      	mov	r1, r9
 800a292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a296:	f7f6 fa49 	bl	800072c <__aeabi_ddiv>
 800a29a:	4680      	mov	r8, r0
 800a29c:	4689      	mov	r9, r1
 800a29e:	112d      	asrs	r5, r5, #4
 800a2a0:	d0db      	beq.n	800a25a <_strtod_l+0x50a>
 800a2a2:	2d1f      	cmp	r5, #31
 800a2a4:	dd1e      	ble.n	800a2e4 <_strtod_l+0x594>
 800a2a6:	2600      	movs	r6, #0
 800a2a8:	46b3      	mov	fp, r6
 800a2aa:	960b      	str	r6, [sp, #44]	; 0x2c
 800a2ac:	9608      	str	r6, [sp, #32]
 800a2ae:	2322      	movs	r3, #34	; 0x22
 800a2b0:	f04f 0800 	mov.w	r8, #0
 800a2b4:	f04f 0900 	mov.w	r9, #0
 800a2b8:	6023      	str	r3, [r4, #0]
 800a2ba:	e78d      	b.n	800a1d8 <_strtod_l+0x488>
 800a2bc:	0800d427 	.word	0x0800d427
 800a2c0:	0800d654 	.word	0x0800d654
 800a2c4:	0800d41f 	.word	0x0800d41f
 800a2c8:	0800d456 	.word	0x0800d456
 800a2cc:	7ff00000 	.word	0x7ff00000
 800a2d0:	0800d7e5 	.word	0x0800d7e5
 800a2d4:	0800d568 	.word	0x0800d568
 800a2d8:	0800d540 	.word	0x0800d540
 800a2dc:	7ca00000 	.word	0x7ca00000
 800a2e0:	7fefffff 	.word	0x7fefffff
 800a2e4:	f015 0310 	ands.w	r3, r5, #16
 800a2e8:	bf18      	it	ne
 800a2ea:	236a      	movne	r3, #106	; 0x6a
 800a2ec:	4640      	mov	r0, r8
 800a2ee:	9305      	str	r3, [sp, #20]
 800a2f0:	4649      	mov	r1, r9
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800a5c0 <_strtod_l+0x870>
 800a2f8:	07ea      	lsls	r2, r5, #31
 800a2fa:	d504      	bpl.n	800a306 <_strtod_l+0x5b6>
 800a2fc:	e9da 2300 	ldrd	r2, r3, [sl]
 800a300:	f7f6 f8ea 	bl	80004d8 <__aeabi_dmul>
 800a304:	2301      	movs	r3, #1
 800a306:	106d      	asrs	r5, r5, #1
 800a308:	f10a 0a08 	add.w	sl, sl, #8
 800a30c:	d1f4      	bne.n	800a2f8 <_strtod_l+0x5a8>
 800a30e:	b10b      	cbz	r3, 800a314 <_strtod_l+0x5c4>
 800a310:	4680      	mov	r8, r0
 800a312:	4689      	mov	r9, r1
 800a314:	9b05      	ldr	r3, [sp, #20]
 800a316:	b1bb      	cbz	r3, 800a348 <_strtod_l+0x5f8>
 800a318:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a31c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a320:	2b00      	cmp	r3, #0
 800a322:	4649      	mov	r1, r9
 800a324:	dd10      	ble.n	800a348 <_strtod_l+0x5f8>
 800a326:	2b1f      	cmp	r3, #31
 800a328:	f340 8128 	ble.w	800a57c <_strtod_l+0x82c>
 800a32c:	2b34      	cmp	r3, #52	; 0x34
 800a32e:	bfd8      	it	le
 800a330:	f04f 33ff 	movle.w	r3, #4294967295
 800a334:	f04f 0800 	mov.w	r8, #0
 800a338:	bfcf      	iteee	gt
 800a33a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a33e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a342:	4093      	lslle	r3, r2
 800a344:	ea03 0901 	andle.w	r9, r3, r1
 800a348:	2200      	movs	r2, #0
 800a34a:	2300      	movs	r3, #0
 800a34c:	4640      	mov	r0, r8
 800a34e:	4649      	mov	r1, r9
 800a350:	f7f6 fb2a 	bl	80009a8 <__aeabi_dcmpeq>
 800a354:	2800      	cmp	r0, #0
 800a356:	d1a6      	bne.n	800a2a6 <_strtod_l+0x556>
 800a358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a35a:	465a      	mov	r2, fp
 800a35c:	9300      	str	r3, [sp, #0]
 800a35e:	4620      	mov	r0, r4
 800a360:	4633      	mov	r3, r6
 800a362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a364:	f7ff f8dc 	bl	8009520 <__s2b>
 800a368:	900b      	str	r0, [sp, #44]	; 0x2c
 800a36a:	2800      	cmp	r0, #0
 800a36c:	f43f af2a 	beq.w	800a1c4 <_strtod_l+0x474>
 800a370:	2600      	movs	r6, #0
 800a372:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a374:	9b08      	ldr	r3, [sp, #32]
 800a376:	2a00      	cmp	r2, #0
 800a378:	eba3 0307 	sub.w	r3, r3, r7
 800a37c:	bfa8      	it	ge
 800a37e:	2300      	movge	r3, #0
 800a380:	46b3      	mov	fp, r6
 800a382:	9312      	str	r3, [sp, #72]	; 0x48
 800a384:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a388:	9316      	str	r3, [sp, #88]	; 0x58
 800a38a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a38c:	4620      	mov	r0, r4
 800a38e:	6859      	ldr	r1, [r3, #4]
 800a390:	f7ff f81e 	bl	80093d0 <_Balloc>
 800a394:	9008      	str	r0, [sp, #32]
 800a396:	2800      	cmp	r0, #0
 800a398:	f43f af18 	beq.w	800a1cc <_strtod_l+0x47c>
 800a39c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a39e:	300c      	adds	r0, #12
 800a3a0:	691a      	ldr	r2, [r3, #16]
 800a3a2:	f103 010c 	add.w	r1, r3, #12
 800a3a6:	3202      	adds	r2, #2
 800a3a8:	0092      	lsls	r2, r2, #2
 800a3aa:	f7fe f892 	bl	80084d2 <memcpy>
 800a3ae:	ab1c      	add	r3, sp, #112	; 0x70
 800a3b0:	9301      	str	r3, [sp, #4]
 800a3b2:	ab1b      	add	r3, sp, #108	; 0x6c
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	4642      	mov	r2, r8
 800a3b8:	464b      	mov	r3, r9
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800a3c0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800a3c4:	f7ff fbd8 	bl	8009b78 <__d2b>
 800a3c8:	901a      	str	r0, [sp, #104]	; 0x68
 800a3ca:	2800      	cmp	r0, #0
 800a3cc:	f43f aefe 	beq.w	800a1cc <_strtod_l+0x47c>
 800a3d0:	2101      	movs	r1, #1
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	f7ff f93c 	bl	8009650 <__i2b>
 800a3d8:	4683      	mov	fp, r0
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	f43f aef6 	beq.w	800a1cc <_strtod_l+0x47c>
 800a3e0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800a3e2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a3e4:	2f00      	cmp	r7, #0
 800a3e6:	bfab      	itete	ge
 800a3e8:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800a3ea:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800a3ec:	eb07 0a03 	addge.w	sl, r7, r3
 800a3f0:	1bdd      	sublt	r5, r3, r7
 800a3f2:	9b05      	ldr	r3, [sp, #20]
 800a3f4:	bfa8      	it	ge
 800a3f6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800a3f8:	eba7 0703 	sub.w	r7, r7, r3
 800a3fc:	4417      	add	r7, r2
 800a3fe:	4b71      	ldr	r3, [pc, #452]	; (800a5c4 <_strtod_l+0x874>)
 800a400:	f107 37ff 	add.w	r7, r7, #4294967295
 800a404:	bfb8      	it	lt
 800a406:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800a40a:	429f      	cmp	r7, r3
 800a40c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a410:	f280 80c7 	bge.w	800a5a2 <_strtod_l+0x852>
 800a414:	1bdb      	subs	r3, r3, r7
 800a416:	2b1f      	cmp	r3, #31
 800a418:	f04f 0101 	mov.w	r1, #1
 800a41c:	eba2 0203 	sub.w	r2, r2, r3
 800a420:	f300 80b3 	bgt.w	800a58a <_strtod_l+0x83a>
 800a424:	fa01 f303 	lsl.w	r3, r1, r3
 800a428:	9313      	str	r3, [sp, #76]	; 0x4c
 800a42a:	2300      	movs	r3, #0
 800a42c:	9310      	str	r3, [sp, #64]	; 0x40
 800a42e:	eb0a 0702 	add.w	r7, sl, r2
 800a432:	9b05      	ldr	r3, [sp, #20]
 800a434:	45ba      	cmp	sl, r7
 800a436:	4415      	add	r5, r2
 800a438:	441d      	add	r5, r3
 800a43a:	4653      	mov	r3, sl
 800a43c:	bfa8      	it	ge
 800a43e:	463b      	movge	r3, r7
 800a440:	42ab      	cmp	r3, r5
 800a442:	bfa8      	it	ge
 800a444:	462b      	movge	r3, r5
 800a446:	2b00      	cmp	r3, #0
 800a448:	bfc2      	ittt	gt
 800a44a:	1aff      	subgt	r7, r7, r3
 800a44c:	1aed      	subgt	r5, r5, r3
 800a44e:	ebaa 0a03 	subgt.w	sl, sl, r3
 800a452:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a454:	2b00      	cmp	r3, #0
 800a456:	dd17      	ble.n	800a488 <_strtod_l+0x738>
 800a458:	4659      	mov	r1, fp
 800a45a:	461a      	mov	r2, r3
 800a45c:	4620      	mov	r0, r4
 800a45e:	f7ff f9b5 	bl	80097cc <__pow5mult>
 800a462:	4683      	mov	fp, r0
 800a464:	2800      	cmp	r0, #0
 800a466:	f43f aeb1 	beq.w	800a1cc <_strtod_l+0x47c>
 800a46a:	4601      	mov	r1, r0
 800a46c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a46e:	4620      	mov	r0, r4
 800a470:	f7ff f904 	bl	800967c <__multiply>
 800a474:	900a      	str	r0, [sp, #40]	; 0x28
 800a476:	2800      	cmp	r0, #0
 800a478:	f43f aea8 	beq.w	800a1cc <_strtod_l+0x47c>
 800a47c:	4620      	mov	r0, r4
 800a47e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a480:	f7fe ffe6 	bl	8009450 <_Bfree>
 800a484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a486:	931a      	str	r3, [sp, #104]	; 0x68
 800a488:	2f00      	cmp	r7, #0
 800a48a:	f300 808f 	bgt.w	800a5ac <_strtod_l+0x85c>
 800a48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a490:	2b00      	cmp	r3, #0
 800a492:	dd08      	ble.n	800a4a6 <_strtod_l+0x756>
 800a494:	4620      	mov	r0, r4
 800a496:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a498:	9908      	ldr	r1, [sp, #32]
 800a49a:	f7ff f997 	bl	80097cc <__pow5mult>
 800a49e:	9008      	str	r0, [sp, #32]
 800a4a0:	2800      	cmp	r0, #0
 800a4a2:	f43f ae93 	beq.w	800a1cc <_strtod_l+0x47c>
 800a4a6:	2d00      	cmp	r5, #0
 800a4a8:	dd08      	ble.n	800a4bc <_strtod_l+0x76c>
 800a4aa:	462a      	mov	r2, r5
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	9908      	ldr	r1, [sp, #32]
 800a4b0:	f7ff f9e6 	bl	8009880 <__lshift>
 800a4b4:	9008      	str	r0, [sp, #32]
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	f43f ae88 	beq.w	800a1cc <_strtod_l+0x47c>
 800a4bc:	f1ba 0f00 	cmp.w	sl, #0
 800a4c0:	dd08      	ble.n	800a4d4 <_strtod_l+0x784>
 800a4c2:	4659      	mov	r1, fp
 800a4c4:	4652      	mov	r2, sl
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f7ff f9da 	bl	8009880 <__lshift>
 800a4cc:	4683      	mov	fp, r0
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	f43f ae7c 	beq.w	800a1cc <_strtod_l+0x47c>
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	9a08      	ldr	r2, [sp, #32]
 800a4d8:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a4da:	f7ff fa59 	bl	8009990 <__mdiff>
 800a4de:	4606      	mov	r6, r0
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	f43f ae73 	beq.w	800a1cc <_strtod_l+0x47c>
 800a4e6:	2500      	movs	r5, #0
 800a4e8:	68c3      	ldr	r3, [r0, #12]
 800a4ea:	4659      	mov	r1, fp
 800a4ec:	60c5      	str	r5, [r0, #12]
 800a4ee:	930a      	str	r3, [sp, #40]	; 0x28
 800a4f0:	f7ff fa32 	bl	8009958 <__mcmp>
 800a4f4:	42a8      	cmp	r0, r5
 800a4f6:	da6b      	bge.n	800a5d0 <_strtod_l+0x880>
 800a4f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4fa:	ea53 0308 	orrs.w	r3, r3, r8
 800a4fe:	f040 808f 	bne.w	800a620 <_strtod_l+0x8d0>
 800a502:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a506:	2b00      	cmp	r3, #0
 800a508:	f040 808a 	bne.w	800a620 <_strtod_l+0x8d0>
 800a50c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a510:	0d1b      	lsrs	r3, r3, #20
 800a512:	051b      	lsls	r3, r3, #20
 800a514:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a518:	f240 8082 	bls.w	800a620 <_strtod_l+0x8d0>
 800a51c:	6973      	ldr	r3, [r6, #20]
 800a51e:	b913      	cbnz	r3, 800a526 <_strtod_l+0x7d6>
 800a520:	6933      	ldr	r3, [r6, #16]
 800a522:	2b01      	cmp	r3, #1
 800a524:	dd7c      	ble.n	800a620 <_strtod_l+0x8d0>
 800a526:	4631      	mov	r1, r6
 800a528:	2201      	movs	r2, #1
 800a52a:	4620      	mov	r0, r4
 800a52c:	f7ff f9a8 	bl	8009880 <__lshift>
 800a530:	4659      	mov	r1, fp
 800a532:	4606      	mov	r6, r0
 800a534:	f7ff fa10 	bl	8009958 <__mcmp>
 800a538:	2800      	cmp	r0, #0
 800a53a:	dd71      	ble.n	800a620 <_strtod_l+0x8d0>
 800a53c:	9905      	ldr	r1, [sp, #20]
 800a53e:	464b      	mov	r3, r9
 800a540:	4a21      	ldr	r2, [pc, #132]	; (800a5c8 <_strtod_l+0x878>)
 800a542:	2900      	cmp	r1, #0
 800a544:	f000 808d 	beq.w	800a662 <_strtod_l+0x912>
 800a548:	ea02 0109 	and.w	r1, r2, r9
 800a54c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a550:	f300 8087 	bgt.w	800a662 <_strtod_l+0x912>
 800a554:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a558:	f77f aea9 	ble.w	800a2ae <_strtod_l+0x55e>
 800a55c:	4640      	mov	r0, r8
 800a55e:	4649      	mov	r1, r9
 800a560:	4b1a      	ldr	r3, [pc, #104]	; (800a5cc <_strtod_l+0x87c>)
 800a562:	2200      	movs	r2, #0
 800a564:	f7f5 ffb8 	bl	80004d8 <__aeabi_dmul>
 800a568:	4b17      	ldr	r3, [pc, #92]	; (800a5c8 <_strtod_l+0x878>)
 800a56a:	4680      	mov	r8, r0
 800a56c:	400b      	ands	r3, r1
 800a56e:	4689      	mov	r9, r1
 800a570:	2b00      	cmp	r3, #0
 800a572:	f47f ae35 	bne.w	800a1e0 <_strtod_l+0x490>
 800a576:	2322      	movs	r3, #34	; 0x22
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	e631      	b.n	800a1e0 <_strtod_l+0x490>
 800a57c:	f04f 32ff 	mov.w	r2, #4294967295
 800a580:	fa02 f303 	lsl.w	r3, r2, r3
 800a584:	ea03 0808 	and.w	r8, r3, r8
 800a588:	e6de      	b.n	800a348 <_strtod_l+0x5f8>
 800a58a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800a58e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800a592:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800a596:	37e2      	adds	r7, #226	; 0xe2
 800a598:	fa01 f307 	lsl.w	r3, r1, r7
 800a59c:	9310      	str	r3, [sp, #64]	; 0x40
 800a59e:	9113      	str	r1, [sp, #76]	; 0x4c
 800a5a0:	e745      	b.n	800a42e <_strtod_l+0x6de>
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	9310      	str	r3, [sp, #64]	; 0x40
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5aa:	e740      	b.n	800a42e <_strtod_l+0x6de>
 800a5ac:	463a      	mov	r2, r7
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a5b2:	f7ff f965 	bl	8009880 <__lshift>
 800a5b6:	901a      	str	r0, [sp, #104]	; 0x68
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	f47f af68 	bne.w	800a48e <_strtod_l+0x73e>
 800a5be:	e605      	b.n	800a1cc <_strtod_l+0x47c>
 800a5c0:	0800d668 	.word	0x0800d668
 800a5c4:	fffffc02 	.word	0xfffffc02
 800a5c8:	7ff00000 	.word	0x7ff00000
 800a5cc:	39500000 	.word	0x39500000
 800a5d0:	46ca      	mov	sl, r9
 800a5d2:	d165      	bne.n	800a6a0 <_strtod_l+0x950>
 800a5d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a5da:	b352      	cbz	r2, 800a632 <_strtod_l+0x8e2>
 800a5dc:	4a9e      	ldr	r2, [pc, #632]	; (800a858 <_strtod_l+0xb08>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d12a      	bne.n	800a638 <_strtod_l+0x8e8>
 800a5e2:	9b05      	ldr	r3, [sp, #20]
 800a5e4:	4641      	mov	r1, r8
 800a5e6:	b1fb      	cbz	r3, 800a628 <_strtod_l+0x8d8>
 800a5e8:	4b9c      	ldr	r3, [pc, #624]	; (800a85c <_strtod_l+0xb0c>)
 800a5ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ee:	ea09 0303 	and.w	r3, r9, r3
 800a5f2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a5f6:	d81a      	bhi.n	800a62e <_strtod_l+0x8de>
 800a5f8:	0d1b      	lsrs	r3, r3, #20
 800a5fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a5fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a602:	4299      	cmp	r1, r3
 800a604:	d118      	bne.n	800a638 <_strtod_l+0x8e8>
 800a606:	4b96      	ldr	r3, [pc, #600]	; (800a860 <_strtod_l+0xb10>)
 800a608:	459a      	cmp	sl, r3
 800a60a:	d102      	bne.n	800a612 <_strtod_l+0x8c2>
 800a60c:	3101      	adds	r1, #1
 800a60e:	f43f addd 	beq.w	800a1cc <_strtod_l+0x47c>
 800a612:	f04f 0800 	mov.w	r8, #0
 800a616:	4b91      	ldr	r3, [pc, #580]	; (800a85c <_strtod_l+0xb0c>)
 800a618:	ea0a 0303 	and.w	r3, sl, r3
 800a61c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a620:	9b05      	ldr	r3, [sp, #20]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d19a      	bne.n	800a55c <_strtod_l+0x80c>
 800a626:	e5db      	b.n	800a1e0 <_strtod_l+0x490>
 800a628:	f04f 33ff 	mov.w	r3, #4294967295
 800a62c:	e7e9      	b.n	800a602 <_strtod_l+0x8b2>
 800a62e:	4613      	mov	r3, r2
 800a630:	e7e7      	b.n	800a602 <_strtod_l+0x8b2>
 800a632:	ea53 0308 	orrs.w	r3, r3, r8
 800a636:	d081      	beq.n	800a53c <_strtod_l+0x7ec>
 800a638:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a63a:	b1e3      	cbz	r3, 800a676 <_strtod_l+0x926>
 800a63c:	ea13 0f0a 	tst.w	r3, sl
 800a640:	d0ee      	beq.n	800a620 <_strtod_l+0x8d0>
 800a642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a644:	4640      	mov	r0, r8
 800a646:	4649      	mov	r1, r9
 800a648:	9a05      	ldr	r2, [sp, #20]
 800a64a:	b1c3      	cbz	r3, 800a67e <_strtod_l+0x92e>
 800a64c:	f7ff fb5c 	bl	8009d08 <sulp>
 800a650:	4602      	mov	r2, r0
 800a652:	460b      	mov	r3, r1
 800a654:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a656:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a658:	f7f5 fd88 	bl	800016c <__adddf3>
 800a65c:	4680      	mov	r8, r0
 800a65e:	4689      	mov	r9, r1
 800a660:	e7de      	b.n	800a620 <_strtod_l+0x8d0>
 800a662:	4013      	ands	r3, r2
 800a664:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a668:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a66c:	f04f 38ff 	mov.w	r8, #4294967295
 800a670:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a674:	e7d4      	b.n	800a620 <_strtod_l+0x8d0>
 800a676:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a678:	ea13 0f08 	tst.w	r3, r8
 800a67c:	e7e0      	b.n	800a640 <_strtod_l+0x8f0>
 800a67e:	f7ff fb43 	bl	8009d08 <sulp>
 800a682:	4602      	mov	r2, r0
 800a684:	460b      	mov	r3, r1
 800a686:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a688:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a68a:	f7f5 fd6d 	bl	8000168 <__aeabi_dsub>
 800a68e:	2200      	movs	r2, #0
 800a690:	2300      	movs	r3, #0
 800a692:	4680      	mov	r8, r0
 800a694:	4689      	mov	r9, r1
 800a696:	f7f6 f987 	bl	80009a8 <__aeabi_dcmpeq>
 800a69a:	2800      	cmp	r0, #0
 800a69c:	d0c0      	beq.n	800a620 <_strtod_l+0x8d0>
 800a69e:	e606      	b.n	800a2ae <_strtod_l+0x55e>
 800a6a0:	4659      	mov	r1, fp
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	f7ff fabe 	bl	8009c24 <__ratio>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	460b      	mov	r3, r1
 800a6ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a6b6:	f7f6 f98b 	bl	80009d0 <__aeabi_dcmple>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	d06f      	beq.n	800a79e <_strtod_l+0xa4e>
 800a6be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d17c      	bne.n	800a7be <_strtod_l+0xa6e>
 800a6c4:	f1b8 0f00 	cmp.w	r8, #0
 800a6c8:	d159      	bne.n	800a77e <_strtod_l+0xa2e>
 800a6ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d17b      	bne.n	800a7ca <_strtod_l+0xa7a>
 800a6d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	4b62      	ldr	r3, [pc, #392]	; (800a864 <_strtod_l+0xb14>)
 800a6da:	f7f6 f96f 	bl	80009bc <__aeabi_dcmplt>
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	d15a      	bne.n	800a798 <_strtod_l+0xa48>
 800a6e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	4b5f      	ldr	r3, [pc, #380]	; (800a868 <_strtod_l+0xb18>)
 800a6ea:	f7f5 fef5 	bl	80004d8 <__aeabi_dmul>
 800a6ee:	4605      	mov	r5, r0
 800a6f0:	460f      	mov	r7, r1
 800a6f2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a6f6:	9506      	str	r5, [sp, #24]
 800a6f8:	9307      	str	r3, [sp, #28]
 800a6fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a6fe:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a702:	4b56      	ldr	r3, [pc, #344]	; (800a85c <_strtod_l+0xb0c>)
 800a704:	4a55      	ldr	r2, [pc, #340]	; (800a85c <_strtod_l+0xb0c>)
 800a706:	ea0a 0303 	and.w	r3, sl, r3
 800a70a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a70c:	4b57      	ldr	r3, [pc, #348]	; (800a86c <_strtod_l+0xb1c>)
 800a70e:	ea0a 0202 	and.w	r2, sl, r2
 800a712:	429a      	cmp	r2, r3
 800a714:	f040 80b0 	bne.w	800a878 <_strtod_l+0xb28>
 800a718:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800a71c:	4640      	mov	r0, r8
 800a71e:	4649      	mov	r1, r9
 800a720:	f7ff f9c2 	bl	8009aa8 <__ulp>
 800a724:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a728:	f7f5 fed6 	bl	80004d8 <__aeabi_dmul>
 800a72c:	4642      	mov	r2, r8
 800a72e:	464b      	mov	r3, r9
 800a730:	f7f5 fd1c 	bl	800016c <__adddf3>
 800a734:	f8df a124 	ldr.w	sl, [pc, #292]	; 800a85c <_strtod_l+0xb0c>
 800a738:	4a4d      	ldr	r2, [pc, #308]	; (800a870 <_strtod_l+0xb20>)
 800a73a:	ea01 0a0a 	and.w	sl, r1, sl
 800a73e:	4592      	cmp	sl, r2
 800a740:	4680      	mov	r8, r0
 800a742:	d948      	bls.n	800a7d6 <_strtod_l+0xa86>
 800a744:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a746:	4b46      	ldr	r3, [pc, #280]	; (800a860 <_strtod_l+0xb10>)
 800a748:	429a      	cmp	r2, r3
 800a74a:	d103      	bne.n	800a754 <_strtod_l+0xa04>
 800a74c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a74e:	3301      	adds	r3, #1
 800a750:	f43f ad3c 	beq.w	800a1cc <_strtod_l+0x47c>
 800a754:	f04f 38ff 	mov.w	r8, #4294967295
 800a758:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800a860 <_strtod_l+0xb10>
 800a75c:	4620      	mov	r0, r4
 800a75e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a760:	f7fe fe76 	bl	8009450 <_Bfree>
 800a764:	4620      	mov	r0, r4
 800a766:	9908      	ldr	r1, [sp, #32]
 800a768:	f7fe fe72 	bl	8009450 <_Bfree>
 800a76c:	4659      	mov	r1, fp
 800a76e:	4620      	mov	r0, r4
 800a770:	f7fe fe6e 	bl	8009450 <_Bfree>
 800a774:	4631      	mov	r1, r6
 800a776:	4620      	mov	r0, r4
 800a778:	f7fe fe6a 	bl	8009450 <_Bfree>
 800a77c:	e605      	b.n	800a38a <_strtod_l+0x63a>
 800a77e:	f1b8 0f01 	cmp.w	r8, #1
 800a782:	d103      	bne.n	800a78c <_strtod_l+0xa3c>
 800a784:	f1b9 0f00 	cmp.w	r9, #0
 800a788:	f43f ad91 	beq.w	800a2ae <_strtod_l+0x55e>
 800a78c:	2200      	movs	r2, #0
 800a78e:	4b39      	ldr	r3, [pc, #228]	; (800a874 <_strtod_l+0xb24>)
 800a790:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a792:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a796:	e016      	b.n	800a7c6 <_strtod_l+0xa76>
 800a798:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a79a:	4f33      	ldr	r7, [pc, #204]	; (800a868 <_strtod_l+0xb18>)
 800a79c:	e7a9      	b.n	800a6f2 <_strtod_l+0x9a2>
 800a79e:	4b32      	ldr	r3, [pc, #200]	; (800a868 <_strtod_l+0xb18>)
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a7a6:	f7f5 fe97 	bl	80004d8 <__aeabi_dmul>
 800a7aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7ac:	4605      	mov	r5, r0
 800a7ae:	460f      	mov	r7, r1
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d09e      	beq.n	800a6f2 <_strtod_l+0x9a2>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a7bc:	e79d      	b.n	800a6fa <_strtod_l+0x9aa>
 800a7be:	2200      	movs	r2, #0
 800a7c0:	4b28      	ldr	r3, [pc, #160]	; (800a864 <_strtod_l+0xb14>)
 800a7c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a7c6:	4f27      	ldr	r7, [pc, #156]	; (800a864 <_strtod_l+0xb14>)
 800a7c8:	e797      	b.n	800a6fa <_strtod_l+0x9aa>
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	4b29      	ldr	r3, [pc, #164]	; (800a874 <_strtod_l+0xb24>)
 800a7ce:	4645      	mov	r5, r8
 800a7d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a7d4:	e7f7      	b.n	800a7c6 <_strtod_l+0xa76>
 800a7d6:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800a7da:	9b05      	ldr	r3, [sp, #20]
 800a7dc:	46ca      	mov	sl, r9
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d1bc      	bne.n	800a75c <_strtod_l+0xa0c>
 800a7e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a7e6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7e8:	0d1b      	lsrs	r3, r3, #20
 800a7ea:	051b      	lsls	r3, r3, #20
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d1b5      	bne.n	800a75c <_strtod_l+0xa0c>
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	4639      	mov	r1, r7
 800a7f4:	f7f6 fc3c 	bl	8001070 <__aeabi_d2lz>
 800a7f8:	f7f5 fe40 	bl	800047c <__aeabi_l2d>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	460b      	mov	r3, r1
 800a800:	4628      	mov	r0, r5
 800a802:	4639      	mov	r1, r7
 800a804:	f7f5 fcb0 	bl	8000168 <__aeabi_dsub>
 800a808:	460b      	mov	r3, r1
 800a80a:	4602      	mov	r2, r0
 800a80c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800a810:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a816:	ea4a 0a08 	orr.w	sl, sl, r8
 800a81a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800a81e:	d06c      	beq.n	800a8fa <_strtod_l+0xbaa>
 800a820:	a309      	add	r3, pc, #36	; (adr r3, 800a848 <_strtod_l+0xaf8>)
 800a822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a826:	f7f6 f8c9 	bl	80009bc <__aeabi_dcmplt>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	f47f acd8 	bne.w	800a1e0 <_strtod_l+0x490>
 800a830:	a307      	add	r3, pc, #28	; (adr r3, 800a850 <_strtod_l+0xb00>)
 800a832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a836:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a83a:	f7f6 f8dd 	bl	80009f8 <__aeabi_dcmpgt>
 800a83e:	2800      	cmp	r0, #0
 800a840:	d08c      	beq.n	800a75c <_strtod_l+0xa0c>
 800a842:	e4cd      	b.n	800a1e0 <_strtod_l+0x490>
 800a844:	f3af 8000 	nop.w
 800a848:	94a03595 	.word	0x94a03595
 800a84c:	3fdfffff 	.word	0x3fdfffff
 800a850:	35afe535 	.word	0x35afe535
 800a854:	3fe00000 	.word	0x3fe00000
 800a858:	000fffff 	.word	0x000fffff
 800a85c:	7ff00000 	.word	0x7ff00000
 800a860:	7fefffff 	.word	0x7fefffff
 800a864:	3ff00000 	.word	0x3ff00000
 800a868:	3fe00000 	.word	0x3fe00000
 800a86c:	7fe00000 	.word	0x7fe00000
 800a870:	7c9fffff 	.word	0x7c9fffff
 800a874:	bff00000 	.word	0xbff00000
 800a878:	9b05      	ldr	r3, [sp, #20]
 800a87a:	b333      	cbz	r3, 800a8ca <_strtod_l+0xb7a>
 800a87c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a87e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a882:	d822      	bhi.n	800a8ca <_strtod_l+0xb7a>
 800a884:	a328      	add	r3, pc, #160	; (adr r3, 800a928 <_strtod_l+0xbd8>)
 800a886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88a:	4628      	mov	r0, r5
 800a88c:	4639      	mov	r1, r7
 800a88e:	f7f6 f89f 	bl	80009d0 <__aeabi_dcmple>
 800a892:	b1a0      	cbz	r0, 800a8be <_strtod_l+0xb6e>
 800a894:	4639      	mov	r1, r7
 800a896:	4628      	mov	r0, r5
 800a898:	f7f6 f8f6 	bl	8000a88 <__aeabi_d2uiz>
 800a89c:	2801      	cmp	r0, #1
 800a89e:	bf38      	it	cc
 800a8a0:	2001      	movcc	r0, #1
 800a8a2:	f7f5 fd9f 	bl	80003e4 <__aeabi_ui2d>
 800a8a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8a8:	4605      	mov	r5, r0
 800a8aa:	460f      	mov	r7, r1
 800a8ac:	bb03      	cbnz	r3, 800a8f0 <_strtod_l+0xba0>
 800a8ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a8b2:	9014      	str	r0, [sp, #80]	; 0x50
 800a8b4:	9315      	str	r3, [sp, #84]	; 0x54
 800a8b6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a8ba:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a8be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a8c2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a8c6:	1a9b      	subs	r3, r3, r2
 800a8c8:	9311      	str	r3, [sp, #68]	; 0x44
 800a8ca:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a8cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a8ce:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800a8d2:	f7ff f8e9 	bl	8009aa8 <__ulp>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4640      	mov	r0, r8
 800a8dc:	4649      	mov	r1, r9
 800a8de:	f7f5 fdfb 	bl	80004d8 <__aeabi_dmul>
 800a8e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8e6:	f7f5 fc41 	bl	800016c <__adddf3>
 800a8ea:	4680      	mov	r8, r0
 800a8ec:	4689      	mov	r9, r1
 800a8ee:	e774      	b.n	800a7da <_strtod_l+0xa8a>
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	460b      	mov	r3, r1
 800a8f4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a8f8:	e7dd      	b.n	800a8b6 <_strtod_l+0xb66>
 800a8fa:	a30d      	add	r3, pc, #52	; (adr r3, 800a930 <_strtod_l+0xbe0>)
 800a8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a900:	f7f6 f85c 	bl	80009bc <__aeabi_dcmplt>
 800a904:	e79b      	b.n	800a83e <_strtod_l+0xaee>
 800a906:	2300      	movs	r3, #0
 800a908:	930e      	str	r3, [sp, #56]	; 0x38
 800a90a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a90c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a90e:	6013      	str	r3, [r2, #0]
 800a910:	f7ff ba5b 	b.w	8009dca <_strtod_l+0x7a>
 800a914:	2a65      	cmp	r2, #101	; 0x65
 800a916:	f43f ab52 	beq.w	8009fbe <_strtod_l+0x26e>
 800a91a:	2a45      	cmp	r2, #69	; 0x45
 800a91c:	f43f ab4f 	beq.w	8009fbe <_strtod_l+0x26e>
 800a920:	2301      	movs	r3, #1
 800a922:	f7ff bb87 	b.w	800a034 <_strtod_l+0x2e4>
 800a926:	bf00      	nop
 800a928:	ffc00000 	.word	0xffc00000
 800a92c:	41dfffff 	.word	0x41dfffff
 800a930:	94a03595 	.word	0x94a03595
 800a934:	3fcfffff 	.word	0x3fcfffff

0800a938 <_strtod_r>:
 800a938:	4b01      	ldr	r3, [pc, #4]	; (800a940 <_strtod_r+0x8>)
 800a93a:	f7ff ba09 	b.w	8009d50 <_strtod_l>
 800a93e:	bf00      	nop
 800a940:	20000088 	.word	0x20000088

0800a944 <_strtol_l.constprop.0>:
 800a944:	2b01      	cmp	r3, #1
 800a946:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a94a:	4686      	mov	lr, r0
 800a94c:	4690      	mov	r8, r2
 800a94e:	d001      	beq.n	800a954 <_strtol_l.constprop.0+0x10>
 800a950:	2b24      	cmp	r3, #36	; 0x24
 800a952:	d906      	bls.n	800a962 <_strtol_l.constprop.0+0x1e>
 800a954:	f7fd fd82 	bl	800845c <__errno>
 800a958:	2316      	movs	r3, #22
 800a95a:	6003      	str	r3, [r0, #0]
 800a95c:	2000      	movs	r0, #0
 800a95e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a962:	460d      	mov	r5, r1
 800a964:	4835      	ldr	r0, [pc, #212]	; (800aa3c <_strtol_l.constprop.0+0xf8>)
 800a966:	462a      	mov	r2, r5
 800a968:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a96c:	5d06      	ldrb	r6, [r0, r4]
 800a96e:	f016 0608 	ands.w	r6, r6, #8
 800a972:	d1f8      	bne.n	800a966 <_strtol_l.constprop.0+0x22>
 800a974:	2c2d      	cmp	r4, #45	; 0x2d
 800a976:	d12e      	bne.n	800a9d6 <_strtol_l.constprop.0+0x92>
 800a978:	2601      	movs	r6, #1
 800a97a:	782c      	ldrb	r4, [r5, #0]
 800a97c:	1c95      	adds	r5, r2, #2
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d057      	beq.n	800aa32 <_strtol_l.constprop.0+0xee>
 800a982:	2b10      	cmp	r3, #16
 800a984:	d109      	bne.n	800a99a <_strtol_l.constprop.0+0x56>
 800a986:	2c30      	cmp	r4, #48	; 0x30
 800a988:	d107      	bne.n	800a99a <_strtol_l.constprop.0+0x56>
 800a98a:	782a      	ldrb	r2, [r5, #0]
 800a98c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a990:	2a58      	cmp	r2, #88	; 0x58
 800a992:	d149      	bne.n	800aa28 <_strtol_l.constprop.0+0xe4>
 800a994:	2310      	movs	r3, #16
 800a996:	786c      	ldrb	r4, [r5, #1]
 800a998:	3502      	adds	r5, #2
 800a99a:	2200      	movs	r2, #0
 800a99c:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800a9a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a9a4:	fbbc f9f3 	udiv	r9, ip, r3
 800a9a8:	4610      	mov	r0, r2
 800a9aa:	fb03 ca19 	mls	sl, r3, r9, ip
 800a9ae:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a9b2:	2f09      	cmp	r7, #9
 800a9b4:	d814      	bhi.n	800a9e0 <_strtol_l.constprop.0+0x9c>
 800a9b6:	463c      	mov	r4, r7
 800a9b8:	42a3      	cmp	r3, r4
 800a9ba:	dd20      	ble.n	800a9fe <_strtol_l.constprop.0+0xba>
 800a9bc:	1c57      	adds	r7, r2, #1
 800a9be:	d007      	beq.n	800a9d0 <_strtol_l.constprop.0+0x8c>
 800a9c0:	4581      	cmp	r9, r0
 800a9c2:	d319      	bcc.n	800a9f8 <_strtol_l.constprop.0+0xb4>
 800a9c4:	d101      	bne.n	800a9ca <_strtol_l.constprop.0+0x86>
 800a9c6:	45a2      	cmp	sl, r4
 800a9c8:	db16      	blt.n	800a9f8 <_strtol_l.constprop.0+0xb4>
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	fb00 4003 	mla	r0, r0, r3, r4
 800a9d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9d4:	e7eb      	b.n	800a9ae <_strtol_l.constprop.0+0x6a>
 800a9d6:	2c2b      	cmp	r4, #43	; 0x2b
 800a9d8:	bf04      	itt	eq
 800a9da:	782c      	ldrbeq	r4, [r5, #0]
 800a9dc:	1c95      	addeq	r5, r2, #2
 800a9de:	e7ce      	b.n	800a97e <_strtol_l.constprop.0+0x3a>
 800a9e0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a9e4:	2f19      	cmp	r7, #25
 800a9e6:	d801      	bhi.n	800a9ec <_strtol_l.constprop.0+0xa8>
 800a9e8:	3c37      	subs	r4, #55	; 0x37
 800a9ea:	e7e5      	b.n	800a9b8 <_strtol_l.constprop.0+0x74>
 800a9ec:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a9f0:	2f19      	cmp	r7, #25
 800a9f2:	d804      	bhi.n	800a9fe <_strtol_l.constprop.0+0xba>
 800a9f4:	3c57      	subs	r4, #87	; 0x57
 800a9f6:	e7df      	b.n	800a9b8 <_strtol_l.constprop.0+0x74>
 800a9f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a9fc:	e7e8      	b.n	800a9d0 <_strtol_l.constprop.0+0x8c>
 800a9fe:	1c53      	adds	r3, r2, #1
 800aa00:	d108      	bne.n	800aa14 <_strtol_l.constprop.0+0xd0>
 800aa02:	2322      	movs	r3, #34	; 0x22
 800aa04:	4660      	mov	r0, ip
 800aa06:	f8ce 3000 	str.w	r3, [lr]
 800aa0a:	f1b8 0f00 	cmp.w	r8, #0
 800aa0e:	d0a6      	beq.n	800a95e <_strtol_l.constprop.0+0x1a>
 800aa10:	1e69      	subs	r1, r5, #1
 800aa12:	e006      	b.n	800aa22 <_strtol_l.constprop.0+0xde>
 800aa14:	b106      	cbz	r6, 800aa18 <_strtol_l.constprop.0+0xd4>
 800aa16:	4240      	negs	r0, r0
 800aa18:	f1b8 0f00 	cmp.w	r8, #0
 800aa1c:	d09f      	beq.n	800a95e <_strtol_l.constprop.0+0x1a>
 800aa1e:	2a00      	cmp	r2, #0
 800aa20:	d1f6      	bne.n	800aa10 <_strtol_l.constprop.0+0xcc>
 800aa22:	f8c8 1000 	str.w	r1, [r8]
 800aa26:	e79a      	b.n	800a95e <_strtol_l.constprop.0+0x1a>
 800aa28:	2430      	movs	r4, #48	; 0x30
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1b5      	bne.n	800a99a <_strtol_l.constprop.0+0x56>
 800aa2e:	2308      	movs	r3, #8
 800aa30:	e7b3      	b.n	800a99a <_strtol_l.constprop.0+0x56>
 800aa32:	2c30      	cmp	r4, #48	; 0x30
 800aa34:	d0a9      	beq.n	800a98a <_strtol_l.constprop.0+0x46>
 800aa36:	230a      	movs	r3, #10
 800aa38:	e7af      	b.n	800a99a <_strtol_l.constprop.0+0x56>
 800aa3a:	bf00      	nop
 800aa3c:	0800d691 	.word	0x0800d691

0800aa40 <_strtol_r>:
 800aa40:	f7ff bf80 	b.w	800a944 <_strtol_l.constprop.0>

0800aa44 <__ssputs_r>:
 800aa44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa48:	461f      	mov	r7, r3
 800aa4a:	688e      	ldr	r6, [r1, #8]
 800aa4c:	4682      	mov	sl, r0
 800aa4e:	42be      	cmp	r6, r7
 800aa50:	460c      	mov	r4, r1
 800aa52:	4690      	mov	r8, r2
 800aa54:	680b      	ldr	r3, [r1, #0]
 800aa56:	d82c      	bhi.n	800aab2 <__ssputs_r+0x6e>
 800aa58:	898a      	ldrh	r2, [r1, #12]
 800aa5a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa5e:	d026      	beq.n	800aaae <__ssputs_r+0x6a>
 800aa60:	6965      	ldr	r5, [r4, #20]
 800aa62:	6909      	ldr	r1, [r1, #16]
 800aa64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa68:	eba3 0901 	sub.w	r9, r3, r1
 800aa6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa70:	1c7b      	adds	r3, r7, #1
 800aa72:	444b      	add	r3, r9
 800aa74:	106d      	asrs	r5, r5, #1
 800aa76:	429d      	cmp	r5, r3
 800aa78:	bf38      	it	cc
 800aa7a:	461d      	movcc	r5, r3
 800aa7c:	0553      	lsls	r3, r2, #21
 800aa7e:	d527      	bpl.n	800aad0 <__ssputs_r+0x8c>
 800aa80:	4629      	mov	r1, r5
 800aa82:	f7fe fc19 	bl	80092b8 <_malloc_r>
 800aa86:	4606      	mov	r6, r0
 800aa88:	b360      	cbz	r0, 800aae4 <__ssputs_r+0xa0>
 800aa8a:	464a      	mov	r2, r9
 800aa8c:	6921      	ldr	r1, [r4, #16]
 800aa8e:	f7fd fd20 	bl	80084d2 <memcpy>
 800aa92:	89a3      	ldrh	r3, [r4, #12]
 800aa94:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aa98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa9c:	81a3      	strh	r3, [r4, #12]
 800aa9e:	6126      	str	r6, [r4, #16]
 800aaa0:	444e      	add	r6, r9
 800aaa2:	6026      	str	r6, [r4, #0]
 800aaa4:	463e      	mov	r6, r7
 800aaa6:	6165      	str	r5, [r4, #20]
 800aaa8:	eba5 0509 	sub.w	r5, r5, r9
 800aaac:	60a5      	str	r5, [r4, #8]
 800aaae:	42be      	cmp	r6, r7
 800aab0:	d900      	bls.n	800aab4 <__ssputs_r+0x70>
 800aab2:	463e      	mov	r6, r7
 800aab4:	4632      	mov	r2, r6
 800aab6:	4641      	mov	r1, r8
 800aab8:	6820      	ldr	r0, [r4, #0]
 800aaba:	f000 fb68 	bl	800b18e <memmove>
 800aabe:	2000      	movs	r0, #0
 800aac0:	68a3      	ldr	r3, [r4, #8]
 800aac2:	1b9b      	subs	r3, r3, r6
 800aac4:	60a3      	str	r3, [r4, #8]
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	4433      	add	r3, r6
 800aaca:	6023      	str	r3, [r4, #0]
 800aacc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad0:	462a      	mov	r2, r5
 800aad2:	f000 ff5e 	bl	800b992 <_realloc_r>
 800aad6:	4606      	mov	r6, r0
 800aad8:	2800      	cmp	r0, #0
 800aada:	d1e0      	bne.n	800aa9e <__ssputs_r+0x5a>
 800aadc:	4650      	mov	r0, sl
 800aade:	6921      	ldr	r1, [r4, #16]
 800aae0:	f7fe fb7a 	bl	80091d8 <_free_r>
 800aae4:	230c      	movs	r3, #12
 800aae6:	f8ca 3000 	str.w	r3, [sl]
 800aaea:	89a3      	ldrh	r3, [r4, #12]
 800aaec:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaf4:	81a3      	strh	r3, [r4, #12]
 800aaf6:	e7e9      	b.n	800aacc <__ssputs_r+0x88>

0800aaf8 <_svfiprintf_r>:
 800aaf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aafc:	4698      	mov	r8, r3
 800aafe:	898b      	ldrh	r3, [r1, #12]
 800ab00:	4607      	mov	r7, r0
 800ab02:	061b      	lsls	r3, r3, #24
 800ab04:	460d      	mov	r5, r1
 800ab06:	4614      	mov	r4, r2
 800ab08:	b09d      	sub	sp, #116	; 0x74
 800ab0a:	d50e      	bpl.n	800ab2a <_svfiprintf_r+0x32>
 800ab0c:	690b      	ldr	r3, [r1, #16]
 800ab0e:	b963      	cbnz	r3, 800ab2a <_svfiprintf_r+0x32>
 800ab10:	2140      	movs	r1, #64	; 0x40
 800ab12:	f7fe fbd1 	bl	80092b8 <_malloc_r>
 800ab16:	6028      	str	r0, [r5, #0]
 800ab18:	6128      	str	r0, [r5, #16]
 800ab1a:	b920      	cbnz	r0, 800ab26 <_svfiprintf_r+0x2e>
 800ab1c:	230c      	movs	r3, #12
 800ab1e:	603b      	str	r3, [r7, #0]
 800ab20:	f04f 30ff 	mov.w	r0, #4294967295
 800ab24:	e0d0      	b.n	800acc8 <_svfiprintf_r+0x1d0>
 800ab26:	2340      	movs	r3, #64	; 0x40
 800ab28:	616b      	str	r3, [r5, #20]
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab2e:	2320      	movs	r3, #32
 800ab30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab34:	2330      	movs	r3, #48	; 0x30
 800ab36:	f04f 0901 	mov.w	r9, #1
 800ab3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab3e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800ace0 <_svfiprintf_r+0x1e8>
 800ab42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab46:	4623      	mov	r3, r4
 800ab48:	469a      	mov	sl, r3
 800ab4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab4e:	b10a      	cbz	r2, 800ab54 <_svfiprintf_r+0x5c>
 800ab50:	2a25      	cmp	r2, #37	; 0x25
 800ab52:	d1f9      	bne.n	800ab48 <_svfiprintf_r+0x50>
 800ab54:	ebba 0b04 	subs.w	fp, sl, r4
 800ab58:	d00b      	beq.n	800ab72 <_svfiprintf_r+0x7a>
 800ab5a:	465b      	mov	r3, fp
 800ab5c:	4622      	mov	r2, r4
 800ab5e:	4629      	mov	r1, r5
 800ab60:	4638      	mov	r0, r7
 800ab62:	f7ff ff6f 	bl	800aa44 <__ssputs_r>
 800ab66:	3001      	adds	r0, #1
 800ab68:	f000 80a9 	beq.w	800acbe <_svfiprintf_r+0x1c6>
 800ab6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab6e:	445a      	add	r2, fp
 800ab70:	9209      	str	r2, [sp, #36]	; 0x24
 800ab72:	f89a 3000 	ldrb.w	r3, [sl]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	f000 80a1 	beq.w	800acbe <_svfiprintf_r+0x1c6>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ab82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab86:	f10a 0a01 	add.w	sl, sl, #1
 800ab8a:	9304      	str	r3, [sp, #16]
 800ab8c:	9307      	str	r3, [sp, #28]
 800ab8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab92:	931a      	str	r3, [sp, #104]	; 0x68
 800ab94:	4654      	mov	r4, sl
 800ab96:	2205      	movs	r2, #5
 800ab98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab9c:	4850      	ldr	r0, [pc, #320]	; (800ace0 <_svfiprintf_r+0x1e8>)
 800ab9e:	f7fd fc8a 	bl	80084b6 <memchr>
 800aba2:	9a04      	ldr	r2, [sp, #16]
 800aba4:	b9d8      	cbnz	r0, 800abde <_svfiprintf_r+0xe6>
 800aba6:	06d0      	lsls	r0, r2, #27
 800aba8:	bf44      	itt	mi
 800abaa:	2320      	movmi	r3, #32
 800abac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abb0:	0711      	lsls	r1, r2, #28
 800abb2:	bf44      	itt	mi
 800abb4:	232b      	movmi	r3, #43	; 0x2b
 800abb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abba:	f89a 3000 	ldrb.w	r3, [sl]
 800abbe:	2b2a      	cmp	r3, #42	; 0x2a
 800abc0:	d015      	beq.n	800abee <_svfiprintf_r+0xf6>
 800abc2:	4654      	mov	r4, sl
 800abc4:	2000      	movs	r0, #0
 800abc6:	f04f 0c0a 	mov.w	ip, #10
 800abca:	9a07      	ldr	r2, [sp, #28]
 800abcc:	4621      	mov	r1, r4
 800abce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abd2:	3b30      	subs	r3, #48	; 0x30
 800abd4:	2b09      	cmp	r3, #9
 800abd6:	d94d      	bls.n	800ac74 <_svfiprintf_r+0x17c>
 800abd8:	b1b0      	cbz	r0, 800ac08 <_svfiprintf_r+0x110>
 800abda:	9207      	str	r2, [sp, #28]
 800abdc:	e014      	b.n	800ac08 <_svfiprintf_r+0x110>
 800abde:	eba0 0308 	sub.w	r3, r0, r8
 800abe2:	fa09 f303 	lsl.w	r3, r9, r3
 800abe6:	4313      	orrs	r3, r2
 800abe8:	46a2      	mov	sl, r4
 800abea:	9304      	str	r3, [sp, #16]
 800abec:	e7d2      	b.n	800ab94 <_svfiprintf_r+0x9c>
 800abee:	9b03      	ldr	r3, [sp, #12]
 800abf0:	1d19      	adds	r1, r3, #4
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	9103      	str	r1, [sp, #12]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	bfbb      	ittet	lt
 800abfa:	425b      	neglt	r3, r3
 800abfc:	f042 0202 	orrlt.w	r2, r2, #2
 800ac00:	9307      	strge	r3, [sp, #28]
 800ac02:	9307      	strlt	r3, [sp, #28]
 800ac04:	bfb8      	it	lt
 800ac06:	9204      	strlt	r2, [sp, #16]
 800ac08:	7823      	ldrb	r3, [r4, #0]
 800ac0a:	2b2e      	cmp	r3, #46	; 0x2e
 800ac0c:	d10c      	bne.n	800ac28 <_svfiprintf_r+0x130>
 800ac0e:	7863      	ldrb	r3, [r4, #1]
 800ac10:	2b2a      	cmp	r3, #42	; 0x2a
 800ac12:	d134      	bne.n	800ac7e <_svfiprintf_r+0x186>
 800ac14:	9b03      	ldr	r3, [sp, #12]
 800ac16:	3402      	adds	r4, #2
 800ac18:	1d1a      	adds	r2, r3, #4
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	9203      	str	r2, [sp, #12]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	bfb8      	it	lt
 800ac22:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac26:	9305      	str	r3, [sp, #20]
 800ac28:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800ace4 <_svfiprintf_r+0x1ec>
 800ac2c:	2203      	movs	r2, #3
 800ac2e:	4650      	mov	r0, sl
 800ac30:	7821      	ldrb	r1, [r4, #0]
 800ac32:	f7fd fc40 	bl	80084b6 <memchr>
 800ac36:	b138      	cbz	r0, 800ac48 <_svfiprintf_r+0x150>
 800ac38:	2240      	movs	r2, #64	; 0x40
 800ac3a:	9b04      	ldr	r3, [sp, #16]
 800ac3c:	eba0 000a 	sub.w	r0, r0, sl
 800ac40:	4082      	lsls	r2, r0
 800ac42:	4313      	orrs	r3, r2
 800ac44:	3401      	adds	r4, #1
 800ac46:	9304      	str	r3, [sp, #16]
 800ac48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac4c:	2206      	movs	r2, #6
 800ac4e:	4826      	ldr	r0, [pc, #152]	; (800ace8 <_svfiprintf_r+0x1f0>)
 800ac50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac54:	f7fd fc2f 	bl	80084b6 <memchr>
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	d038      	beq.n	800acce <_svfiprintf_r+0x1d6>
 800ac5c:	4b23      	ldr	r3, [pc, #140]	; (800acec <_svfiprintf_r+0x1f4>)
 800ac5e:	bb1b      	cbnz	r3, 800aca8 <_svfiprintf_r+0x1b0>
 800ac60:	9b03      	ldr	r3, [sp, #12]
 800ac62:	3307      	adds	r3, #7
 800ac64:	f023 0307 	bic.w	r3, r3, #7
 800ac68:	3308      	adds	r3, #8
 800ac6a:	9303      	str	r3, [sp, #12]
 800ac6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac6e:	4433      	add	r3, r6
 800ac70:	9309      	str	r3, [sp, #36]	; 0x24
 800ac72:	e768      	b.n	800ab46 <_svfiprintf_r+0x4e>
 800ac74:	460c      	mov	r4, r1
 800ac76:	2001      	movs	r0, #1
 800ac78:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac7c:	e7a6      	b.n	800abcc <_svfiprintf_r+0xd4>
 800ac7e:	2300      	movs	r3, #0
 800ac80:	f04f 0c0a 	mov.w	ip, #10
 800ac84:	4619      	mov	r1, r3
 800ac86:	3401      	adds	r4, #1
 800ac88:	9305      	str	r3, [sp, #20]
 800ac8a:	4620      	mov	r0, r4
 800ac8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac90:	3a30      	subs	r2, #48	; 0x30
 800ac92:	2a09      	cmp	r2, #9
 800ac94:	d903      	bls.n	800ac9e <_svfiprintf_r+0x1a6>
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d0c6      	beq.n	800ac28 <_svfiprintf_r+0x130>
 800ac9a:	9105      	str	r1, [sp, #20]
 800ac9c:	e7c4      	b.n	800ac28 <_svfiprintf_r+0x130>
 800ac9e:	4604      	mov	r4, r0
 800aca0:	2301      	movs	r3, #1
 800aca2:	fb0c 2101 	mla	r1, ip, r1, r2
 800aca6:	e7f0      	b.n	800ac8a <_svfiprintf_r+0x192>
 800aca8:	ab03      	add	r3, sp, #12
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	462a      	mov	r2, r5
 800acae:	4638      	mov	r0, r7
 800acb0:	4b0f      	ldr	r3, [pc, #60]	; (800acf0 <_svfiprintf_r+0x1f8>)
 800acb2:	a904      	add	r1, sp, #16
 800acb4:	f7fc fafe 	bl	80072b4 <_printf_float>
 800acb8:	1c42      	adds	r2, r0, #1
 800acba:	4606      	mov	r6, r0
 800acbc:	d1d6      	bne.n	800ac6c <_svfiprintf_r+0x174>
 800acbe:	89ab      	ldrh	r3, [r5, #12]
 800acc0:	065b      	lsls	r3, r3, #25
 800acc2:	f53f af2d 	bmi.w	800ab20 <_svfiprintf_r+0x28>
 800acc6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800acc8:	b01d      	add	sp, #116	; 0x74
 800acca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acce:	ab03      	add	r3, sp, #12
 800acd0:	9300      	str	r3, [sp, #0]
 800acd2:	462a      	mov	r2, r5
 800acd4:	4638      	mov	r0, r7
 800acd6:	4b06      	ldr	r3, [pc, #24]	; (800acf0 <_svfiprintf_r+0x1f8>)
 800acd8:	a904      	add	r1, sp, #16
 800acda:	f7fc fd8b 	bl	80077f4 <_printf_i>
 800acde:	e7eb      	b.n	800acb8 <_svfiprintf_r+0x1c0>
 800ace0:	0800d791 	.word	0x0800d791
 800ace4:	0800d797 	.word	0x0800d797
 800ace8:	0800d79b 	.word	0x0800d79b
 800acec:	080072b5 	.word	0x080072b5
 800acf0:	0800aa45 	.word	0x0800aa45

0800acf4 <__sfputc_r>:
 800acf4:	6893      	ldr	r3, [r2, #8]
 800acf6:	b410      	push	{r4}
 800acf8:	3b01      	subs	r3, #1
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	6093      	str	r3, [r2, #8]
 800acfe:	da07      	bge.n	800ad10 <__sfputc_r+0x1c>
 800ad00:	6994      	ldr	r4, [r2, #24]
 800ad02:	42a3      	cmp	r3, r4
 800ad04:	db01      	blt.n	800ad0a <__sfputc_r+0x16>
 800ad06:	290a      	cmp	r1, #10
 800ad08:	d102      	bne.n	800ad10 <__sfputc_r+0x1c>
 800ad0a:	bc10      	pop	{r4}
 800ad0c:	f7fd ba69 	b.w	80081e2 <__swbuf_r>
 800ad10:	6813      	ldr	r3, [r2, #0]
 800ad12:	1c58      	adds	r0, r3, #1
 800ad14:	6010      	str	r0, [r2, #0]
 800ad16:	7019      	strb	r1, [r3, #0]
 800ad18:	4608      	mov	r0, r1
 800ad1a:	bc10      	pop	{r4}
 800ad1c:	4770      	bx	lr

0800ad1e <__sfputs_r>:
 800ad1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad20:	4606      	mov	r6, r0
 800ad22:	460f      	mov	r7, r1
 800ad24:	4614      	mov	r4, r2
 800ad26:	18d5      	adds	r5, r2, r3
 800ad28:	42ac      	cmp	r4, r5
 800ad2a:	d101      	bne.n	800ad30 <__sfputs_r+0x12>
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	e007      	b.n	800ad40 <__sfputs_r+0x22>
 800ad30:	463a      	mov	r2, r7
 800ad32:	4630      	mov	r0, r6
 800ad34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad38:	f7ff ffdc 	bl	800acf4 <__sfputc_r>
 800ad3c:	1c43      	adds	r3, r0, #1
 800ad3e:	d1f3      	bne.n	800ad28 <__sfputs_r+0xa>
 800ad40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad44 <_vfiprintf_r>:
 800ad44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad48:	460d      	mov	r5, r1
 800ad4a:	4614      	mov	r4, r2
 800ad4c:	4698      	mov	r8, r3
 800ad4e:	4606      	mov	r6, r0
 800ad50:	b09d      	sub	sp, #116	; 0x74
 800ad52:	b118      	cbz	r0, 800ad5c <_vfiprintf_r+0x18>
 800ad54:	6a03      	ldr	r3, [r0, #32]
 800ad56:	b90b      	cbnz	r3, 800ad5c <_vfiprintf_r+0x18>
 800ad58:	f7fd f908 	bl	8007f6c <__sinit>
 800ad5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad5e:	07d9      	lsls	r1, r3, #31
 800ad60:	d405      	bmi.n	800ad6e <_vfiprintf_r+0x2a>
 800ad62:	89ab      	ldrh	r3, [r5, #12]
 800ad64:	059a      	lsls	r2, r3, #22
 800ad66:	d402      	bmi.n	800ad6e <_vfiprintf_r+0x2a>
 800ad68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad6a:	f7fd fba2 	bl	80084b2 <__retarget_lock_acquire_recursive>
 800ad6e:	89ab      	ldrh	r3, [r5, #12]
 800ad70:	071b      	lsls	r3, r3, #28
 800ad72:	d501      	bpl.n	800ad78 <_vfiprintf_r+0x34>
 800ad74:	692b      	ldr	r3, [r5, #16]
 800ad76:	b99b      	cbnz	r3, 800ada0 <_vfiprintf_r+0x5c>
 800ad78:	4629      	mov	r1, r5
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	f7fd fa6e 	bl	800825c <__swsetup_r>
 800ad80:	b170      	cbz	r0, 800ada0 <_vfiprintf_r+0x5c>
 800ad82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad84:	07dc      	lsls	r4, r3, #31
 800ad86:	d504      	bpl.n	800ad92 <_vfiprintf_r+0x4e>
 800ad88:	f04f 30ff 	mov.w	r0, #4294967295
 800ad8c:	b01d      	add	sp, #116	; 0x74
 800ad8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad92:	89ab      	ldrh	r3, [r5, #12]
 800ad94:	0598      	lsls	r0, r3, #22
 800ad96:	d4f7      	bmi.n	800ad88 <_vfiprintf_r+0x44>
 800ad98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad9a:	f7fd fb8b 	bl	80084b4 <__retarget_lock_release_recursive>
 800ad9e:	e7f3      	b.n	800ad88 <_vfiprintf_r+0x44>
 800ada0:	2300      	movs	r3, #0
 800ada2:	9309      	str	r3, [sp, #36]	; 0x24
 800ada4:	2320      	movs	r3, #32
 800ada6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adaa:	2330      	movs	r3, #48	; 0x30
 800adac:	f04f 0901 	mov.w	r9, #1
 800adb0:	f8cd 800c 	str.w	r8, [sp, #12]
 800adb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800af64 <_vfiprintf_r+0x220>
 800adb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800adbc:	4623      	mov	r3, r4
 800adbe:	469a      	mov	sl, r3
 800adc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adc4:	b10a      	cbz	r2, 800adca <_vfiprintf_r+0x86>
 800adc6:	2a25      	cmp	r2, #37	; 0x25
 800adc8:	d1f9      	bne.n	800adbe <_vfiprintf_r+0x7a>
 800adca:	ebba 0b04 	subs.w	fp, sl, r4
 800adce:	d00b      	beq.n	800ade8 <_vfiprintf_r+0xa4>
 800add0:	465b      	mov	r3, fp
 800add2:	4622      	mov	r2, r4
 800add4:	4629      	mov	r1, r5
 800add6:	4630      	mov	r0, r6
 800add8:	f7ff ffa1 	bl	800ad1e <__sfputs_r>
 800addc:	3001      	adds	r0, #1
 800adde:	f000 80a9 	beq.w	800af34 <_vfiprintf_r+0x1f0>
 800ade2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ade4:	445a      	add	r2, fp
 800ade6:	9209      	str	r2, [sp, #36]	; 0x24
 800ade8:	f89a 3000 	ldrb.w	r3, [sl]
 800adec:	2b00      	cmp	r3, #0
 800adee:	f000 80a1 	beq.w	800af34 <_vfiprintf_r+0x1f0>
 800adf2:	2300      	movs	r3, #0
 800adf4:	f04f 32ff 	mov.w	r2, #4294967295
 800adf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adfc:	f10a 0a01 	add.w	sl, sl, #1
 800ae00:	9304      	str	r3, [sp, #16]
 800ae02:	9307      	str	r3, [sp, #28]
 800ae04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae08:	931a      	str	r3, [sp, #104]	; 0x68
 800ae0a:	4654      	mov	r4, sl
 800ae0c:	2205      	movs	r2, #5
 800ae0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae12:	4854      	ldr	r0, [pc, #336]	; (800af64 <_vfiprintf_r+0x220>)
 800ae14:	f7fd fb4f 	bl	80084b6 <memchr>
 800ae18:	9a04      	ldr	r2, [sp, #16]
 800ae1a:	b9d8      	cbnz	r0, 800ae54 <_vfiprintf_r+0x110>
 800ae1c:	06d1      	lsls	r1, r2, #27
 800ae1e:	bf44      	itt	mi
 800ae20:	2320      	movmi	r3, #32
 800ae22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae26:	0713      	lsls	r3, r2, #28
 800ae28:	bf44      	itt	mi
 800ae2a:	232b      	movmi	r3, #43	; 0x2b
 800ae2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae30:	f89a 3000 	ldrb.w	r3, [sl]
 800ae34:	2b2a      	cmp	r3, #42	; 0x2a
 800ae36:	d015      	beq.n	800ae64 <_vfiprintf_r+0x120>
 800ae38:	4654      	mov	r4, sl
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	f04f 0c0a 	mov.w	ip, #10
 800ae40:	9a07      	ldr	r2, [sp, #28]
 800ae42:	4621      	mov	r1, r4
 800ae44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae48:	3b30      	subs	r3, #48	; 0x30
 800ae4a:	2b09      	cmp	r3, #9
 800ae4c:	d94d      	bls.n	800aeea <_vfiprintf_r+0x1a6>
 800ae4e:	b1b0      	cbz	r0, 800ae7e <_vfiprintf_r+0x13a>
 800ae50:	9207      	str	r2, [sp, #28]
 800ae52:	e014      	b.n	800ae7e <_vfiprintf_r+0x13a>
 800ae54:	eba0 0308 	sub.w	r3, r0, r8
 800ae58:	fa09 f303 	lsl.w	r3, r9, r3
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	46a2      	mov	sl, r4
 800ae60:	9304      	str	r3, [sp, #16]
 800ae62:	e7d2      	b.n	800ae0a <_vfiprintf_r+0xc6>
 800ae64:	9b03      	ldr	r3, [sp, #12]
 800ae66:	1d19      	adds	r1, r3, #4
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	9103      	str	r1, [sp, #12]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	bfbb      	ittet	lt
 800ae70:	425b      	neglt	r3, r3
 800ae72:	f042 0202 	orrlt.w	r2, r2, #2
 800ae76:	9307      	strge	r3, [sp, #28]
 800ae78:	9307      	strlt	r3, [sp, #28]
 800ae7a:	bfb8      	it	lt
 800ae7c:	9204      	strlt	r2, [sp, #16]
 800ae7e:	7823      	ldrb	r3, [r4, #0]
 800ae80:	2b2e      	cmp	r3, #46	; 0x2e
 800ae82:	d10c      	bne.n	800ae9e <_vfiprintf_r+0x15a>
 800ae84:	7863      	ldrb	r3, [r4, #1]
 800ae86:	2b2a      	cmp	r3, #42	; 0x2a
 800ae88:	d134      	bne.n	800aef4 <_vfiprintf_r+0x1b0>
 800ae8a:	9b03      	ldr	r3, [sp, #12]
 800ae8c:	3402      	adds	r4, #2
 800ae8e:	1d1a      	adds	r2, r3, #4
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	9203      	str	r2, [sp, #12]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	bfb8      	it	lt
 800ae98:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae9c:	9305      	str	r3, [sp, #20]
 800ae9e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800af68 <_vfiprintf_r+0x224>
 800aea2:	2203      	movs	r2, #3
 800aea4:	4650      	mov	r0, sl
 800aea6:	7821      	ldrb	r1, [r4, #0]
 800aea8:	f7fd fb05 	bl	80084b6 <memchr>
 800aeac:	b138      	cbz	r0, 800aebe <_vfiprintf_r+0x17a>
 800aeae:	2240      	movs	r2, #64	; 0x40
 800aeb0:	9b04      	ldr	r3, [sp, #16]
 800aeb2:	eba0 000a 	sub.w	r0, r0, sl
 800aeb6:	4082      	lsls	r2, r0
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	3401      	adds	r4, #1
 800aebc:	9304      	str	r3, [sp, #16]
 800aebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aec2:	2206      	movs	r2, #6
 800aec4:	4829      	ldr	r0, [pc, #164]	; (800af6c <_vfiprintf_r+0x228>)
 800aec6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aeca:	f7fd faf4 	bl	80084b6 <memchr>
 800aece:	2800      	cmp	r0, #0
 800aed0:	d03f      	beq.n	800af52 <_vfiprintf_r+0x20e>
 800aed2:	4b27      	ldr	r3, [pc, #156]	; (800af70 <_vfiprintf_r+0x22c>)
 800aed4:	bb1b      	cbnz	r3, 800af1e <_vfiprintf_r+0x1da>
 800aed6:	9b03      	ldr	r3, [sp, #12]
 800aed8:	3307      	adds	r3, #7
 800aeda:	f023 0307 	bic.w	r3, r3, #7
 800aede:	3308      	adds	r3, #8
 800aee0:	9303      	str	r3, [sp, #12]
 800aee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aee4:	443b      	add	r3, r7
 800aee6:	9309      	str	r3, [sp, #36]	; 0x24
 800aee8:	e768      	b.n	800adbc <_vfiprintf_r+0x78>
 800aeea:	460c      	mov	r4, r1
 800aeec:	2001      	movs	r0, #1
 800aeee:	fb0c 3202 	mla	r2, ip, r2, r3
 800aef2:	e7a6      	b.n	800ae42 <_vfiprintf_r+0xfe>
 800aef4:	2300      	movs	r3, #0
 800aef6:	f04f 0c0a 	mov.w	ip, #10
 800aefa:	4619      	mov	r1, r3
 800aefc:	3401      	adds	r4, #1
 800aefe:	9305      	str	r3, [sp, #20]
 800af00:	4620      	mov	r0, r4
 800af02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af06:	3a30      	subs	r2, #48	; 0x30
 800af08:	2a09      	cmp	r2, #9
 800af0a:	d903      	bls.n	800af14 <_vfiprintf_r+0x1d0>
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d0c6      	beq.n	800ae9e <_vfiprintf_r+0x15a>
 800af10:	9105      	str	r1, [sp, #20]
 800af12:	e7c4      	b.n	800ae9e <_vfiprintf_r+0x15a>
 800af14:	4604      	mov	r4, r0
 800af16:	2301      	movs	r3, #1
 800af18:	fb0c 2101 	mla	r1, ip, r1, r2
 800af1c:	e7f0      	b.n	800af00 <_vfiprintf_r+0x1bc>
 800af1e:	ab03      	add	r3, sp, #12
 800af20:	9300      	str	r3, [sp, #0]
 800af22:	462a      	mov	r2, r5
 800af24:	4630      	mov	r0, r6
 800af26:	4b13      	ldr	r3, [pc, #76]	; (800af74 <_vfiprintf_r+0x230>)
 800af28:	a904      	add	r1, sp, #16
 800af2a:	f7fc f9c3 	bl	80072b4 <_printf_float>
 800af2e:	4607      	mov	r7, r0
 800af30:	1c78      	adds	r0, r7, #1
 800af32:	d1d6      	bne.n	800aee2 <_vfiprintf_r+0x19e>
 800af34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af36:	07d9      	lsls	r1, r3, #31
 800af38:	d405      	bmi.n	800af46 <_vfiprintf_r+0x202>
 800af3a:	89ab      	ldrh	r3, [r5, #12]
 800af3c:	059a      	lsls	r2, r3, #22
 800af3e:	d402      	bmi.n	800af46 <_vfiprintf_r+0x202>
 800af40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af42:	f7fd fab7 	bl	80084b4 <__retarget_lock_release_recursive>
 800af46:	89ab      	ldrh	r3, [r5, #12]
 800af48:	065b      	lsls	r3, r3, #25
 800af4a:	f53f af1d 	bmi.w	800ad88 <_vfiprintf_r+0x44>
 800af4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af50:	e71c      	b.n	800ad8c <_vfiprintf_r+0x48>
 800af52:	ab03      	add	r3, sp, #12
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	462a      	mov	r2, r5
 800af58:	4630      	mov	r0, r6
 800af5a:	4b06      	ldr	r3, [pc, #24]	; (800af74 <_vfiprintf_r+0x230>)
 800af5c:	a904      	add	r1, sp, #16
 800af5e:	f7fc fc49 	bl	80077f4 <_printf_i>
 800af62:	e7e4      	b.n	800af2e <_vfiprintf_r+0x1ea>
 800af64:	0800d791 	.word	0x0800d791
 800af68:	0800d797 	.word	0x0800d797
 800af6c:	0800d79b 	.word	0x0800d79b
 800af70:	080072b5 	.word	0x080072b5
 800af74:	0800ad1f 	.word	0x0800ad1f

0800af78 <__sflush_r>:
 800af78:	898a      	ldrh	r2, [r1, #12]
 800af7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af7c:	4605      	mov	r5, r0
 800af7e:	0710      	lsls	r0, r2, #28
 800af80:	460c      	mov	r4, r1
 800af82:	d457      	bmi.n	800b034 <__sflush_r+0xbc>
 800af84:	684b      	ldr	r3, [r1, #4]
 800af86:	2b00      	cmp	r3, #0
 800af88:	dc04      	bgt.n	800af94 <__sflush_r+0x1c>
 800af8a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	dc01      	bgt.n	800af94 <__sflush_r+0x1c>
 800af90:	2000      	movs	r0, #0
 800af92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af96:	2e00      	cmp	r6, #0
 800af98:	d0fa      	beq.n	800af90 <__sflush_r+0x18>
 800af9a:	2300      	movs	r3, #0
 800af9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800afa0:	682f      	ldr	r7, [r5, #0]
 800afa2:	6a21      	ldr	r1, [r4, #32]
 800afa4:	602b      	str	r3, [r5, #0]
 800afa6:	d032      	beq.n	800b00e <__sflush_r+0x96>
 800afa8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800afaa:	89a3      	ldrh	r3, [r4, #12]
 800afac:	075a      	lsls	r2, r3, #29
 800afae:	d505      	bpl.n	800afbc <__sflush_r+0x44>
 800afb0:	6863      	ldr	r3, [r4, #4]
 800afb2:	1ac0      	subs	r0, r0, r3
 800afb4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afb6:	b10b      	cbz	r3, 800afbc <__sflush_r+0x44>
 800afb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800afba:	1ac0      	subs	r0, r0, r3
 800afbc:	2300      	movs	r3, #0
 800afbe:	4602      	mov	r2, r0
 800afc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afc2:	4628      	mov	r0, r5
 800afc4:	6a21      	ldr	r1, [r4, #32]
 800afc6:	47b0      	blx	r6
 800afc8:	1c43      	adds	r3, r0, #1
 800afca:	89a3      	ldrh	r3, [r4, #12]
 800afcc:	d106      	bne.n	800afdc <__sflush_r+0x64>
 800afce:	6829      	ldr	r1, [r5, #0]
 800afd0:	291d      	cmp	r1, #29
 800afd2:	d82b      	bhi.n	800b02c <__sflush_r+0xb4>
 800afd4:	4a28      	ldr	r2, [pc, #160]	; (800b078 <__sflush_r+0x100>)
 800afd6:	410a      	asrs	r2, r1
 800afd8:	07d6      	lsls	r6, r2, #31
 800afda:	d427      	bmi.n	800b02c <__sflush_r+0xb4>
 800afdc:	2200      	movs	r2, #0
 800afde:	6062      	str	r2, [r4, #4]
 800afe0:	6922      	ldr	r2, [r4, #16]
 800afe2:	04d9      	lsls	r1, r3, #19
 800afe4:	6022      	str	r2, [r4, #0]
 800afe6:	d504      	bpl.n	800aff2 <__sflush_r+0x7a>
 800afe8:	1c42      	adds	r2, r0, #1
 800afea:	d101      	bne.n	800aff0 <__sflush_r+0x78>
 800afec:	682b      	ldr	r3, [r5, #0]
 800afee:	b903      	cbnz	r3, 800aff2 <__sflush_r+0x7a>
 800aff0:	6560      	str	r0, [r4, #84]	; 0x54
 800aff2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aff4:	602f      	str	r7, [r5, #0]
 800aff6:	2900      	cmp	r1, #0
 800aff8:	d0ca      	beq.n	800af90 <__sflush_r+0x18>
 800affa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800affe:	4299      	cmp	r1, r3
 800b000:	d002      	beq.n	800b008 <__sflush_r+0x90>
 800b002:	4628      	mov	r0, r5
 800b004:	f7fe f8e8 	bl	80091d8 <_free_r>
 800b008:	2000      	movs	r0, #0
 800b00a:	6360      	str	r0, [r4, #52]	; 0x34
 800b00c:	e7c1      	b.n	800af92 <__sflush_r+0x1a>
 800b00e:	2301      	movs	r3, #1
 800b010:	4628      	mov	r0, r5
 800b012:	47b0      	blx	r6
 800b014:	1c41      	adds	r1, r0, #1
 800b016:	d1c8      	bne.n	800afaa <__sflush_r+0x32>
 800b018:	682b      	ldr	r3, [r5, #0]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d0c5      	beq.n	800afaa <__sflush_r+0x32>
 800b01e:	2b1d      	cmp	r3, #29
 800b020:	d001      	beq.n	800b026 <__sflush_r+0xae>
 800b022:	2b16      	cmp	r3, #22
 800b024:	d101      	bne.n	800b02a <__sflush_r+0xb2>
 800b026:	602f      	str	r7, [r5, #0]
 800b028:	e7b2      	b.n	800af90 <__sflush_r+0x18>
 800b02a:	89a3      	ldrh	r3, [r4, #12]
 800b02c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b030:	81a3      	strh	r3, [r4, #12]
 800b032:	e7ae      	b.n	800af92 <__sflush_r+0x1a>
 800b034:	690f      	ldr	r7, [r1, #16]
 800b036:	2f00      	cmp	r7, #0
 800b038:	d0aa      	beq.n	800af90 <__sflush_r+0x18>
 800b03a:	0793      	lsls	r3, r2, #30
 800b03c:	bf18      	it	ne
 800b03e:	2300      	movne	r3, #0
 800b040:	680e      	ldr	r6, [r1, #0]
 800b042:	bf08      	it	eq
 800b044:	694b      	ldreq	r3, [r1, #20]
 800b046:	1bf6      	subs	r6, r6, r7
 800b048:	600f      	str	r7, [r1, #0]
 800b04a:	608b      	str	r3, [r1, #8]
 800b04c:	2e00      	cmp	r6, #0
 800b04e:	dd9f      	ble.n	800af90 <__sflush_r+0x18>
 800b050:	4633      	mov	r3, r6
 800b052:	463a      	mov	r2, r7
 800b054:	4628      	mov	r0, r5
 800b056:	6a21      	ldr	r1, [r4, #32]
 800b058:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b05c:	47e0      	blx	ip
 800b05e:	2800      	cmp	r0, #0
 800b060:	dc06      	bgt.n	800b070 <__sflush_r+0xf8>
 800b062:	89a3      	ldrh	r3, [r4, #12]
 800b064:	f04f 30ff 	mov.w	r0, #4294967295
 800b068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b06c:	81a3      	strh	r3, [r4, #12]
 800b06e:	e790      	b.n	800af92 <__sflush_r+0x1a>
 800b070:	4407      	add	r7, r0
 800b072:	1a36      	subs	r6, r6, r0
 800b074:	e7ea      	b.n	800b04c <__sflush_r+0xd4>
 800b076:	bf00      	nop
 800b078:	dfbffffe 	.word	0xdfbffffe

0800b07c <_fflush_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	690b      	ldr	r3, [r1, #16]
 800b080:	4605      	mov	r5, r0
 800b082:	460c      	mov	r4, r1
 800b084:	b913      	cbnz	r3, 800b08c <_fflush_r+0x10>
 800b086:	2500      	movs	r5, #0
 800b088:	4628      	mov	r0, r5
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	b118      	cbz	r0, 800b096 <_fflush_r+0x1a>
 800b08e:	6a03      	ldr	r3, [r0, #32]
 800b090:	b90b      	cbnz	r3, 800b096 <_fflush_r+0x1a>
 800b092:	f7fc ff6b 	bl	8007f6c <__sinit>
 800b096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d0f3      	beq.n	800b086 <_fflush_r+0xa>
 800b09e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b0a0:	07d0      	lsls	r0, r2, #31
 800b0a2:	d404      	bmi.n	800b0ae <_fflush_r+0x32>
 800b0a4:	0599      	lsls	r1, r3, #22
 800b0a6:	d402      	bmi.n	800b0ae <_fflush_r+0x32>
 800b0a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0aa:	f7fd fa02 	bl	80084b2 <__retarget_lock_acquire_recursive>
 800b0ae:	4628      	mov	r0, r5
 800b0b0:	4621      	mov	r1, r4
 800b0b2:	f7ff ff61 	bl	800af78 <__sflush_r>
 800b0b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0b8:	4605      	mov	r5, r0
 800b0ba:	07da      	lsls	r2, r3, #31
 800b0bc:	d4e4      	bmi.n	800b088 <_fflush_r+0xc>
 800b0be:	89a3      	ldrh	r3, [r4, #12]
 800b0c0:	059b      	lsls	r3, r3, #22
 800b0c2:	d4e1      	bmi.n	800b088 <_fflush_r+0xc>
 800b0c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0c6:	f7fd f9f5 	bl	80084b4 <__retarget_lock_release_recursive>
 800b0ca:	e7dd      	b.n	800b088 <_fflush_r+0xc>

0800b0cc <__swhatbuf_r>:
 800b0cc:	b570      	push	{r4, r5, r6, lr}
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d4:	4615      	mov	r5, r2
 800b0d6:	2900      	cmp	r1, #0
 800b0d8:	461e      	mov	r6, r3
 800b0da:	b096      	sub	sp, #88	; 0x58
 800b0dc:	da0c      	bge.n	800b0f8 <__swhatbuf_r+0x2c>
 800b0de:	89a3      	ldrh	r3, [r4, #12]
 800b0e0:	2100      	movs	r1, #0
 800b0e2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b0e6:	bf0c      	ite	eq
 800b0e8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b0ec:	2340      	movne	r3, #64	; 0x40
 800b0ee:	2000      	movs	r0, #0
 800b0f0:	6031      	str	r1, [r6, #0]
 800b0f2:	602b      	str	r3, [r5, #0]
 800b0f4:	b016      	add	sp, #88	; 0x58
 800b0f6:	bd70      	pop	{r4, r5, r6, pc}
 800b0f8:	466a      	mov	r2, sp
 800b0fa:	f000 f875 	bl	800b1e8 <_fstat_r>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	dbed      	blt.n	800b0de <__swhatbuf_r+0x12>
 800b102:	9901      	ldr	r1, [sp, #4]
 800b104:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b108:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b10c:	4259      	negs	r1, r3
 800b10e:	4159      	adcs	r1, r3
 800b110:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b114:	e7eb      	b.n	800b0ee <__swhatbuf_r+0x22>

0800b116 <__smakebuf_r>:
 800b116:	898b      	ldrh	r3, [r1, #12]
 800b118:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b11a:	079d      	lsls	r5, r3, #30
 800b11c:	4606      	mov	r6, r0
 800b11e:	460c      	mov	r4, r1
 800b120:	d507      	bpl.n	800b132 <__smakebuf_r+0x1c>
 800b122:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b126:	6023      	str	r3, [r4, #0]
 800b128:	6123      	str	r3, [r4, #16]
 800b12a:	2301      	movs	r3, #1
 800b12c:	6163      	str	r3, [r4, #20]
 800b12e:	b002      	add	sp, #8
 800b130:	bd70      	pop	{r4, r5, r6, pc}
 800b132:	466a      	mov	r2, sp
 800b134:	ab01      	add	r3, sp, #4
 800b136:	f7ff ffc9 	bl	800b0cc <__swhatbuf_r>
 800b13a:	9900      	ldr	r1, [sp, #0]
 800b13c:	4605      	mov	r5, r0
 800b13e:	4630      	mov	r0, r6
 800b140:	f7fe f8ba 	bl	80092b8 <_malloc_r>
 800b144:	b948      	cbnz	r0, 800b15a <__smakebuf_r+0x44>
 800b146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b14a:	059a      	lsls	r2, r3, #22
 800b14c:	d4ef      	bmi.n	800b12e <__smakebuf_r+0x18>
 800b14e:	f023 0303 	bic.w	r3, r3, #3
 800b152:	f043 0302 	orr.w	r3, r3, #2
 800b156:	81a3      	strh	r3, [r4, #12]
 800b158:	e7e3      	b.n	800b122 <__smakebuf_r+0xc>
 800b15a:	89a3      	ldrh	r3, [r4, #12]
 800b15c:	6020      	str	r0, [r4, #0]
 800b15e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b162:	81a3      	strh	r3, [r4, #12]
 800b164:	9b00      	ldr	r3, [sp, #0]
 800b166:	6120      	str	r0, [r4, #16]
 800b168:	6163      	str	r3, [r4, #20]
 800b16a:	9b01      	ldr	r3, [sp, #4]
 800b16c:	b15b      	cbz	r3, 800b186 <__smakebuf_r+0x70>
 800b16e:	4630      	mov	r0, r6
 800b170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b174:	f000 f84a 	bl	800b20c <_isatty_r>
 800b178:	b128      	cbz	r0, 800b186 <__smakebuf_r+0x70>
 800b17a:	89a3      	ldrh	r3, [r4, #12]
 800b17c:	f023 0303 	bic.w	r3, r3, #3
 800b180:	f043 0301 	orr.w	r3, r3, #1
 800b184:	81a3      	strh	r3, [r4, #12]
 800b186:	89a3      	ldrh	r3, [r4, #12]
 800b188:	431d      	orrs	r5, r3
 800b18a:	81a5      	strh	r5, [r4, #12]
 800b18c:	e7cf      	b.n	800b12e <__smakebuf_r+0x18>

0800b18e <memmove>:
 800b18e:	4288      	cmp	r0, r1
 800b190:	b510      	push	{r4, lr}
 800b192:	eb01 0402 	add.w	r4, r1, r2
 800b196:	d902      	bls.n	800b19e <memmove+0x10>
 800b198:	4284      	cmp	r4, r0
 800b19a:	4623      	mov	r3, r4
 800b19c:	d807      	bhi.n	800b1ae <memmove+0x20>
 800b19e:	1e43      	subs	r3, r0, #1
 800b1a0:	42a1      	cmp	r1, r4
 800b1a2:	d008      	beq.n	800b1b6 <memmove+0x28>
 800b1a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1a8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1ac:	e7f8      	b.n	800b1a0 <memmove+0x12>
 800b1ae:	4601      	mov	r1, r0
 800b1b0:	4402      	add	r2, r0
 800b1b2:	428a      	cmp	r2, r1
 800b1b4:	d100      	bne.n	800b1b8 <memmove+0x2a>
 800b1b6:	bd10      	pop	{r4, pc}
 800b1b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1bc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1c0:	e7f7      	b.n	800b1b2 <memmove+0x24>

0800b1c2 <strncmp>:
 800b1c2:	b510      	push	{r4, lr}
 800b1c4:	b16a      	cbz	r2, 800b1e2 <strncmp+0x20>
 800b1c6:	3901      	subs	r1, #1
 800b1c8:	1884      	adds	r4, r0, r2
 800b1ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1ce:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b1d2:	429a      	cmp	r2, r3
 800b1d4:	d103      	bne.n	800b1de <strncmp+0x1c>
 800b1d6:	42a0      	cmp	r0, r4
 800b1d8:	d001      	beq.n	800b1de <strncmp+0x1c>
 800b1da:	2a00      	cmp	r2, #0
 800b1dc:	d1f5      	bne.n	800b1ca <strncmp+0x8>
 800b1de:	1ad0      	subs	r0, r2, r3
 800b1e0:	bd10      	pop	{r4, pc}
 800b1e2:	4610      	mov	r0, r2
 800b1e4:	e7fc      	b.n	800b1e0 <strncmp+0x1e>
	...

0800b1e8 <_fstat_r>:
 800b1e8:	b538      	push	{r3, r4, r5, lr}
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	4d06      	ldr	r5, [pc, #24]	; (800b208 <_fstat_r+0x20>)
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	4608      	mov	r0, r1
 800b1f2:	4611      	mov	r1, r2
 800b1f4:	602b      	str	r3, [r5, #0]
 800b1f6:	f7f8 fd5c 	bl	8003cb2 <_fstat>
 800b1fa:	1c43      	adds	r3, r0, #1
 800b1fc:	d102      	bne.n	800b204 <_fstat_r+0x1c>
 800b1fe:	682b      	ldr	r3, [r5, #0]
 800b200:	b103      	cbz	r3, 800b204 <_fstat_r+0x1c>
 800b202:	6023      	str	r3, [r4, #0]
 800b204:	bd38      	pop	{r3, r4, r5, pc}
 800b206:	bf00      	nop
 800b208:	200018f4 	.word	0x200018f4

0800b20c <_isatty_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	2300      	movs	r3, #0
 800b210:	4d05      	ldr	r5, [pc, #20]	; (800b228 <_isatty_r+0x1c>)
 800b212:	4604      	mov	r4, r0
 800b214:	4608      	mov	r0, r1
 800b216:	602b      	str	r3, [r5, #0]
 800b218:	f7f8 fd5a 	bl	8003cd0 <_isatty>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	d102      	bne.n	800b226 <_isatty_r+0x1a>
 800b220:	682b      	ldr	r3, [r5, #0]
 800b222:	b103      	cbz	r3, 800b226 <_isatty_r+0x1a>
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	bd38      	pop	{r3, r4, r5, pc}
 800b228:	200018f4 	.word	0x200018f4

0800b22c <_sbrk_r>:
 800b22c:	b538      	push	{r3, r4, r5, lr}
 800b22e:	2300      	movs	r3, #0
 800b230:	4d05      	ldr	r5, [pc, #20]	; (800b248 <_sbrk_r+0x1c>)
 800b232:	4604      	mov	r4, r0
 800b234:	4608      	mov	r0, r1
 800b236:	602b      	str	r3, [r5, #0]
 800b238:	f7f8 fd60 	bl	8003cfc <_sbrk>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d102      	bne.n	800b246 <_sbrk_r+0x1a>
 800b240:	682b      	ldr	r3, [r5, #0]
 800b242:	b103      	cbz	r3, 800b246 <_sbrk_r+0x1a>
 800b244:	6023      	str	r3, [r4, #0]
 800b246:	bd38      	pop	{r3, r4, r5, pc}
 800b248:	200018f4 	.word	0x200018f4

0800b24c <nan>:
 800b24c:	2000      	movs	r0, #0
 800b24e:	4901      	ldr	r1, [pc, #4]	; (800b254 <nan+0x8>)
 800b250:	4770      	bx	lr
 800b252:	bf00      	nop
 800b254:	7ff80000 	.word	0x7ff80000

0800b258 <__assert_func>:
 800b258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b25a:	4614      	mov	r4, r2
 800b25c:	461a      	mov	r2, r3
 800b25e:	4b09      	ldr	r3, [pc, #36]	; (800b284 <__assert_func+0x2c>)
 800b260:	4605      	mov	r5, r0
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	68d8      	ldr	r0, [r3, #12]
 800b266:	b14c      	cbz	r4, 800b27c <__assert_func+0x24>
 800b268:	4b07      	ldr	r3, [pc, #28]	; (800b288 <__assert_func+0x30>)
 800b26a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b26e:	9100      	str	r1, [sp, #0]
 800b270:	462b      	mov	r3, r5
 800b272:	4906      	ldr	r1, [pc, #24]	; (800b28c <__assert_func+0x34>)
 800b274:	f000 fbca 	bl	800ba0c <fiprintf>
 800b278:	f000 fbda 	bl	800ba30 <abort>
 800b27c:	4b04      	ldr	r3, [pc, #16]	; (800b290 <__assert_func+0x38>)
 800b27e:	461c      	mov	r4, r3
 800b280:	e7f3      	b.n	800b26a <__assert_func+0x12>
 800b282:	bf00      	nop
 800b284:	20000084 	.word	0x20000084
 800b288:	0800d7aa 	.word	0x0800d7aa
 800b28c:	0800d7b7 	.word	0x0800d7b7
 800b290:	0800d7e5 	.word	0x0800d7e5

0800b294 <_calloc_r>:
 800b294:	b570      	push	{r4, r5, r6, lr}
 800b296:	fba1 5402 	umull	r5, r4, r1, r2
 800b29a:	b934      	cbnz	r4, 800b2aa <_calloc_r+0x16>
 800b29c:	4629      	mov	r1, r5
 800b29e:	f7fe f80b 	bl	80092b8 <_malloc_r>
 800b2a2:	4606      	mov	r6, r0
 800b2a4:	b928      	cbnz	r0, 800b2b2 <_calloc_r+0x1e>
 800b2a6:	4630      	mov	r0, r6
 800b2a8:	bd70      	pop	{r4, r5, r6, pc}
 800b2aa:	220c      	movs	r2, #12
 800b2ac:	2600      	movs	r6, #0
 800b2ae:	6002      	str	r2, [r0, #0]
 800b2b0:	e7f9      	b.n	800b2a6 <_calloc_r+0x12>
 800b2b2:	462a      	mov	r2, r5
 800b2b4:	4621      	mov	r1, r4
 800b2b6:	f7fd f829 	bl	800830c <memset>
 800b2ba:	e7f4      	b.n	800b2a6 <_calloc_r+0x12>

0800b2bc <rshift>:
 800b2bc:	6903      	ldr	r3, [r0, #16]
 800b2be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2c6:	f100 0414 	add.w	r4, r0, #20
 800b2ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2ce:	dd46      	ble.n	800b35e <rshift+0xa2>
 800b2d0:	f011 011f 	ands.w	r1, r1, #31
 800b2d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b2d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b2dc:	d10c      	bne.n	800b2f8 <rshift+0x3c>
 800b2de:	4629      	mov	r1, r5
 800b2e0:	f100 0710 	add.w	r7, r0, #16
 800b2e4:	42b1      	cmp	r1, r6
 800b2e6:	d335      	bcc.n	800b354 <rshift+0x98>
 800b2e8:	1a9b      	subs	r3, r3, r2
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	1eea      	subs	r2, r5, #3
 800b2ee:	4296      	cmp	r6, r2
 800b2f0:	bf38      	it	cc
 800b2f2:	2300      	movcc	r3, #0
 800b2f4:	4423      	add	r3, r4
 800b2f6:	e015      	b.n	800b324 <rshift+0x68>
 800b2f8:	46a1      	mov	r9, r4
 800b2fa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b2fe:	f1c1 0820 	rsb	r8, r1, #32
 800b302:	40cf      	lsrs	r7, r1
 800b304:	f105 0e04 	add.w	lr, r5, #4
 800b308:	4576      	cmp	r6, lr
 800b30a:	46f4      	mov	ip, lr
 800b30c:	d816      	bhi.n	800b33c <rshift+0x80>
 800b30e:	1a9a      	subs	r2, r3, r2
 800b310:	0092      	lsls	r2, r2, #2
 800b312:	3a04      	subs	r2, #4
 800b314:	3501      	adds	r5, #1
 800b316:	42ae      	cmp	r6, r5
 800b318:	bf38      	it	cc
 800b31a:	2200      	movcc	r2, #0
 800b31c:	18a3      	adds	r3, r4, r2
 800b31e:	50a7      	str	r7, [r4, r2]
 800b320:	b107      	cbz	r7, 800b324 <rshift+0x68>
 800b322:	3304      	adds	r3, #4
 800b324:	42a3      	cmp	r3, r4
 800b326:	eba3 0204 	sub.w	r2, r3, r4
 800b32a:	bf08      	it	eq
 800b32c:	2300      	moveq	r3, #0
 800b32e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b332:	6102      	str	r2, [r0, #16]
 800b334:	bf08      	it	eq
 800b336:	6143      	streq	r3, [r0, #20]
 800b338:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b33c:	f8dc c000 	ldr.w	ip, [ip]
 800b340:	fa0c fc08 	lsl.w	ip, ip, r8
 800b344:	ea4c 0707 	orr.w	r7, ip, r7
 800b348:	f849 7b04 	str.w	r7, [r9], #4
 800b34c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b350:	40cf      	lsrs	r7, r1
 800b352:	e7d9      	b.n	800b308 <rshift+0x4c>
 800b354:	f851 cb04 	ldr.w	ip, [r1], #4
 800b358:	f847 cf04 	str.w	ip, [r7, #4]!
 800b35c:	e7c2      	b.n	800b2e4 <rshift+0x28>
 800b35e:	4623      	mov	r3, r4
 800b360:	e7e0      	b.n	800b324 <rshift+0x68>

0800b362 <__hexdig_fun>:
 800b362:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b366:	2b09      	cmp	r3, #9
 800b368:	d802      	bhi.n	800b370 <__hexdig_fun+0xe>
 800b36a:	3820      	subs	r0, #32
 800b36c:	b2c0      	uxtb	r0, r0
 800b36e:	4770      	bx	lr
 800b370:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b374:	2b05      	cmp	r3, #5
 800b376:	d801      	bhi.n	800b37c <__hexdig_fun+0x1a>
 800b378:	3847      	subs	r0, #71	; 0x47
 800b37a:	e7f7      	b.n	800b36c <__hexdig_fun+0xa>
 800b37c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b380:	2b05      	cmp	r3, #5
 800b382:	d801      	bhi.n	800b388 <__hexdig_fun+0x26>
 800b384:	3827      	subs	r0, #39	; 0x27
 800b386:	e7f1      	b.n	800b36c <__hexdig_fun+0xa>
 800b388:	2000      	movs	r0, #0
 800b38a:	4770      	bx	lr

0800b38c <__gethex>:
 800b38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b390:	4681      	mov	r9, r0
 800b392:	468a      	mov	sl, r1
 800b394:	4617      	mov	r7, r2
 800b396:	680a      	ldr	r2, [r1, #0]
 800b398:	b085      	sub	sp, #20
 800b39a:	f102 0b02 	add.w	fp, r2, #2
 800b39e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b3a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b3a6:	9302      	str	r3, [sp, #8]
 800b3a8:	32fe      	adds	r2, #254	; 0xfe
 800b3aa:	eb02 030b 	add.w	r3, r2, fp
 800b3ae:	46d8      	mov	r8, fp
 800b3b0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b3b4:	9301      	str	r3, [sp, #4]
 800b3b6:	2830      	cmp	r0, #48	; 0x30
 800b3b8:	d0f7      	beq.n	800b3aa <__gethex+0x1e>
 800b3ba:	f7ff ffd2 	bl	800b362 <__hexdig_fun>
 800b3be:	4604      	mov	r4, r0
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	d138      	bne.n	800b436 <__gethex+0xaa>
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	4640      	mov	r0, r8
 800b3c8:	49a7      	ldr	r1, [pc, #668]	; (800b668 <__gethex+0x2dc>)
 800b3ca:	f7ff fefa 	bl	800b1c2 <strncmp>
 800b3ce:	4606      	mov	r6, r0
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	d169      	bne.n	800b4a8 <__gethex+0x11c>
 800b3d4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b3d8:	465d      	mov	r5, fp
 800b3da:	f7ff ffc2 	bl	800b362 <__hexdig_fun>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d064      	beq.n	800b4ac <__gethex+0x120>
 800b3e2:	465a      	mov	r2, fp
 800b3e4:	7810      	ldrb	r0, [r2, #0]
 800b3e6:	4690      	mov	r8, r2
 800b3e8:	2830      	cmp	r0, #48	; 0x30
 800b3ea:	f102 0201 	add.w	r2, r2, #1
 800b3ee:	d0f9      	beq.n	800b3e4 <__gethex+0x58>
 800b3f0:	f7ff ffb7 	bl	800b362 <__hexdig_fun>
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	fab0 f480 	clz	r4, r0
 800b3fa:	465e      	mov	r6, fp
 800b3fc:	0964      	lsrs	r4, r4, #5
 800b3fe:	9301      	str	r3, [sp, #4]
 800b400:	4642      	mov	r2, r8
 800b402:	4615      	mov	r5, r2
 800b404:	7828      	ldrb	r0, [r5, #0]
 800b406:	3201      	adds	r2, #1
 800b408:	f7ff ffab 	bl	800b362 <__hexdig_fun>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	d1f8      	bne.n	800b402 <__gethex+0x76>
 800b410:	2201      	movs	r2, #1
 800b412:	4628      	mov	r0, r5
 800b414:	4994      	ldr	r1, [pc, #592]	; (800b668 <__gethex+0x2dc>)
 800b416:	f7ff fed4 	bl	800b1c2 <strncmp>
 800b41a:	b978      	cbnz	r0, 800b43c <__gethex+0xb0>
 800b41c:	b946      	cbnz	r6, 800b430 <__gethex+0xa4>
 800b41e:	1c6e      	adds	r6, r5, #1
 800b420:	4632      	mov	r2, r6
 800b422:	4615      	mov	r5, r2
 800b424:	7828      	ldrb	r0, [r5, #0]
 800b426:	3201      	adds	r2, #1
 800b428:	f7ff ff9b 	bl	800b362 <__hexdig_fun>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d1f8      	bne.n	800b422 <__gethex+0x96>
 800b430:	1b73      	subs	r3, r6, r5
 800b432:	009e      	lsls	r6, r3, #2
 800b434:	e004      	b.n	800b440 <__gethex+0xb4>
 800b436:	2400      	movs	r4, #0
 800b438:	4626      	mov	r6, r4
 800b43a:	e7e1      	b.n	800b400 <__gethex+0x74>
 800b43c:	2e00      	cmp	r6, #0
 800b43e:	d1f7      	bne.n	800b430 <__gethex+0xa4>
 800b440:	782b      	ldrb	r3, [r5, #0]
 800b442:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b446:	2b50      	cmp	r3, #80	; 0x50
 800b448:	d13d      	bne.n	800b4c6 <__gethex+0x13a>
 800b44a:	786b      	ldrb	r3, [r5, #1]
 800b44c:	2b2b      	cmp	r3, #43	; 0x2b
 800b44e:	d02f      	beq.n	800b4b0 <__gethex+0x124>
 800b450:	2b2d      	cmp	r3, #45	; 0x2d
 800b452:	d031      	beq.n	800b4b8 <__gethex+0x12c>
 800b454:	f04f 0b00 	mov.w	fp, #0
 800b458:	1c69      	adds	r1, r5, #1
 800b45a:	7808      	ldrb	r0, [r1, #0]
 800b45c:	f7ff ff81 	bl	800b362 <__hexdig_fun>
 800b460:	1e42      	subs	r2, r0, #1
 800b462:	b2d2      	uxtb	r2, r2
 800b464:	2a18      	cmp	r2, #24
 800b466:	d82e      	bhi.n	800b4c6 <__gethex+0x13a>
 800b468:	f1a0 0210 	sub.w	r2, r0, #16
 800b46c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b470:	f7ff ff77 	bl	800b362 <__hexdig_fun>
 800b474:	f100 3cff 	add.w	ip, r0, #4294967295
 800b478:	fa5f fc8c 	uxtb.w	ip, ip
 800b47c:	f1bc 0f18 	cmp.w	ip, #24
 800b480:	d91d      	bls.n	800b4be <__gethex+0x132>
 800b482:	f1bb 0f00 	cmp.w	fp, #0
 800b486:	d000      	beq.n	800b48a <__gethex+0xfe>
 800b488:	4252      	negs	r2, r2
 800b48a:	4416      	add	r6, r2
 800b48c:	f8ca 1000 	str.w	r1, [sl]
 800b490:	b1dc      	cbz	r4, 800b4ca <__gethex+0x13e>
 800b492:	9b01      	ldr	r3, [sp, #4]
 800b494:	2b00      	cmp	r3, #0
 800b496:	bf14      	ite	ne
 800b498:	f04f 0800 	movne.w	r8, #0
 800b49c:	f04f 0806 	moveq.w	r8, #6
 800b4a0:	4640      	mov	r0, r8
 800b4a2:	b005      	add	sp, #20
 800b4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4a8:	4645      	mov	r5, r8
 800b4aa:	4626      	mov	r6, r4
 800b4ac:	2401      	movs	r4, #1
 800b4ae:	e7c7      	b.n	800b440 <__gethex+0xb4>
 800b4b0:	f04f 0b00 	mov.w	fp, #0
 800b4b4:	1ca9      	adds	r1, r5, #2
 800b4b6:	e7d0      	b.n	800b45a <__gethex+0xce>
 800b4b8:	f04f 0b01 	mov.w	fp, #1
 800b4bc:	e7fa      	b.n	800b4b4 <__gethex+0x128>
 800b4be:	230a      	movs	r3, #10
 800b4c0:	fb03 0002 	mla	r0, r3, r2, r0
 800b4c4:	e7d0      	b.n	800b468 <__gethex+0xdc>
 800b4c6:	4629      	mov	r1, r5
 800b4c8:	e7e0      	b.n	800b48c <__gethex+0x100>
 800b4ca:	4621      	mov	r1, r4
 800b4cc:	eba5 0308 	sub.w	r3, r5, r8
 800b4d0:	3b01      	subs	r3, #1
 800b4d2:	2b07      	cmp	r3, #7
 800b4d4:	dc0a      	bgt.n	800b4ec <__gethex+0x160>
 800b4d6:	4648      	mov	r0, r9
 800b4d8:	f7fd ff7a 	bl	80093d0 <_Balloc>
 800b4dc:	4604      	mov	r4, r0
 800b4de:	b940      	cbnz	r0, 800b4f2 <__gethex+0x166>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	21e4      	movs	r1, #228	; 0xe4
 800b4e4:	4b61      	ldr	r3, [pc, #388]	; (800b66c <__gethex+0x2e0>)
 800b4e6:	4862      	ldr	r0, [pc, #392]	; (800b670 <__gethex+0x2e4>)
 800b4e8:	f7ff feb6 	bl	800b258 <__assert_func>
 800b4ec:	3101      	adds	r1, #1
 800b4ee:	105b      	asrs	r3, r3, #1
 800b4f0:	e7ef      	b.n	800b4d2 <__gethex+0x146>
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	469b      	mov	fp, r3
 800b4f6:	f100 0a14 	add.w	sl, r0, #20
 800b4fa:	f8cd a004 	str.w	sl, [sp, #4]
 800b4fe:	45a8      	cmp	r8, r5
 800b500:	d344      	bcc.n	800b58c <__gethex+0x200>
 800b502:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b506:	4658      	mov	r0, fp
 800b508:	f848 bb04 	str.w	fp, [r8], #4
 800b50c:	eba8 080a 	sub.w	r8, r8, sl
 800b510:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800b514:	6122      	str	r2, [r4, #16]
 800b516:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800b51a:	f7fe f84b 	bl	80095b4 <__hi0bits>
 800b51e:	683d      	ldr	r5, [r7, #0]
 800b520:	eba8 0800 	sub.w	r8, r8, r0
 800b524:	45a8      	cmp	r8, r5
 800b526:	dd59      	ble.n	800b5dc <__gethex+0x250>
 800b528:	eba8 0805 	sub.w	r8, r8, r5
 800b52c:	4641      	mov	r1, r8
 800b52e:	4620      	mov	r0, r4
 800b530:	f7fe fbc9 	bl	8009cc6 <__any_on>
 800b534:	4683      	mov	fp, r0
 800b536:	b1b8      	cbz	r0, 800b568 <__gethex+0x1dc>
 800b538:	f04f 0b01 	mov.w	fp, #1
 800b53c:	f108 33ff 	add.w	r3, r8, #4294967295
 800b540:	1159      	asrs	r1, r3, #5
 800b542:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b546:	f003 021f 	and.w	r2, r3, #31
 800b54a:	fa0b f202 	lsl.w	r2, fp, r2
 800b54e:	420a      	tst	r2, r1
 800b550:	d00a      	beq.n	800b568 <__gethex+0x1dc>
 800b552:	455b      	cmp	r3, fp
 800b554:	dd06      	ble.n	800b564 <__gethex+0x1d8>
 800b556:	4620      	mov	r0, r4
 800b558:	f1a8 0102 	sub.w	r1, r8, #2
 800b55c:	f7fe fbb3 	bl	8009cc6 <__any_on>
 800b560:	2800      	cmp	r0, #0
 800b562:	d138      	bne.n	800b5d6 <__gethex+0x24a>
 800b564:	f04f 0b02 	mov.w	fp, #2
 800b568:	4641      	mov	r1, r8
 800b56a:	4620      	mov	r0, r4
 800b56c:	f7ff fea6 	bl	800b2bc <rshift>
 800b570:	4446      	add	r6, r8
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	42b3      	cmp	r3, r6
 800b576:	da41      	bge.n	800b5fc <__gethex+0x270>
 800b578:	4621      	mov	r1, r4
 800b57a:	4648      	mov	r0, r9
 800b57c:	f7fd ff68 	bl	8009450 <_Bfree>
 800b580:	2300      	movs	r3, #0
 800b582:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b584:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b588:	6013      	str	r3, [r2, #0]
 800b58a:	e789      	b.n	800b4a0 <__gethex+0x114>
 800b58c:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b590:	2a2e      	cmp	r2, #46	; 0x2e
 800b592:	d014      	beq.n	800b5be <__gethex+0x232>
 800b594:	2b20      	cmp	r3, #32
 800b596:	d106      	bne.n	800b5a6 <__gethex+0x21a>
 800b598:	9b01      	ldr	r3, [sp, #4]
 800b59a:	f843 bb04 	str.w	fp, [r3], #4
 800b59e:	f04f 0b00 	mov.w	fp, #0
 800b5a2:	9301      	str	r3, [sp, #4]
 800b5a4:	465b      	mov	r3, fp
 800b5a6:	7828      	ldrb	r0, [r5, #0]
 800b5a8:	9303      	str	r3, [sp, #12]
 800b5aa:	f7ff feda 	bl	800b362 <__hexdig_fun>
 800b5ae:	9b03      	ldr	r3, [sp, #12]
 800b5b0:	f000 000f 	and.w	r0, r0, #15
 800b5b4:	4098      	lsls	r0, r3
 800b5b6:	ea4b 0b00 	orr.w	fp, fp, r0
 800b5ba:	3304      	adds	r3, #4
 800b5bc:	e79f      	b.n	800b4fe <__gethex+0x172>
 800b5be:	45a8      	cmp	r8, r5
 800b5c0:	d8e8      	bhi.n	800b594 <__gethex+0x208>
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	4928      	ldr	r1, [pc, #160]	; (800b668 <__gethex+0x2dc>)
 800b5c8:	9303      	str	r3, [sp, #12]
 800b5ca:	f7ff fdfa 	bl	800b1c2 <strncmp>
 800b5ce:	9b03      	ldr	r3, [sp, #12]
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	d1df      	bne.n	800b594 <__gethex+0x208>
 800b5d4:	e793      	b.n	800b4fe <__gethex+0x172>
 800b5d6:	f04f 0b03 	mov.w	fp, #3
 800b5da:	e7c5      	b.n	800b568 <__gethex+0x1dc>
 800b5dc:	da0b      	bge.n	800b5f6 <__gethex+0x26a>
 800b5de:	eba5 0808 	sub.w	r8, r5, r8
 800b5e2:	4621      	mov	r1, r4
 800b5e4:	4642      	mov	r2, r8
 800b5e6:	4648      	mov	r0, r9
 800b5e8:	f7fe f94a 	bl	8009880 <__lshift>
 800b5ec:	4604      	mov	r4, r0
 800b5ee:	eba6 0608 	sub.w	r6, r6, r8
 800b5f2:	f100 0a14 	add.w	sl, r0, #20
 800b5f6:	f04f 0b00 	mov.w	fp, #0
 800b5fa:	e7ba      	b.n	800b572 <__gethex+0x1e6>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	42b3      	cmp	r3, r6
 800b600:	dd74      	ble.n	800b6ec <__gethex+0x360>
 800b602:	1b9e      	subs	r6, r3, r6
 800b604:	42b5      	cmp	r5, r6
 800b606:	dc35      	bgt.n	800b674 <__gethex+0x2e8>
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	d023      	beq.n	800b656 <__gethex+0x2ca>
 800b60e:	2b03      	cmp	r3, #3
 800b610:	d025      	beq.n	800b65e <__gethex+0x2d2>
 800b612:	2b01      	cmp	r3, #1
 800b614:	d115      	bne.n	800b642 <__gethex+0x2b6>
 800b616:	42b5      	cmp	r5, r6
 800b618:	d113      	bne.n	800b642 <__gethex+0x2b6>
 800b61a:	2d01      	cmp	r5, #1
 800b61c:	d10b      	bne.n	800b636 <__gethex+0x2aa>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	9a02      	ldr	r2, [sp, #8]
 800b622:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b626:	6013      	str	r3, [r2, #0]
 800b628:	2301      	movs	r3, #1
 800b62a:	6123      	str	r3, [r4, #16]
 800b62c:	f8ca 3000 	str.w	r3, [sl]
 800b630:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b632:	601c      	str	r4, [r3, #0]
 800b634:	e734      	b.n	800b4a0 <__gethex+0x114>
 800b636:	4620      	mov	r0, r4
 800b638:	1e69      	subs	r1, r5, #1
 800b63a:	f7fe fb44 	bl	8009cc6 <__any_on>
 800b63e:	2800      	cmp	r0, #0
 800b640:	d1ed      	bne.n	800b61e <__gethex+0x292>
 800b642:	4621      	mov	r1, r4
 800b644:	4648      	mov	r0, r9
 800b646:	f7fd ff03 	bl	8009450 <_Bfree>
 800b64a:	2300      	movs	r3, #0
 800b64c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b64e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b652:	6013      	str	r3, [r2, #0]
 800b654:	e724      	b.n	800b4a0 <__gethex+0x114>
 800b656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1f2      	bne.n	800b642 <__gethex+0x2b6>
 800b65c:	e7df      	b.n	800b61e <__gethex+0x292>
 800b65e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1dc      	bne.n	800b61e <__gethex+0x292>
 800b664:	e7ed      	b.n	800b642 <__gethex+0x2b6>
 800b666:	bf00      	nop
 800b668:	0800d63c 	.word	0x0800d63c
 800b66c:	0800d4cf 	.word	0x0800d4cf
 800b670:	0800d7e6 	.word	0x0800d7e6
 800b674:	f106 38ff 	add.w	r8, r6, #4294967295
 800b678:	f1bb 0f00 	cmp.w	fp, #0
 800b67c:	d133      	bne.n	800b6e6 <__gethex+0x35a>
 800b67e:	f1b8 0f00 	cmp.w	r8, #0
 800b682:	d004      	beq.n	800b68e <__gethex+0x302>
 800b684:	4641      	mov	r1, r8
 800b686:	4620      	mov	r0, r4
 800b688:	f7fe fb1d 	bl	8009cc6 <__any_on>
 800b68c:	4683      	mov	fp, r0
 800b68e:	2301      	movs	r3, #1
 800b690:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b694:	f008 081f 	and.w	r8, r8, #31
 800b698:	fa03 f308 	lsl.w	r3, r3, r8
 800b69c:	f04f 0802 	mov.w	r8, #2
 800b6a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b6a4:	4631      	mov	r1, r6
 800b6a6:	4213      	tst	r3, r2
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	bf18      	it	ne
 800b6ac:	f04b 0b02 	orrne.w	fp, fp, #2
 800b6b0:	1bad      	subs	r5, r5, r6
 800b6b2:	f7ff fe03 	bl	800b2bc <rshift>
 800b6b6:	687e      	ldr	r6, [r7, #4]
 800b6b8:	f1bb 0f00 	cmp.w	fp, #0
 800b6bc:	d04a      	beq.n	800b754 <__gethex+0x3c8>
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	2b02      	cmp	r3, #2
 800b6c2:	d016      	beq.n	800b6f2 <__gethex+0x366>
 800b6c4:	2b03      	cmp	r3, #3
 800b6c6:	d018      	beq.n	800b6fa <__gethex+0x36e>
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	d109      	bne.n	800b6e0 <__gethex+0x354>
 800b6cc:	f01b 0f02 	tst.w	fp, #2
 800b6d0:	d006      	beq.n	800b6e0 <__gethex+0x354>
 800b6d2:	f8da 3000 	ldr.w	r3, [sl]
 800b6d6:	ea4b 0b03 	orr.w	fp, fp, r3
 800b6da:	f01b 0f01 	tst.w	fp, #1
 800b6de:	d10f      	bne.n	800b700 <__gethex+0x374>
 800b6e0:	f048 0810 	orr.w	r8, r8, #16
 800b6e4:	e036      	b.n	800b754 <__gethex+0x3c8>
 800b6e6:	f04f 0b01 	mov.w	fp, #1
 800b6ea:	e7d0      	b.n	800b68e <__gethex+0x302>
 800b6ec:	f04f 0801 	mov.w	r8, #1
 800b6f0:	e7e2      	b.n	800b6b8 <__gethex+0x32c>
 800b6f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6f4:	f1c3 0301 	rsb	r3, r3, #1
 800b6f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d0ef      	beq.n	800b6e0 <__gethex+0x354>
 800b700:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b704:	f104 0214 	add.w	r2, r4, #20
 800b708:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b70c:	9301      	str	r3, [sp, #4]
 800b70e:	2300      	movs	r3, #0
 800b710:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b714:	4694      	mov	ip, r2
 800b716:	f852 1b04 	ldr.w	r1, [r2], #4
 800b71a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b71e:	d01e      	beq.n	800b75e <__gethex+0x3d2>
 800b720:	3101      	adds	r1, #1
 800b722:	f8cc 1000 	str.w	r1, [ip]
 800b726:	f1b8 0f02 	cmp.w	r8, #2
 800b72a:	f104 0214 	add.w	r2, r4, #20
 800b72e:	d13d      	bne.n	800b7ac <__gethex+0x420>
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	3b01      	subs	r3, #1
 800b734:	42ab      	cmp	r3, r5
 800b736:	d10b      	bne.n	800b750 <__gethex+0x3c4>
 800b738:	2301      	movs	r3, #1
 800b73a:	1169      	asrs	r1, r5, #5
 800b73c:	f005 051f 	and.w	r5, r5, #31
 800b740:	fa03 f505 	lsl.w	r5, r3, r5
 800b744:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b748:	421d      	tst	r5, r3
 800b74a:	bf18      	it	ne
 800b74c:	f04f 0801 	movne.w	r8, #1
 800b750:	f048 0820 	orr.w	r8, r8, #32
 800b754:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b756:	601c      	str	r4, [r3, #0]
 800b758:	9b02      	ldr	r3, [sp, #8]
 800b75a:	601e      	str	r6, [r3, #0]
 800b75c:	e6a0      	b.n	800b4a0 <__gethex+0x114>
 800b75e:	4290      	cmp	r0, r2
 800b760:	f842 3c04 	str.w	r3, [r2, #-4]
 800b764:	d8d6      	bhi.n	800b714 <__gethex+0x388>
 800b766:	68a2      	ldr	r2, [r4, #8]
 800b768:	4593      	cmp	fp, r2
 800b76a:	db17      	blt.n	800b79c <__gethex+0x410>
 800b76c:	6861      	ldr	r1, [r4, #4]
 800b76e:	4648      	mov	r0, r9
 800b770:	3101      	adds	r1, #1
 800b772:	f7fd fe2d 	bl	80093d0 <_Balloc>
 800b776:	4682      	mov	sl, r0
 800b778:	b918      	cbnz	r0, 800b782 <__gethex+0x3f6>
 800b77a:	4602      	mov	r2, r0
 800b77c:	2184      	movs	r1, #132	; 0x84
 800b77e:	4b1a      	ldr	r3, [pc, #104]	; (800b7e8 <__gethex+0x45c>)
 800b780:	e6b1      	b.n	800b4e6 <__gethex+0x15a>
 800b782:	6922      	ldr	r2, [r4, #16]
 800b784:	f104 010c 	add.w	r1, r4, #12
 800b788:	3202      	adds	r2, #2
 800b78a:	0092      	lsls	r2, r2, #2
 800b78c:	300c      	adds	r0, #12
 800b78e:	f7fc fea0 	bl	80084d2 <memcpy>
 800b792:	4621      	mov	r1, r4
 800b794:	4648      	mov	r0, r9
 800b796:	f7fd fe5b 	bl	8009450 <_Bfree>
 800b79a:	4654      	mov	r4, sl
 800b79c:	6922      	ldr	r2, [r4, #16]
 800b79e:	1c51      	adds	r1, r2, #1
 800b7a0:	6121      	str	r1, [r4, #16]
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b7a8:	6151      	str	r1, [r2, #20]
 800b7aa:	e7bc      	b.n	800b726 <__gethex+0x39a>
 800b7ac:	6921      	ldr	r1, [r4, #16]
 800b7ae:	4559      	cmp	r1, fp
 800b7b0:	dd0b      	ble.n	800b7ca <__gethex+0x43e>
 800b7b2:	2101      	movs	r1, #1
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f7ff fd81 	bl	800b2bc <rshift>
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	3601      	adds	r6, #1
 800b7be:	42b3      	cmp	r3, r6
 800b7c0:	f6ff aeda 	blt.w	800b578 <__gethex+0x1ec>
 800b7c4:	f04f 0801 	mov.w	r8, #1
 800b7c8:	e7c2      	b.n	800b750 <__gethex+0x3c4>
 800b7ca:	f015 051f 	ands.w	r5, r5, #31
 800b7ce:	d0f9      	beq.n	800b7c4 <__gethex+0x438>
 800b7d0:	9b01      	ldr	r3, [sp, #4]
 800b7d2:	f1c5 0520 	rsb	r5, r5, #32
 800b7d6:	441a      	add	r2, r3
 800b7d8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b7dc:	f7fd feea 	bl	80095b4 <__hi0bits>
 800b7e0:	42a8      	cmp	r0, r5
 800b7e2:	dbe6      	blt.n	800b7b2 <__gethex+0x426>
 800b7e4:	e7ee      	b.n	800b7c4 <__gethex+0x438>
 800b7e6:	bf00      	nop
 800b7e8:	0800d4cf 	.word	0x0800d4cf

0800b7ec <L_shift>:
 800b7ec:	f1c2 0208 	rsb	r2, r2, #8
 800b7f0:	0092      	lsls	r2, r2, #2
 800b7f2:	b570      	push	{r4, r5, r6, lr}
 800b7f4:	f1c2 0620 	rsb	r6, r2, #32
 800b7f8:	6843      	ldr	r3, [r0, #4]
 800b7fa:	6804      	ldr	r4, [r0, #0]
 800b7fc:	fa03 f506 	lsl.w	r5, r3, r6
 800b800:	432c      	orrs	r4, r5
 800b802:	40d3      	lsrs	r3, r2
 800b804:	6004      	str	r4, [r0, #0]
 800b806:	f840 3f04 	str.w	r3, [r0, #4]!
 800b80a:	4288      	cmp	r0, r1
 800b80c:	d3f4      	bcc.n	800b7f8 <L_shift+0xc>
 800b80e:	bd70      	pop	{r4, r5, r6, pc}

0800b810 <__match>:
 800b810:	b530      	push	{r4, r5, lr}
 800b812:	6803      	ldr	r3, [r0, #0]
 800b814:	3301      	adds	r3, #1
 800b816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b81a:	b914      	cbnz	r4, 800b822 <__match+0x12>
 800b81c:	6003      	str	r3, [r0, #0]
 800b81e:	2001      	movs	r0, #1
 800b820:	bd30      	pop	{r4, r5, pc}
 800b822:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b826:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b82a:	2d19      	cmp	r5, #25
 800b82c:	bf98      	it	ls
 800b82e:	3220      	addls	r2, #32
 800b830:	42a2      	cmp	r2, r4
 800b832:	d0f0      	beq.n	800b816 <__match+0x6>
 800b834:	2000      	movs	r0, #0
 800b836:	e7f3      	b.n	800b820 <__match+0x10>

0800b838 <__hexnan>:
 800b838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b83c:	2500      	movs	r5, #0
 800b83e:	680b      	ldr	r3, [r1, #0]
 800b840:	4682      	mov	sl, r0
 800b842:	115e      	asrs	r6, r3, #5
 800b844:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b848:	f013 031f 	ands.w	r3, r3, #31
 800b84c:	bf18      	it	ne
 800b84e:	3604      	addne	r6, #4
 800b850:	1f37      	subs	r7, r6, #4
 800b852:	4690      	mov	r8, r2
 800b854:	46b9      	mov	r9, r7
 800b856:	463c      	mov	r4, r7
 800b858:	46ab      	mov	fp, r5
 800b85a:	b087      	sub	sp, #28
 800b85c:	6801      	ldr	r1, [r0, #0]
 800b85e:	9301      	str	r3, [sp, #4]
 800b860:	f846 5c04 	str.w	r5, [r6, #-4]
 800b864:	9502      	str	r5, [sp, #8]
 800b866:	784a      	ldrb	r2, [r1, #1]
 800b868:	1c4b      	adds	r3, r1, #1
 800b86a:	9303      	str	r3, [sp, #12]
 800b86c:	b342      	cbz	r2, 800b8c0 <__hexnan+0x88>
 800b86e:	4610      	mov	r0, r2
 800b870:	9105      	str	r1, [sp, #20]
 800b872:	9204      	str	r2, [sp, #16]
 800b874:	f7ff fd75 	bl	800b362 <__hexdig_fun>
 800b878:	2800      	cmp	r0, #0
 800b87a:	d14f      	bne.n	800b91c <__hexnan+0xe4>
 800b87c:	9a04      	ldr	r2, [sp, #16]
 800b87e:	9905      	ldr	r1, [sp, #20]
 800b880:	2a20      	cmp	r2, #32
 800b882:	d818      	bhi.n	800b8b6 <__hexnan+0x7e>
 800b884:	9b02      	ldr	r3, [sp, #8]
 800b886:	459b      	cmp	fp, r3
 800b888:	dd13      	ble.n	800b8b2 <__hexnan+0x7a>
 800b88a:	454c      	cmp	r4, r9
 800b88c:	d206      	bcs.n	800b89c <__hexnan+0x64>
 800b88e:	2d07      	cmp	r5, #7
 800b890:	dc04      	bgt.n	800b89c <__hexnan+0x64>
 800b892:	462a      	mov	r2, r5
 800b894:	4649      	mov	r1, r9
 800b896:	4620      	mov	r0, r4
 800b898:	f7ff ffa8 	bl	800b7ec <L_shift>
 800b89c:	4544      	cmp	r4, r8
 800b89e:	d950      	bls.n	800b942 <__hexnan+0x10a>
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	f1a4 0904 	sub.w	r9, r4, #4
 800b8a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8aa:	461d      	mov	r5, r3
 800b8ac:	464c      	mov	r4, r9
 800b8ae:	f8cd b008 	str.w	fp, [sp, #8]
 800b8b2:	9903      	ldr	r1, [sp, #12]
 800b8b4:	e7d7      	b.n	800b866 <__hexnan+0x2e>
 800b8b6:	2a29      	cmp	r2, #41	; 0x29
 800b8b8:	d155      	bne.n	800b966 <__hexnan+0x12e>
 800b8ba:	3102      	adds	r1, #2
 800b8bc:	f8ca 1000 	str.w	r1, [sl]
 800b8c0:	f1bb 0f00 	cmp.w	fp, #0
 800b8c4:	d04f      	beq.n	800b966 <__hexnan+0x12e>
 800b8c6:	454c      	cmp	r4, r9
 800b8c8:	d206      	bcs.n	800b8d8 <__hexnan+0xa0>
 800b8ca:	2d07      	cmp	r5, #7
 800b8cc:	dc04      	bgt.n	800b8d8 <__hexnan+0xa0>
 800b8ce:	462a      	mov	r2, r5
 800b8d0:	4649      	mov	r1, r9
 800b8d2:	4620      	mov	r0, r4
 800b8d4:	f7ff ff8a 	bl	800b7ec <L_shift>
 800b8d8:	4544      	cmp	r4, r8
 800b8da:	d934      	bls.n	800b946 <__hexnan+0x10e>
 800b8dc:	4623      	mov	r3, r4
 800b8de:	f1a8 0204 	sub.w	r2, r8, #4
 800b8e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8e6:	429f      	cmp	r7, r3
 800b8e8:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8ec:	d2f9      	bcs.n	800b8e2 <__hexnan+0xaa>
 800b8ee:	1b3b      	subs	r3, r7, r4
 800b8f0:	f023 0303 	bic.w	r3, r3, #3
 800b8f4:	3304      	adds	r3, #4
 800b8f6:	3e03      	subs	r6, #3
 800b8f8:	3401      	adds	r4, #1
 800b8fa:	42a6      	cmp	r6, r4
 800b8fc:	bf38      	it	cc
 800b8fe:	2304      	movcc	r3, #4
 800b900:	2200      	movs	r2, #0
 800b902:	4443      	add	r3, r8
 800b904:	f843 2b04 	str.w	r2, [r3], #4
 800b908:	429f      	cmp	r7, r3
 800b90a:	d2fb      	bcs.n	800b904 <__hexnan+0xcc>
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	b91b      	cbnz	r3, 800b918 <__hexnan+0xe0>
 800b910:	4547      	cmp	r7, r8
 800b912:	d126      	bne.n	800b962 <__hexnan+0x12a>
 800b914:	2301      	movs	r3, #1
 800b916:	603b      	str	r3, [r7, #0]
 800b918:	2005      	movs	r0, #5
 800b91a:	e025      	b.n	800b968 <__hexnan+0x130>
 800b91c:	3501      	adds	r5, #1
 800b91e:	2d08      	cmp	r5, #8
 800b920:	f10b 0b01 	add.w	fp, fp, #1
 800b924:	dd06      	ble.n	800b934 <__hexnan+0xfc>
 800b926:	4544      	cmp	r4, r8
 800b928:	d9c3      	bls.n	800b8b2 <__hexnan+0x7a>
 800b92a:	2300      	movs	r3, #0
 800b92c:	2501      	movs	r5, #1
 800b92e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b932:	3c04      	subs	r4, #4
 800b934:	6822      	ldr	r2, [r4, #0]
 800b936:	f000 000f 	and.w	r0, r0, #15
 800b93a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b93e:	6020      	str	r0, [r4, #0]
 800b940:	e7b7      	b.n	800b8b2 <__hexnan+0x7a>
 800b942:	2508      	movs	r5, #8
 800b944:	e7b5      	b.n	800b8b2 <__hexnan+0x7a>
 800b946:	9b01      	ldr	r3, [sp, #4]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d0df      	beq.n	800b90c <__hexnan+0xd4>
 800b94c:	f04f 32ff 	mov.w	r2, #4294967295
 800b950:	f1c3 0320 	rsb	r3, r3, #32
 800b954:	40da      	lsrs	r2, r3
 800b956:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b95a:	4013      	ands	r3, r2
 800b95c:	f846 3c04 	str.w	r3, [r6, #-4]
 800b960:	e7d4      	b.n	800b90c <__hexnan+0xd4>
 800b962:	3f04      	subs	r7, #4
 800b964:	e7d2      	b.n	800b90c <__hexnan+0xd4>
 800b966:	2004      	movs	r0, #4
 800b968:	b007      	add	sp, #28
 800b96a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b96e <__ascii_mbtowc>:
 800b96e:	b082      	sub	sp, #8
 800b970:	b901      	cbnz	r1, 800b974 <__ascii_mbtowc+0x6>
 800b972:	a901      	add	r1, sp, #4
 800b974:	b142      	cbz	r2, 800b988 <__ascii_mbtowc+0x1a>
 800b976:	b14b      	cbz	r3, 800b98c <__ascii_mbtowc+0x1e>
 800b978:	7813      	ldrb	r3, [r2, #0]
 800b97a:	600b      	str	r3, [r1, #0]
 800b97c:	7812      	ldrb	r2, [r2, #0]
 800b97e:	1e10      	subs	r0, r2, #0
 800b980:	bf18      	it	ne
 800b982:	2001      	movne	r0, #1
 800b984:	b002      	add	sp, #8
 800b986:	4770      	bx	lr
 800b988:	4610      	mov	r0, r2
 800b98a:	e7fb      	b.n	800b984 <__ascii_mbtowc+0x16>
 800b98c:	f06f 0001 	mvn.w	r0, #1
 800b990:	e7f8      	b.n	800b984 <__ascii_mbtowc+0x16>

0800b992 <_realloc_r>:
 800b992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b996:	4680      	mov	r8, r0
 800b998:	4614      	mov	r4, r2
 800b99a:	460e      	mov	r6, r1
 800b99c:	b921      	cbnz	r1, 800b9a8 <_realloc_r+0x16>
 800b99e:	4611      	mov	r1, r2
 800b9a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a4:	f7fd bc88 	b.w	80092b8 <_malloc_r>
 800b9a8:	b92a      	cbnz	r2, 800b9b6 <_realloc_r+0x24>
 800b9aa:	f7fd fc15 	bl	80091d8 <_free_r>
 800b9ae:	4625      	mov	r5, r4
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9b6:	f000 f842 	bl	800ba3e <_malloc_usable_size_r>
 800b9ba:	4284      	cmp	r4, r0
 800b9bc:	4607      	mov	r7, r0
 800b9be:	d802      	bhi.n	800b9c6 <_realloc_r+0x34>
 800b9c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9c4:	d812      	bhi.n	800b9ec <_realloc_r+0x5a>
 800b9c6:	4621      	mov	r1, r4
 800b9c8:	4640      	mov	r0, r8
 800b9ca:	f7fd fc75 	bl	80092b8 <_malloc_r>
 800b9ce:	4605      	mov	r5, r0
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	d0ed      	beq.n	800b9b0 <_realloc_r+0x1e>
 800b9d4:	42bc      	cmp	r4, r7
 800b9d6:	4622      	mov	r2, r4
 800b9d8:	4631      	mov	r1, r6
 800b9da:	bf28      	it	cs
 800b9dc:	463a      	movcs	r2, r7
 800b9de:	f7fc fd78 	bl	80084d2 <memcpy>
 800b9e2:	4631      	mov	r1, r6
 800b9e4:	4640      	mov	r0, r8
 800b9e6:	f7fd fbf7 	bl	80091d8 <_free_r>
 800b9ea:	e7e1      	b.n	800b9b0 <_realloc_r+0x1e>
 800b9ec:	4635      	mov	r5, r6
 800b9ee:	e7df      	b.n	800b9b0 <_realloc_r+0x1e>

0800b9f0 <__ascii_wctomb>:
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	4608      	mov	r0, r1
 800b9f4:	b141      	cbz	r1, 800ba08 <__ascii_wctomb+0x18>
 800b9f6:	2aff      	cmp	r2, #255	; 0xff
 800b9f8:	d904      	bls.n	800ba04 <__ascii_wctomb+0x14>
 800b9fa:	228a      	movs	r2, #138	; 0x8a
 800b9fc:	f04f 30ff 	mov.w	r0, #4294967295
 800ba00:	601a      	str	r2, [r3, #0]
 800ba02:	4770      	bx	lr
 800ba04:	2001      	movs	r0, #1
 800ba06:	700a      	strb	r2, [r1, #0]
 800ba08:	4770      	bx	lr
	...

0800ba0c <fiprintf>:
 800ba0c:	b40e      	push	{r1, r2, r3}
 800ba0e:	b503      	push	{r0, r1, lr}
 800ba10:	4601      	mov	r1, r0
 800ba12:	ab03      	add	r3, sp, #12
 800ba14:	4805      	ldr	r0, [pc, #20]	; (800ba2c <fiprintf+0x20>)
 800ba16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba1a:	6800      	ldr	r0, [r0, #0]
 800ba1c:	9301      	str	r3, [sp, #4]
 800ba1e:	f7ff f991 	bl	800ad44 <_vfiprintf_r>
 800ba22:	b002      	add	sp, #8
 800ba24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba28:	b003      	add	sp, #12
 800ba2a:	4770      	bx	lr
 800ba2c:	20000084 	.word	0x20000084

0800ba30 <abort>:
 800ba30:	2006      	movs	r0, #6
 800ba32:	b508      	push	{r3, lr}
 800ba34:	f000 f834 	bl	800baa0 <raise>
 800ba38:	2001      	movs	r0, #1
 800ba3a:	f7f8 f908 	bl	8003c4e <_exit>

0800ba3e <_malloc_usable_size_r>:
 800ba3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba42:	1f18      	subs	r0, r3, #4
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	bfbc      	itt	lt
 800ba48:	580b      	ldrlt	r3, [r1, r0]
 800ba4a:	18c0      	addlt	r0, r0, r3
 800ba4c:	4770      	bx	lr

0800ba4e <_raise_r>:
 800ba4e:	291f      	cmp	r1, #31
 800ba50:	b538      	push	{r3, r4, r5, lr}
 800ba52:	4604      	mov	r4, r0
 800ba54:	460d      	mov	r5, r1
 800ba56:	d904      	bls.n	800ba62 <_raise_r+0x14>
 800ba58:	2316      	movs	r3, #22
 800ba5a:	6003      	str	r3, [r0, #0]
 800ba5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba60:	bd38      	pop	{r3, r4, r5, pc}
 800ba62:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ba64:	b112      	cbz	r2, 800ba6c <_raise_r+0x1e>
 800ba66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba6a:	b94b      	cbnz	r3, 800ba80 <_raise_r+0x32>
 800ba6c:	4620      	mov	r0, r4
 800ba6e:	f000 f831 	bl	800bad4 <_getpid_r>
 800ba72:	462a      	mov	r2, r5
 800ba74:	4601      	mov	r1, r0
 800ba76:	4620      	mov	r0, r4
 800ba78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba7c:	f000 b818 	b.w	800bab0 <_kill_r>
 800ba80:	2b01      	cmp	r3, #1
 800ba82:	d00a      	beq.n	800ba9a <_raise_r+0x4c>
 800ba84:	1c59      	adds	r1, r3, #1
 800ba86:	d103      	bne.n	800ba90 <_raise_r+0x42>
 800ba88:	2316      	movs	r3, #22
 800ba8a:	6003      	str	r3, [r0, #0]
 800ba8c:	2001      	movs	r0, #1
 800ba8e:	e7e7      	b.n	800ba60 <_raise_r+0x12>
 800ba90:	2400      	movs	r4, #0
 800ba92:	4628      	mov	r0, r5
 800ba94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ba98:	4798      	blx	r3
 800ba9a:	2000      	movs	r0, #0
 800ba9c:	e7e0      	b.n	800ba60 <_raise_r+0x12>
	...

0800baa0 <raise>:
 800baa0:	4b02      	ldr	r3, [pc, #8]	; (800baac <raise+0xc>)
 800baa2:	4601      	mov	r1, r0
 800baa4:	6818      	ldr	r0, [r3, #0]
 800baa6:	f7ff bfd2 	b.w	800ba4e <_raise_r>
 800baaa:	bf00      	nop
 800baac:	20000084 	.word	0x20000084

0800bab0 <_kill_r>:
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	2300      	movs	r3, #0
 800bab4:	4d06      	ldr	r5, [pc, #24]	; (800bad0 <_kill_r+0x20>)
 800bab6:	4604      	mov	r4, r0
 800bab8:	4608      	mov	r0, r1
 800baba:	4611      	mov	r1, r2
 800babc:	602b      	str	r3, [r5, #0]
 800babe:	f7f8 f8b6 	bl	8003c2e <_kill>
 800bac2:	1c43      	adds	r3, r0, #1
 800bac4:	d102      	bne.n	800bacc <_kill_r+0x1c>
 800bac6:	682b      	ldr	r3, [r5, #0]
 800bac8:	b103      	cbz	r3, 800bacc <_kill_r+0x1c>
 800baca:	6023      	str	r3, [r4, #0]
 800bacc:	bd38      	pop	{r3, r4, r5, pc}
 800bace:	bf00      	nop
 800bad0:	200018f4 	.word	0x200018f4

0800bad4 <_getpid_r>:
 800bad4:	f7f8 b8a4 	b.w	8003c20 <_getpid>

0800bad8 <pow>:
 800bad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800badc:	4614      	mov	r4, r2
 800bade:	461d      	mov	r5, r3
 800bae0:	4680      	mov	r8, r0
 800bae2:	4689      	mov	r9, r1
 800bae4:	f000 f9e4 	bl	800beb0 <__ieee754_pow>
 800bae8:	4622      	mov	r2, r4
 800baea:	4606      	mov	r6, r0
 800baec:	460f      	mov	r7, r1
 800baee:	462b      	mov	r3, r5
 800baf0:	4620      	mov	r0, r4
 800baf2:	4629      	mov	r1, r5
 800baf4:	f7f4 ff8a 	bl	8000a0c <__aeabi_dcmpun>
 800baf8:	bbc8      	cbnz	r0, 800bb6e <pow+0x96>
 800bafa:	2200      	movs	r2, #0
 800bafc:	2300      	movs	r3, #0
 800bafe:	4640      	mov	r0, r8
 800bb00:	4649      	mov	r1, r9
 800bb02:	f7f4 ff51 	bl	80009a8 <__aeabi_dcmpeq>
 800bb06:	b1b8      	cbz	r0, 800bb38 <pow+0x60>
 800bb08:	2200      	movs	r2, #0
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	4620      	mov	r0, r4
 800bb0e:	4629      	mov	r1, r5
 800bb10:	f7f4 ff4a 	bl	80009a8 <__aeabi_dcmpeq>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d141      	bne.n	800bb9c <pow+0xc4>
 800bb18:	4620      	mov	r0, r4
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	f000 f868 	bl	800bbf0 <finite>
 800bb20:	b328      	cbz	r0, 800bb6e <pow+0x96>
 800bb22:	2200      	movs	r2, #0
 800bb24:	2300      	movs	r3, #0
 800bb26:	4620      	mov	r0, r4
 800bb28:	4629      	mov	r1, r5
 800bb2a:	f7f4 ff47 	bl	80009bc <__aeabi_dcmplt>
 800bb2e:	b1f0      	cbz	r0, 800bb6e <pow+0x96>
 800bb30:	f7fc fc94 	bl	800845c <__errno>
 800bb34:	2322      	movs	r3, #34	; 0x22
 800bb36:	e019      	b.n	800bb6c <pow+0x94>
 800bb38:	4630      	mov	r0, r6
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	f000 f858 	bl	800bbf0 <finite>
 800bb40:	b9c8      	cbnz	r0, 800bb76 <pow+0x9e>
 800bb42:	4640      	mov	r0, r8
 800bb44:	4649      	mov	r1, r9
 800bb46:	f000 f853 	bl	800bbf0 <finite>
 800bb4a:	b1a0      	cbz	r0, 800bb76 <pow+0x9e>
 800bb4c:	4620      	mov	r0, r4
 800bb4e:	4629      	mov	r1, r5
 800bb50:	f000 f84e 	bl	800bbf0 <finite>
 800bb54:	b178      	cbz	r0, 800bb76 <pow+0x9e>
 800bb56:	4632      	mov	r2, r6
 800bb58:	463b      	mov	r3, r7
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	4639      	mov	r1, r7
 800bb5e:	f7f4 ff55 	bl	8000a0c <__aeabi_dcmpun>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d0e4      	beq.n	800bb30 <pow+0x58>
 800bb66:	f7fc fc79 	bl	800845c <__errno>
 800bb6a:	2321      	movs	r3, #33	; 0x21
 800bb6c:	6003      	str	r3, [r0, #0]
 800bb6e:	4630      	mov	r0, r6
 800bb70:	4639      	mov	r1, r7
 800bb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb76:	2200      	movs	r2, #0
 800bb78:	2300      	movs	r3, #0
 800bb7a:	4630      	mov	r0, r6
 800bb7c:	4639      	mov	r1, r7
 800bb7e:	f7f4 ff13 	bl	80009a8 <__aeabi_dcmpeq>
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d0f3      	beq.n	800bb6e <pow+0x96>
 800bb86:	4640      	mov	r0, r8
 800bb88:	4649      	mov	r1, r9
 800bb8a:	f000 f831 	bl	800bbf0 <finite>
 800bb8e:	2800      	cmp	r0, #0
 800bb90:	d0ed      	beq.n	800bb6e <pow+0x96>
 800bb92:	4620      	mov	r0, r4
 800bb94:	4629      	mov	r1, r5
 800bb96:	f000 f82b 	bl	800bbf0 <finite>
 800bb9a:	e7c8      	b.n	800bb2e <pow+0x56>
 800bb9c:	2600      	movs	r6, #0
 800bb9e:	4f01      	ldr	r7, [pc, #4]	; (800bba4 <pow+0xcc>)
 800bba0:	e7e5      	b.n	800bb6e <pow+0x96>
 800bba2:	bf00      	nop
 800bba4:	3ff00000 	.word	0x3ff00000

0800bba8 <sqrt>:
 800bba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbaa:	4606      	mov	r6, r0
 800bbac:	460f      	mov	r7, r1
 800bbae:	f000 f825 	bl	800bbfc <__ieee754_sqrt>
 800bbb2:	4632      	mov	r2, r6
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	460d      	mov	r5, r1
 800bbb8:	463b      	mov	r3, r7
 800bbba:	4630      	mov	r0, r6
 800bbbc:	4639      	mov	r1, r7
 800bbbe:	f7f4 ff25 	bl	8000a0c <__aeabi_dcmpun>
 800bbc2:	b990      	cbnz	r0, 800bbea <sqrt+0x42>
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	4630      	mov	r0, r6
 800bbca:	4639      	mov	r1, r7
 800bbcc:	f7f4 fef6 	bl	80009bc <__aeabi_dcmplt>
 800bbd0:	b158      	cbz	r0, 800bbea <sqrt+0x42>
 800bbd2:	f7fc fc43 	bl	800845c <__errno>
 800bbd6:	2321      	movs	r3, #33	; 0x21
 800bbd8:	2200      	movs	r2, #0
 800bbda:	6003      	str	r3, [r0, #0]
 800bbdc:	2300      	movs	r3, #0
 800bbde:	4610      	mov	r0, r2
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	f7f4 fda3 	bl	800072c <__aeabi_ddiv>
 800bbe6:	4604      	mov	r4, r0
 800bbe8:	460d      	mov	r5, r1
 800bbea:	4620      	mov	r0, r4
 800bbec:	4629      	mov	r1, r5
 800bbee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bbf0 <finite>:
 800bbf0:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800bbf4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800bbf8:	0fc0      	lsrs	r0, r0, #31
 800bbfa:	4770      	bx	lr

0800bbfc <__ieee754_sqrt>:
 800bbfc:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800bda0 <__ieee754_sqrt+0x1a4>
 800bc00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	ea3c 0c01 	bics.w	ip, ip, r1
 800bc08:	460b      	mov	r3, r1
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	460d      	mov	r5, r1
 800bc0e:	460a      	mov	r2, r1
 800bc10:	4604      	mov	r4, r0
 800bc12:	d10e      	bne.n	800bc32 <__ieee754_sqrt+0x36>
 800bc14:	4602      	mov	r2, r0
 800bc16:	f7f4 fc5f 	bl	80004d8 <__aeabi_dmul>
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	4630      	mov	r0, r6
 800bc20:	4629      	mov	r1, r5
 800bc22:	f7f4 faa3 	bl	800016c <__adddf3>
 800bc26:	4606      	mov	r6, r0
 800bc28:	460d      	mov	r5, r1
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	4629      	mov	r1, r5
 800bc2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc32:	2900      	cmp	r1, #0
 800bc34:	dc0d      	bgt.n	800bc52 <__ieee754_sqrt+0x56>
 800bc36:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800bc3a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800bc3e:	d0f4      	beq.n	800bc2a <__ieee754_sqrt+0x2e>
 800bc40:	b139      	cbz	r1, 800bc52 <__ieee754_sqrt+0x56>
 800bc42:	4602      	mov	r2, r0
 800bc44:	f7f4 fa90 	bl	8000168 <__aeabi_dsub>
 800bc48:	4602      	mov	r2, r0
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	f7f4 fd6e 	bl	800072c <__aeabi_ddiv>
 800bc50:	e7e9      	b.n	800bc26 <__ieee754_sqrt+0x2a>
 800bc52:	1512      	asrs	r2, r2, #20
 800bc54:	f000 8089 	beq.w	800bd6a <__ieee754_sqrt+0x16e>
 800bc58:	2500      	movs	r5, #0
 800bc5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc5e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800bc62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc66:	07d2      	lsls	r2, r2, #31
 800bc68:	bf5c      	itt	pl
 800bc6a:	005b      	lslpl	r3, r3, #1
 800bc6c:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800bc70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bc74:	bf58      	it	pl
 800bc76:	0064      	lslpl	r4, r4, #1
 800bc78:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800bc7c:	0062      	lsls	r2, r4, #1
 800bc7e:	2016      	movs	r0, #22
 800bc80:	4629      	mov	r1, r5
 800bc82:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800bc86:	1076      	asrs	r6, r6, #1
 800bc88:	190f      	adds	r7, r1, r4
 800bc8a:	429f      	cmp	r7, r3
 800bc8c:	bfde      	ittt	le
 800bc8e:	1bdb      	suble	r3, r3, r7
 800bc90:	1939      	addle	r1, r7, r4
 800bc92:	192d      	addle	r5, r5, r4
 800bc94:	005b      	lsls	r3, r3, #1
 800bc96:	3801      	subs	r0, #1
 800bc98:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bc9c:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800bca0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bca4:	d1f0      	bne.n	800bc88 <__ieee754_sqrt+0x8c>
 800bca6:	4604      	mov	r4, r0
 800bca8:	2720      	movs	r7, #32
 800bcaa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800bcae:	428b      	cmp	r3, r1
 800bcb0:	eb0c 0e00 	add.w	lr, ip, r0
 800bcb4:	dc02      	bgt.n	800bcbc <__ieee754_sqrt+0xc0>
 800bcb6:	d113      	bne.n	800bce0 <__ieee754_sqrt+0xe4>
 800bcb8:	4596      	cmp	lr, r2
 800bcba:	d811      	bhi.n	800bce0 <__ieee754_sqrt+0xe4>
 800bcbc:	f1be 0f00 	cmp.w	lr, #0
 800bcc0:	eb0e 000c 	add.w	r0, lr, ip
 800bcc4:	da56      	bge.n	800bd74 <__ieee754_sqrt+0x178>
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	db54      	blt.n	800bd74 <__ieee754_sqrt+0x178>
 800bcca:	f101 0801 	add.w	r8, r1, #1
 800bcce:	1a5b      	subs	r3, r3, r1
 800bcd0:	4641      	mov	r1, r8
 800bcd2:	4596      	cmp	lr, r2
 800bcd4:	bf88      	it	hi
 800bcd6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bcda:	eba2 020e 	sub.w	r2, r2, lr
 800bcde:	4464      	add	r4, ip
 800bce0:	005b      	lsls	r3, r3, #1
 800bce2:	3f01      	subs	r7, #1
 800bce4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bce8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800bcec:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bcf0:	d1dd      	bne.n	800bcae <__ieee754_sqrt+0xb2>
 800bcf2:	4313      	orrs	r3, r2
 800bcf4:	d01b      	beq.n	800bd2e <__ieee754_sqrt+0x132>
 800bcf6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800bda4 <__ieee754_sqrt+0x1a8>
 800bcfa:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800bda8 <__ieee754_sqrt+0x1ac>
 800bcfe:	e9da 0100 	ldrd	r0, r1, [sl]
 800bd02:	e9db 2300 	ldrd	r2, r3, [fp]
 800bd06:	f7f4 fa2f 	bl	8000168 <__aeabi_dsub>
 800bd0a:	e9da 8900 	ldrd	r8, r9, [sl]
 800bd0e:	4602      	mov	r2, r0
 800bd10:	460b      	mov	r3, r1
 800bd12:	4640      	mov	r0, r8
 800bd14:	4649      	mov	r1, r9
 800bd16:	f7f4 fe5b 	bl	80009d0 <__aeabi_dcmple>
 800bd1a:	b140      	cbz	r0, 800bd2e <__ieee754_sqrt+0x132>
 800bd1c:	e9da 0100 	ldrd	r0, r1, [sl]
 800bd20:	e9db 2300 	ldrd	r2, r3, [fp]
 800bd24:	f1b4 3fff 	cmp.w	r4, #4294967295
 800bd28:	d126      	bne.n	800bd78 <__ieee754_sqrt+0x17c>
 800bd2a:	463c      	mov	r4, r7
 800bd2c:	3501      	adds	r5, #1
 800bd2e:	106b      	asrs	r3, r5, #1
 800bd30:	0864      	lsrs	r4, r4, #1
 800bd32:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800bd36:	07ea      	lsls	r2, r5, #31
 800bd38:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800bd3c:	bf48      	it	mi
 800bd3e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800bd42:	4620      	mov	r0, r4
 800bd44:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800bd48:	e76d      	b.n	800bc26 <__ieee754_sqrt+0x2a>
 800bd4a:	0ae3      	lsrs	r3, r4, #11
 800bd4c:	3915      	subs	r1, #21
 800bd4e:	0564      	lsls	r4, r4, #21
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d0fa      	beq.n	800bd4a <__ieee754_sqrt+0x14e>
 800bd54:	02d8      	lsls	r0, r3, #11
 800bd56:	d50a      	bpl.n	800bd6e <__ieee754_sqrt+0x172>
 800bd58:	f1c2 0020 	rsb	r0, r2, #32
 800bd5c:	fa24 f000 	lsr.w	r0, r4, r0
 800bd60:	1e55      	subs	r5, r2, #1
 800bd62:	4094      	lsls	r4, r2
 800bd64:	4303      	orrs	r3, r0
 800bd66:	1b4a      	subs	r2, r1, r5
 800bd68:	e776      	b.n	800bc58 <__ieee754_sqrt+0x5c>
 800bd6a:	4611      	mov	r1, r2
 800bd6c:	e7f0      	b.n	800bd50 <__ieee754_sqrt+0x154>
 800bd6e:	005b      	lsls	r3, r3, #1
 800bd70:	3201      	adds	r2, #1
 800bd72:	e7ef      	b.n	800bd54 <__ieee754_sqrt+0x158>
 800bd74:	4688      	mov	r8, r1
 800bd76:	e7aa      	b.n	800bcce <__ieee754_sqrt+0xd2>
 800bd78:	f7f4 f9f8 	bl	800016c <__adddf3>
 800bd7c:	e9da 8900 	ldrd	r8, r9, [sl]
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	4640      	mov	r0, r8
 800bd86:	4649      	mov	r1, r9
 800bd88:	f7f4 fe18 	bl	80009bc <__aeabi_dcmplt>
 800bd8c:	b120      	cbz	r0, 800bd98 <__ieee754_sqrt+0x19c>
 800bd8e:	1ca1      	adds	r1, r4, #2
 800bd90:	bf08      	it	eq
 800bd92:	3501      	addeq	r5, #1
 800bd94:	3402      	adds	r4, #2
 800bd96:	e7ca      	b.n	800bd2e <__ieee754_sqrt+0x132>
 800bd98:	3401      	adds	r4, #1
 800bd9a:	f024 0401 	bic.w	r4, r4, #1
 800bd9e:	e7c6      	b.n	800bd2e <__ieee754_sqrt+0x132>
 800bda0:	7ff00000 	.word	0x7ff00000
 800bda4:	200001f8 	.word	0x200001f8
 800bda8:	20000200 	.word	0x20000200
 800bdac:	00000000 	.word	0x00000000

0800bdb0 <floor>:
 800bdb0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bdb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdb8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800bdbc:	2e13      	cmp	r6, #19
 800bdbe:	460b      	mov	r3, r1
 800bdc0:	4607      	mov	r7, r0
 800bdc2:	460c      	mov	r4, r1
 800bdc4:	4605      	mov	r5, r0
 800bdc6:	dc32      	bgt.n	800be2e <floor+0x7e>
 800bdc8:	2e00      	cmp	r6, #0
 800bdca:	da14      	bge.n	800bdf6 <floor+0x46>
 800bdcc:	a334      	add	r3, pc, #208	; (adr r3, 800bea0 <floor+0xf0>)
 800bdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd2:	f7f4 f9cb 	bl	800016c <__adddf3>
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f7f4 fe0d 	bl	80009f8 <__aeabi_dcmpgt>
 800bdde:	b138      	cbz	r0, 800bdf0 <floor+0x40>
 800bde0:	2c00      	cmp	r4, #0
 800bde2:	da56      	bge.n	800be92 <floor+0xe2>
 800bde4:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800bde8:	4325      	orrs	r5, r4
 800bdea:	d055      	beq.n	800be98 <floor+0xe8>
 800bdec:	2500      	movs	r5, #0
 800bdee:	4c2e      	ldr	r4, [pc, #184]	; (800bea8 <floor+0xf8>)
 800bdf0:	4623      	mov	r3, r4
 800bdf2:	462f      	mov	r7, r5
 800bdf4:	e025      	b.n	800be42 <floor+0x92>
 800bdf6:	4a2d      	ldr	r2, [pc, #180]	; (800beac <floor+0xfc>)
 800bdf8:	fa42 f806 	asr.w	r8, r2, r6
 800bdfc:	ea01 0208 	and.w	r2, r1, r8
 800be00:	4302      	orrs	r2, r0
 800be02:	d01e      	beq.n	800be42 <floor+0x92>
 800be04:	a326      	add	r3, pc, #152	; (adr r3, 800bea0 <floor+0xf0>)
 800be06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0a:	f7f4 f9af 	bl	800016c <__adddf3>
 800be0e:	2200      	movs	r2, #0
 800be10:	2300      	movs	r3, #0
 800be12:	f7f4 fdf1 	bl	80009f8 <__aeabi_dcmpgt>
 800be16:	2800      	cmp	r0, #0
 800be18:	d0ea      	beq.n	800bdf0 <floor+0x40>
 800be1a:	2c00      	cmp	r4, #0
 800be1c:	bfbe      	ittt	lt
 800be1e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800be22:	4133      	asrlt	r3, r6
 800be24:	18e4      	addlt	r4, r4, r3
 800be26:	2500      	movs	r5, #0
 800be28:	ea24 0408 	bic.w	r4, r4, r8
 800be2c:	e7e0      	b.n	800bdf0 <floor+0x40>
 800be2e:	2e33      	cmp	r6, #51	; 0x33
 800be30:	dd0b      	ble.n	800be4a <floor+0x9a>
 800be32:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800be36:	d104      	bne.n	800be42 <floor+0x92>
 800be38:	4602      	mov	r2, r0
 800be3a:	f7f4 f997 	bl	800016c <__adddf3>
 800be3e:	4607      	mov	r7, r0
 800be40:	460b      	mov	r3, r1
 800be42:	4638      	mov	r0, r7
 800be44:	4619      	mov	r1, r3
 800be46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be4a:	f04f 38ff 	mov.w	r8, #4294967295
 800be4e:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800be52:	fa28 f802 	lsr.w	r8, r8, r2
 800be56:	ea10 0f08 	tst.w	r0, r8
 800be5a:	d0f2      	beq.n	800be42 <floor+0x92>
 800be5c:	a310      	add	r3, pc, #64	; (adr r3, 800bea0 <floor+0xf0>)
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	f7f4 f983 	bl	800016c <__adddf3>
 800be66:	2200      	movs	r2, #0
 800be68:	2300      	movs	r3, #0
 800be6a:	f7f4 fdc5 	bl	80009f8 <__aeabi_dcmpgt>
 800be6e:	2800      	cmp	r0, #0
 800be70:	d0be      	beq.n	800bdf0 <floor+0x40>
 800be72:	2c00      	cmp	r4, #0
 800be74:	da0a      	bge.n	800be8c <floor+0xdc>
 800be76:	2e14      	cmp	r6, #20
 800be78:	d101      	bne.n	800be7e <floor+0xce>
 800be7a:	3401      	adds	r4, #1
 800be7c:	e006      	b.n	800be8c <floor+0xdc>
 800be7e:	2301      	movs	r3, #1
 800be80:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800be84:	40b3      	lsls	r3, r6
 800be86:	441d      	add	r5, r3
 800be88:	42af      	cmp	r7, r5
 800be8a:	d8f6      	bhi.n	800be7a <floor+0xca>
 800be8c:	ea25 0508 	bic.w	r5, r5, r8
 800be90:	e7ae      	b.n	800bdf0 <floor+0x40>
 800be92:	2500      	movs	r5, #0
 800be94:	462c      	mov	r4, r5
 800be96:	e7ab      	b.n	800bdf0 <floor+0x40>
 800be98:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800be9c:	e7a8      	b.n	800bdf0 <floor+0x40>
 800be9e:	bf00      	nop
 800bea0:	8800759c 	.word	0x8800759c
 800bea4:	7e37e43c 	.word	0x7e37e43c
 800bea8:	bff00000 	.word	0xbff00000
 800beac:	000fffff 	.word	0x000fffff

0800beb0 <__ieee754_pow>:
 800beb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb4:	b093      	sub	sp, #76	; 0x4c
 800beb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800beba:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800bebe:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800bec2:	4689      	mov	r9, r1
 800bec4:	ea56 0102 	orrs.w	r1, r6, r2
 800bec8:	4680      	mov	r8, r0
 800beca:	d111      	bne.n	800bef0 <__ieee754_pow+0x40>
 800becc:	1803      	adds	r3, r0, r0
 800bece:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800bed2:	4152      	adcs	r2, r2
 800bed4:	4299      	cmp	r1, r3
 800bed6:	4b82      	ldr	r3, [pc, #520]	; (800c0e0 <__ieee754_pow+0x230>)
 800bed8:	4193      	sbcs	r3, r2
 800beda:	f080 84ba 	bcs.w	800c852 <__ieee754_pow+0x9a2>
 800bede:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bee2:	4640      	mov	r0, r8
 800bee4:	4649      	mov	r1, r9
 800bee6:	f7f4 f941 	bl	800016c <__adddf3>
 800beea:	4683      	mov	fp, r0
 800beec:	468c      	mov	ip, r1
 800beee:	e06f      	b.n	800bfd0 <__ieee754_pow+0x120>
 800bef0:	4b7c      	ldr	r3, [pc, #496]	; (800c0e4 <__ieee754_pow+0x234>)
 800bef2:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800bef6:	429c      	cmp	r4, r3
 800bef8:	464d      	mov	r5, r9
 800befa:	4682      	mov	sl, r0
 800befc:	dc06      	bgt.n	800bf0c <__ieee754_pow+0x5c>
 800befe:	d101      	bne.n	800bf04 <__ieee754_pow+0x54>
 800bf00:	2800      	cmp	r0, #0
 800bf02:	d1ec      	bne.n	800bede <__ieee754_pow+0x2e>
 800bf04:	429e      	cmp	r6, r3
 800bf06:	dc01      	bgt.n	800bf0c <__ieee754_pow+0x5c>
 800bf08:	d10f      	bne.n	800bf2a <__ieee754_pow+0x7a>
 800bf0a:	b172      	cbz	r2, 800bf2a <__ieee754_pow+0x7a>
 800bf0c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bf10:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bf14:	ea55 050a 	orrs.w	r5, r5, sl
 800bf18:	d1e1      	bne.n	800bede <__ieee754_pow+0x2e>
 800bf1a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bf1e:	18db      	adds	r3, r3, r3
 800bf20:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bf24:	4152      	adcs	r2, r2
 800bf26:	429d      	cmp	r5, r3
 800bf28:	e7d5      	b.n	800bed6 <__ieee754_pow+0x26>
 800bf2a:	2d00      	cmp	r5, #0
 800bf2c:	da39      	bge.n	800bfa2 <__ieee754_pow+0xf2>
 800bf2e:	4b6e      	ldr	r3, [pc, #440]	; (800c0e8 <__ieee754_pow+0x238>)
 800bf30:	429e      	cmp	r6, r3
 800bf32:	dc52      	bgt.n	800bfda <__ieee754_pow+0x12a>
 800bf34:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bf38:	429e      	cmp	r6, r3
 800bf3a:	f340 849d 	ble.w	800c878 <__ieee754_pow+0x9c8>
 800bf3e:	1533      	asrs	r3, r6, #20
 800bf40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bf44:	2b14      	cmp	r3, #20
 800bf46:	dd0f      	ble.n	800bf68 <__ieee754_pow+0xb8>
 800bf48:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bf4c:	fa22 f103 	lsr.w	r1, r2, r3
 800bf50:	fa01 f303 	lsl.w	r3, r1, r3
 800bf54:	4293      	cmp	r3, r2
 800bf56:	f040 848f 	bne.w	800c878 <__ieee754_pow+0x9c8>
 800bf5a:	f001 0101 	and.w	r1, r1, #1
 800bf5e:	f1c1 0302 	rsb	r3, r1, #2
 800bf62:	9300      	str	r3, [sp, #0]
 800bf64:	b182      	cbz	r2, 800bf88 <__ieee754_pow+0xd8>
 800bf66:	e05d      	b.n	800c024 <__ieee754_pow+0x174>
 800bf68:	2a00      	cmp	r2, #0
 800bf6a:	d159      	bne.n	800c020 <__ieee754_pow+0x170>
 800bf6c:	f1c3 0314 	rsb	r3, r3, #20
 800bf70:	fa46 f103 	asr.w	r1, r6, r3
 800bf74:	fa01 f303 	lsl.w	r3, r1, r3
 800bf78:	42b3      	cmp	r3, r6
 800bf7a:	f040 847a 	bne.w	800c872 <__ieee754_pow+0x9c2>
 800bf7e:	f001 0101 	and.w	r1, r1, #1
 800bf82:	f1c1 0302 	rsb	r3, r1, #2
 800bf86:	9300      	str	r3, [sp, #0]
 800bf88:	4b58      	ldr	r3, [pc, #352]	; (800c0ec <__ieee754_pow+0x23c>)
 800bf8a:	429e      	cmp	r6, r3
 800bf8c:	d132      	bne.n	800bff4 <__ieee754_pow+0x144>
 800bf8e:	2f00      	cmp	r7, #0
 800bf90:	f280 846b 	bge.w	800c86a <__ieee754_pow+0x9ba>
 800bf94:	4642      	mov	r2, r8
 800bf96:	464b      	mov	r3, r9
 800bf98:	2000      	movs	r0, #0
 800bf9a:	4954      	ldr	r1, [pc, #336]	; (800c0ec <__ieee754_pow+0x23c>)
 800bf9c:	f7f4 fbc6 	bl	800072c <__aeabi_ddiv>
 800bfa0:	e7a3      	b.n	800beea <__ieee754_pow+0x3a>
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	9300      	str	r3, [sp, #0]
 800bfa6:	2a00      	cmp	r2, #0
 800bfa8:	d13c      	bne.n	800c024 <__ieee754_pow+0x174>
 800bfaa:	4b4e      	ldr	r3, [pc, #312]	; (800c0e4 <__ieee754_pow+0x234>)
 800bfac:	429e      	cmp	r6, r3
 800bfae:	d1eb      	bne.n	800bf88 <__ieee754_pow+0xd8>
 800bfb0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bfb4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bfb8:	ea53 030a 	orrs.w	r3, r3, sl
 800bfbc:	f000 8449 	beq.w	800c852 <__ieee754_pow+0x9a2>
 800bfc0:	4b4b      	ldr	r3, [pc, #300]	; (800c0f0 <__ieee754_pow+0x240>)
 800bfc2:	429c      	cmp	r4, r3
 800bfc4:	dd0b      	ble.n	800bfde <__ieee754_pow+0x12e>
 800bfc6:	2f00      	cmp	r7, #0
 800bfc8:	f2c0 8449 	blt.w	800c85e <__ieee754_pow+0x9ae>
 800bfcc:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800bfd0:	4658      	mov	r0, fp
 800bfd2:	4661      	mov	r1, ip
 800bfd4:	b013      	add	sp, #76	; 0x4c
 800bfd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfda:	2302      	movs	r3, #2
 800bfdc:	e7e2      	b.n	800bfa4 <__ieee754_pow+0xf4>
 800bfde:	2f00      	cmp	r7, #0
 800bfe0:	f04f 0b00 	mov.w	fp, #0
 800bfe4:	f04f 0c00 	mov.w	ip, #0
 800bfe8:	daf2      	bge.n	800bfd0 <__ieee754_pow+0x120>
 800bfea:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800bfee:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800bff2:	e7ed      	b.n	800bfd0 <__ieee754_pow+0x120>
 800bff4:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800bff8:	d106      	bne.n	800c008 <__ieee754_pow+0x158>
 800bffa:	4642      	mov	r2, r8
 800bffc:	464b      	mov	r3, r9
 800bffe:	4640      	mov	r0, r8
 800c000:	4649      	mov	r1, r9
 800c002:	f7f4 fa69 	bl	80004d8 <__aeabi_dmul>
 800c006:	e770      	b.n	800beea <__ieee754_pow+0x3a>
 800c008:	4b3a      	ldr	r3, [pc, #232]	; (800c0f4 <__ieee754_pow+0x244>)
 800c00a:	429f      	cmp	r7, r3
 800c00c:	d10a      	bne.n	800c024 <__ieee754_pow+0x174>
 800c00e:	2d00      	cmp	r5, #0
 800c010:	db08      	blt.n	800c024 <__ieee754_pow+0x174>
 800c012:	4640      	mov	r0, r8
 800c014:	4649      	mov	r1, r9
 800c016:	b013      	add	sp, #76	; 0x4c
 800c018:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c01c:	f7ff bdee 	b.w	800bbfc <__ieee754_sqrt>
 800c020:	2300      	movs	r3, #0
 800c022:	9300      	str	r3, [sp, #0]
 800c024:	4640      	mov	r0, r8
 800c026:	4649      	mov	r1, r9
 800c028:	f000 fc58 	bl	800c8dc <fabs>
 800c02c:	4683      	mov	fp, r0
 800c02e:	468c      	mov	ip, r1
 800c030:	f1ba 0f00 	cmp.w	sl, #0
 800c034:	d128      	bne.n	800c088 <__ieee754_pow+0x1d8>
 800c036:	b124      	cbz	r4, 800c042 <__ieee754_pow+0x192>
 800c038:	4b2c      	ldr	r3, [pc, #176]	; (800c0ec <__ieee754_pow+0x23c>)
 800c03a:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c03e:	429a      	cmp	r2, r3
 800c040:	d122      	bne.n	800c088 <__ieee754_pow+0x1d8>
 800c042:	2f00      	cmp	r7, #0
 800c044:	da07      	bge.n	800c056 <__ieee754_pow+0x1a6>
 800c046:	465a      	mov	r2, fp
 800c048:	4663      	mov	r3, ip
 800c04a:	2000      	movs	r0, #0
 800c04c:	4927      	ldr	r1, [pc, #156]	; (800c0ec <__ieee754_pow+0x23c>)
 800c04e:	f7f4 fb6d 	bl	800072c <__aeabi_ddiv>
 800c052:	4683      	mov	fp, r0
 800c054:	468c      	mov	ip, r1
 800c056:	2d00      	cmp	r5, #0
 800c058:	daba      	bge.n	800bfd0 <__ieee754_pow+0x120>
 800c05a:	9b00      	ldr	r3, [sp, #0]
 800c05c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c060:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c064:	431c      	orrs	r4, r3
 800c066:	d108      	bne.n	800c07a <__ieee754_pow+0x1ca>
 800c068:	465a      	mov	r2, fp
 800c06a:	4663      	mov	r3, ip
 800c06c:	4658      	mov	r0, fp
 800c06e:	4661      	mov	r1, ip
 800c070:	f7f4 f87a 	bl	8000168 <__aeabi_dsub>
 800c074:	4602      	mov	r2, r0
 800c076:	460b      	mov	r3, r1
 800c078:	e790      	b.n	800bf9c <__ieee754_pow+0xec>
 800c07a:	9b00      	ldr	r3, [sp, #0]
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d1a7      	bne.n	800bfd0 <__ieee754_pow+0x120>
 800c080:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800c084:	469c      	mov	ip, r3
 800c086:	e7a3      	b.n	800bfd0 <__ieee754_pow+0x120>
 800c088:	0feb      	lsrs	r3, r5, #31
 800c08a:	3b01      	subs	r3, #1
 800c08c:	930c      	str	r3, [sp, #48]	; 0x30
 800c08e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c090:	9b00      	ldr	r3, [sp, #0]
 800c092:	4313      	orrs	r3, r2
 800c094:	d104      	bne.n	800c0a0 <__ieee754_pow+0x1f0>
 800c096:	4642      	mov	r2, r8
 800c098:	464b      	mov	r3, r9
 800c09a:	4640      	mov	r0, r8
 800c09c:	4649      	mov	r1, r9
 800c09e:	e7e7      	b.n	800c070 <__ieee754_pow+0x1c0>
 800c0a0:	4b15      	ldr	r3, [pc, #84]	; (800c0f8 <__ieee754_pow+0x248>)
 800c0a2:	429e      	cmp	r6, r3
 800c0a4:	f340 80f6 	ble.w	800c294 <__ieee754_pow+0x3e4>
 800c0a8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c0ac:	429e      	cmp	r6, r3
 800c0ae:	4b10      	ldr	r3, [pc, #64]	; (800c0f0 <__ieee754_pow+0x240>)
 800c0b0:	dd09      	ble.n	800c0c6 <__ieee754_pow+0x216>
 800c0b2:	429c      	cmp	r4, r3
 800c0b4:	dc0c      	bgt.n	800c0d0 <__ieee754_pow+0x220>
 800c0b6:	2f00      	cmp	r7, #0
 800c0b8:	da0c      	bge.n	800c0d4 <__ieee754_pow+0x224>
 800c0ba:	2000      	movs	r0, #0
 800c0bc:	b013      	add	sp, #76	; 0x4c
 800c0be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c2:	f000 bcb2 	b.w	800ca2a <__math_oflow>
 800c0c6:	429c      	cmp	r4, r3
 800c0c8:	dbf5      	blt.n	800c0b6 <__ieee754_pow+0x206>
 800c0ca:	4b08      	ldr	r3, [pc, #32]	; (800c0ec <__ieee754_pow+0x23c>)
 800c0cc:	429c      	cmp	r4, r3
 800c0ce:	dd15      	ble.n	800c0fc <__ieee754_pow+0x24c>
 800c0d0:	2f00      	cmp	r7, #0
 800c0d2:	dcf2      	bgt.n	800c0ba <__ieee754_pow+0x20a>
 800c0d4:	2000      	movs	r0, #0
 800c0d6:	b013      	add	sp, #76	; 0x4c
 800c0d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	f000 bca0 	b.w	800ca20 <__math_uflow>
 800c0e0:	fff00000 	.word	0xfff00000
 800c0e4:	7ff00000 	.word	0x7ff00000
 800c0e8:	433fffff 	.word	0x433fffff
 800c0ec:	3ff00000 	.word	0x3ff00000
 800c0f0:	3fefffff 	.word	0x3fefffff
 800c0f4:	3fe00000 	.word	0x3fe00000
 800c0f8:	41e00000 	.word	0x41e00000
 800c0fc:	4661      	mov	r1, ip
 800c0fe:	2200      	movs	r2, #0
 800c100:	4658      	mov	r0, fp
 800c102:	4b5f      	ldr	r3, [pc, #380]	; (800c280 <__ieee754_pow+0x3d0>)
 800c104:	f7f4 f830 	bl	8000168 <__aeabi_dsub>
 800c108:	a355      	add	r3, pc, #340	; (adr r3, 800c260 <__ieee754_pow+0x3b0>)
 800c10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10e:	4604      	mov	r4, r0
 800c110:	460d      	mov	r5, r1
 800c112:	f7f4 f9e1 	bl	80004d8 <__aeabi_dmul>
 800c116:	a354      	add	r3, pc, #336	; (adr r3, 800c268 <__ieee754_pow+0x3b8>)
 800c118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11c:	4606      	mov	r6, r0
 800c11e:	460f      	mov	r7, r1
 800c120:	4620      	mov	r0, r4
 800c122:	4629      	mov	r1, r5
 800c124:	f7f4 f9d8 	bl	80004d8 <__aeabi_dmul>
 800c128:	2200      	movs	r2, #0
 800c12a:	4682      	mov	sl, r0
 800c12c:	468b      	mov	fp, r1
 800c12e:	4620      	mov	r0, r4
 800c130:	4629      	mov	r1, r5
 800c132:	4b54      	ldr	r3, [pc, #336]	; (800c284 <__ieee754_pow+0x3d4>)
 800c134:	f7f4 f9d0 	bl	80004d8 <__aeabi_dmul>
 800c138:	4602      	mov	r2, r0
 800c13a:	460b      	mov	r3, r1
 800c13c:	a14c      	add	r1, pc, #304	; (adr r1, 800c270 <__ieee754_pow+0x3c0>)
 800c13e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c142:	f7f4 f811 	bl	8000168 <__aeabi_dsub>
 800c146:	4622      	mov	r2, r4
 800c148:	462b      	mov	r3, r5
 800c14a:	f7f4 f9c5 	bl	80004d8 <__aeabi_dmul>
 800c14e:	4602      	mov	r2, r0
 800c150:	460b      	mov	r3, r1
 800c152:	2000      	movs	r0, #0
 800c154:	494c      	ldr	r1, [pc, #304]	; (800c288 <__ieee754_pow+0x3d8>)
 800c156:	f7f4 f807 	bl	8000168 <__aeabi_dsub>
 800c15a:	4622      	mov	r2, r4
 800c15c:	462b      	mov	r3, r5
 800c15e:	4680      	mov	r8, r0
 800c160:	4689      	mov	r9, r1
 800c162:	4620      	mov	r0, r4
 800c164:	4629      	mov	r1, r5
 800c166:	f7f4 f9b7 	bl	80004d8 <__aeabi_dmul>
 800c16a:	4602      	mov	r2, r0
 800c16c:	460b      	mov	r3, r1
 800c16e:	4640      	mov	r0, r8
 800c170:	4649      	mov	r1, r9
 800c172:	f7f4 f9b1 	bl	80004d8 <__aeabi_dmul>
 800c176:	a340      	add	r3, pc, #256	; (adr r3, 800c278 <__ieee754_pow+0x3c8>)
 800c178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17c:	f7f4 f9ac 	bl	80004d8 <__aeabi_dmul>
 800c180:	4602      	mov	r2, r0
 800c182:	460b      	mov	r3, r1
 800c184:	4650      	mov	r0, sl
 800c186:	4659      	mov	r1, fp
 800c188:	f7f3 ffee 	bl	8000168 <__aeabi_dsub>
 800c18c:	4602      	mov	r2, r0
 800c18e:	460b      	mov	r3, r1
 800c190:	4604      	mov	r4, r0
 800c192:	460d      	mov	r5, r1
 800c194:	4630      	mov	r0, r6
 800c196:	4639      	mov	r1, r7
 800c198:	f7f3 ffe8 	bl	800016c <__adddf3>
 800c19c:	2000      	movs	r0, #0
 800c19e:	4632      	mov	r2, r6
 800c1a0:	463b      	mov	r3, r7
 800c1a2:	4682      	mov	sl, r0
 800c1a4:	468b      	mov	fp, r1
 800c1a6:	f7f3 ffdf 	bl	8000168 <__aeabi_dsub>
 800c1aa:	4602      	mov	r2, r0
 800c1ac:	460b      	mov	r3, r1
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	4629      	mov	r1, r5
 800c1b2:	f7f3 ffd9 	bl	8000168 <__aeabi_dsub>
 800c1b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c1ba:	9b00      	ldr	r3, [sp, #0]
 800c1bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c1be:	3b01      	subs	r3, #1
 800c1c0:	4313      	orrs	r3, r2
 800c1c2:	f04f 0600 	mov.w	r6, #0
 800c1c6:	f04f 0200 	mov.w	r2, #0
 800c1ca:	bf0c      	ite	eq
 800c1cc:	4b2f      	ldreq	r3, [pc, #188]	; (800c28c <__ieee754_pow+0x3dc>)
 800c1ce:	4b2c      	ldrne	r3, [pc, #176]	; (800c280 <__ieee754_pow+0x3d0>)
 800c1d0:	4604      	mov	r4, r0
 800c1d2:	460d      	mov	r5, r1
 800c1d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1d8:	e9cd 2300 	strd	r2, r3, [sp]
 800c1dc:	4632      	mov	r2, r6
 800c1de:	463b      	mov	r3, r7
 800c1e0:	f7f3 ffc2 	bl	8000168 <__aeabi_dsub>
 800c1e4:	4652      	mov	r2, sl
 800c1e6:	465b      	mov	r3, fp
 800c1e8:	f7f4 f976 	bl	80004d8 <__aeabi_dmul>
 800c1ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1f0:	4680      	mov	r8, r0
 800c1f2:	4689      	mov	r9, r1
 800c1f4:	4620      	mov	r0, r4
 800c1f6:	4629      	mov	r1, r5
 800c1f8:	f7f4 f96e 	bl	80004d8 <__aeabi_dmul>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	460b      	mov	r3, r1
 800c200:	4640      	mov	r0, r8
 800c202:	4649      	mov	r1, r9
 800c204:	f7f3 ffb2 	bl	800016c <__adddf3>
 800c208:	4632      	mov	r2, r6
 800c20a:	463b      	mov	r3, r7
 800c20c:	4680      	mov	r8, r0
 800c20e:	4689      	mov	r9, r1
 800c210:	4650      	mov	r0, sl
 800c212:	4659      	mov	r1, fp
 800c214:	f7f4 f960 	bl	80004d8 <__aeabi_dmul>
 800c218:	4604      	mov	r4, r0
 800c21a:	460d      	mov	r5, r1
 800c21c:	460b      	mov	r3, r1
 800c21e:	4602      	mov	r2, r0
 800c220:	4649      	mov	r1, r9
 800c222:	4640      	mov	r0, r8
 800c224:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c228:	f7f3 ffa0 	bl	800016c <__adddf3>
 800c22c:	4b18      	ldr	r3, [pc, #96]	; (800c290 <__ieee754_pow+0x3e0>)
 800c22e:	4682      	mov	sl, r0
 800c230:	4299      	cmp	r1, r3
 800c232:	460f      	mov	r7, r1
 800c234:	460e      	mov	r6, r1
 800c236:	f340 82e7 	ble.w	800c808 <__ieee754_pow+0x958>
 800c23a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c23e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c242:	4303      	orrs	r3, r0
 800c244:	f000 81e2 	beq.w	800c60c <__ieee754_pow+0x75c>
 800c248:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c24c:	2200      	movs	r2, #0
 800c24e:	2300      	movs	r3, #0
 800c250:	f7f4 fbb4 	bl	80009bc <__aeabi_dcmplt>
 800c254:	3800      	subs	r0, #0
 800c256:	bf18      	it	ne
 800c258:	2001      	movne	r0, #1
 800c25a:	e72f      	b.n	800c0bc <__ieee754_pow+0x20c>
 800c25c:	f3af 8000 	nop.w
 800c260:	60000000 	.word	0x60000000
 800c264:	3ff71547 	.word	0x3ff71547
 800c268:	f85ddf44 	.word	0xf85ddf44
 800c26c:	3e54ae0b 	.word	0x3e54ae0b
 800c270:	55555555 	.word	0x55555555
 800c274:	3fd55555 	.word	0x3fd55555
 800c278:	652b82fe 	.word	0x652b82fe
 800c27c:	3ff71547 	.word	0x3ff71547
 800c280:	3ff00000 	.word	0x3ff00000
 800c284:	3fd00000 	.word	0x3fd00000
 800c288:	3fe00000 	.word	0x3fe00000
 800c28c:	bff00000 	.word	0xbff00000
 800c290:	408fffff 	.word	0x408fffff
 800c294:	4bd4      	ldr	r3, [pc, #848]	; (800c5e8 <__ieee754_pow+0x738>)
 800c296:	2200      	movs	r2, #0
 800c298:	402b      	ands	r3, r5
 800c29a:	b943      	cbnz	r3, 800c2ae <__ieee754_pow+0x3fe>
 800c29c:	4658      	mov	r0, fp
 800c29e:	4661      	mov	r1, ip
 800c2a0:	4bd2      	ldr	r3, [pc, #840]	; (800c5ec <__ieee754_pow+0x73c>)
 800c2a2:	f7f4 f919 	bl	80004d8 <__aeabi_dmul>
 800c2a6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c2aa:	4683      	mov	fp, r0
 800c2ac:	460c      	mov	r4, r1
 800c2ae:	1523      	asrs	r3, r4, #20
 800c2b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c2b4:	4413      	add	r3, r2
 800c2b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2b8:	4bcd      	ldr	r3, [pc, #820]	; (800c5f0 <__ieee754_pow+0x740>)
 800c2ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c2be:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c2c2:	429c      	cmp	r4, r3
 800c2c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c2c8:	dd08      	ble.n	800c2dc <__ieee754_pow+0x42c>
 800c2ca:	4bca      	ldr	r3, [pc, #808]	; (800c5f4 <__ieee754_pow+0x744>)
 800c2cc:	429c      	cmp	r4, r3
 800c2ce:	f340 8164 	ble.w	800c59a <__ieee754_pow+0x6ea>
 800c2d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2d4:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c2d8:	3301      	adds	r3, #1
 800c2da:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2dc:	2600      	movs	r6, #0
 800c2de:	00f3      	lsls	r3, r6, #3
 800c2e0:	930d      	str	r3, [sp, #52]	; 0x34
 800c2e2:	4bc5      	ldr	r3, [pc, #788]	; (800c5f8 <__ieee754_pow+0x748>)
 800c2e4:	4658      	mov	r0, fp
 800c2e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c2ea:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c2ee:	4629      	mov	r1, r5
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800c2f6:	4623      	mov	r3, r4
 800c2f8:	f7f3 ff36 	bl	8000168 <__aeabi_dsub>
 800c2fc:	46da      	mov	sl, fp
 800c2fe:	462b      	mov	r3, r5
 800c300:	4652      	mov	r2, sl
 800c302:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c306:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c30a:	f7f3 ff2f 	bl	800016c <__adddf3>
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	2000      	movs	r0, #0
 800c314:	49b9      	ldr	r1, [pc, #740]	; (800c5fc <__ieee754_pow+0x74c>)
 800c316:	f7f4 fa09 	bl	800072c <__aeabi_ddiv>
 800c31a:	4602      	mov	r2, r0
 800c31c:	460b      	mov	r3, r1
 800c31e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c322:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c326:	f7f4 f8d7 	bl	80004d8 <__aeabi_dmul>
 800c32a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c32e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800c332:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c336:	2300      	movs	r3, #0
 800c338:	2200      	movs	r2, #0
 800c33a:	46ab      	mov	fp, r5
 800c33c:	106d      	asrs	r5, r5, #1
 800c33e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c342:	9304      	str	r3, [sp, #16]
 800c344:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c348:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c34c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800c350:	4640      	mov	r0, r8
 800c352:	4649      	mov	r1, r9
 800c354:	4614      	mov	r4, r2
 800c356:	461d      	mov	r5, r3
 800c358:	f7f4 f8be 	bl	80004d8 <__aeabi_dmul>
 800c35c:	4602      	mov	r2, r0
 800c35e:	460b      	mov	r3, r1
 800c360:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c364:	f7f3 ff00 	bl	8000168 <__aeabi_dsub>
 800c368:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c36c:	4606      	mov	r6, r0
 800c36e:	460f      	mov	r7, r1
 800c370:	4620      	mov	r0, r4
 800c372:	4629      	mov	r1, r5
 800c374:	f7f3 fef8 	bl	8000168 <__aeabi_dsub>
 800c378:	4602      	mov	r2, r0
 800c37a:	460b      	mov	r3, r1
 800c37c:	4650      	mov	r0, sl
 800c37e:	4659      	mov	r1, fp
 800c380:	f7f3 fef2 	bl	8000168 <__aeabi_dsub>
 800c384:	4642      	mov	r2, r8
 800c386:	464b      	mov	r3, r9
 800c388:	f7f4 f8a6 	bl	80004d8 <__aeabi_dmul>
 800c38c:	4602      	mov	r2, r0
 800c38e:	460b      	mov	r3, r1
 800c390:	4630      	mov	r0, r6
 800c392:	4639      	mov	r1, r7
 800c394:	f7f3 fee8 	bl	8000168 <__aeabi_dsub>
 800c398:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c39c:	f7f4 f89c 	bl	80004d8 <__aeabi_dmul>
 800c3a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c3a4:	4682      	mov	sl, r0
 800c3a6:	468b      	mov	fp, r1
 800c3a8:	4610      	mov	r0, r2
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	f7f4 f894 	bl	80004d8 <__aeabi_dmul>
 800c3b0:	a37b      	add	r3, pc, #492	; (adr r3, 800c5a0 <__ieee754_pow+0x6f0>)
 800c3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b6:	4604      	mov	r4, r0
 800c3b8:	460d      	mov	r5, r1
 800c3ba:	f7f4 f88d 	bl	80004d8 <__aeabi_dmul>
 800c3be:	a37a      	add	r3, pc, #488	; (adr r3, 800c5a8 <__ieee754_pow+0x6f8>)
 800c3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c4:	f7f3 fed2 	bl	800016c <__adddf3>
 800c3c8:	4622      	mov	r2, r4
 800c3ca:	462b      	mov	r3, r5
 800c3cc:	f7f4 f884 	bl	80004d8 <__aeabi_dmul>
 800c3d0:	a377      	add	r3, pc, #476	; (adr r3, 800c5b0 <__ieee754_pow+0x700>)
 800c3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d6:	f7f3 fec9 	bl	800016c <__adddf3>
 800c3da:	4622      	mov	r2, r4
 800c3dc:	462b      	mov	r3, r5
 800c3de:	f7f4 f87b 	bl	80004d8 <__aeabi_dmul>
 800c3e2:	a375      	add	r3, pc, #468	; (adr r3, 800c5b8 <__ieee754_pow+0x708>)
 800c3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e8:	f7f3 fec0 	bl	800016c <__adddf3>
 800c3ec:	4622      	mov	r2, r4
 800c3ee:	462b      	mov	r3, r5
 800c3f0:	f7f4 f872 	bl	80004d8 <__aeabi_dmul>
 800c3f4:	a372      	add	r3, pc, #456	; (adr r3, 800c5c0 <__ieee754_pow+0x710>)
 800c3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fa:	f7f3 feb7 	bl	800016c <__adddf3>
 800c3fe:	4622      	mov	r2, r4
 800c400:	462b      	mov	r3, r5
 800c402:	f7f4 f869 	bl	80004d8 <__aeabi_dmul>
 800c406:	a370      	add	r3, pc, #448	; (adr r3, 800c5c8 <__ieee754_pow+0x718>)
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f7f3 feae 	bl	800016c <__adddf3>
 800c410:	4622      	mov	r2, r4
 800c412:	4606      	mov	r6, r0
 800c414:	460f      	mov	r7, r1
 800c416:	462b      	mov	r3, r5
 800c418:	4620      	mov	r0, r4
 800c41a:	4629      	mov	r1, r5
 800c41c:	f7f4 f85c 	bl	80004d8 <__aeabi_dmul>
 800c420:	4602      	mov	r2, r0
 800c422:	460b      	mov	r3, r1
 800c424:	4630      	mov	r0, r6
 800c426:	4639      	mov	r1, r7
 800c428:	f7f4 f856 	bl	80004d8 <__aeabi_dmul>
 800c42c:	4604      	mov	r4, r0
 800c42e:	460d      	mov	r5, r1
 800c430:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c434:	4642      	mov	r2, r8
 800c436:	464b      	mov	r3, r9
 800c438:	f7f3 fe98 	bl	800016c <__adddf3>
 800c43c:	4652      	mov	r2, sl
 800c43e:	465b      	mov	r3, fp
 800c440:	f7f4 f84a 	bl	80004d8 <__aeabi_dmul>
 800c444:	4622      	mov	r2, r4
 800c446:	462b      	mov	r3, r5
 800c448:	f7f3 fe90 	bl	800016c <__adddf3>
 800c44c:	4642      	mov	r2, r8
 800c44e:	4606      	mov	r6, r0
 800c450:	460f      	mov	r7, r1
 800c452:	464b      	mov	r3, r9
 800c454:	4640      	mov	r0, r8
 800c456:	4649      	mov	r1, r9
 800c458:	f7f4 f83e 	bl	80004d8 <__aeabi_dmul>
 800c45c:	4602      	mov	r2, r0
 800c45e:	460b      	mov	r3, r1
 800c460:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c464:	2200      	movs	r2, #0
 800c466:	4b66      	ldr	r3, [pc, #408]	; (800c600 <__ieee754_pow+0x750>)
 800c468:	f7f3 fe80 	bl	800016c <__adddf3>
 800c46c:	4632      	mov	r2, r6
 800c46e:	463b      	mov	r3, r7
 800c470:	f7f3 fe7c 	bl	800016c <__adddf3>
 800c474:	2400      	movs	r4, #0
 800c476:	460d      	mov	r5, r1
 800c478:	4622      	mov	r2, r4
 800c47a:	460b      	mov	r3, r1
 800c47c:	4640      	mov	r0, r8
 800c47e:	4649      	mov	r1, r9
 800c480:	f7f4 f82a 	bl	80004d8 <__aeabi_dmul>
 800c484:	2200      	movs	r2, #0
 800c486:	4680      	mov	r8, r0
 800c488:	4689      	mov	r9, r1
 800c48a:	4620      	mov	r0, r4
 800c48c:	4629      	mov	r1, r5
 800c48e:	4b5c      	ldr	r3, [pc, #368]	; (800c600 <__ieee754_pow+0x750>)
 800c490:	f7f3 fe6a 	bl	8000168 <__aeabi_dsub>
 800c494:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c498:	f7f3 fe66 	bl	8000168 <__aeabi_dsub>
 800c49c:	4602      	mov	r2, r0
 800c49e:	460b      	mov	r3, r1
 800c4a0:	4630      	mov	r0, r6
 800c4a2:	4639      	mov	r1, r7
 800c4a4:	f7f3 fe60 	bl	8000168 <__aeabi_dsub>
 800c4a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4ac:	f7f4 f814 	bl	80004d8 <__aeabi_dmul>
 800c4b0:	4622      	mov	r2, r4
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	460f      	mov	r7, r1
 800c4b6:	462b      	mov	r3, r5
 800c4b8:	4650      	mov	r0, sl
 800c4ba:	4659      	mov	r1, fp
 800c4bc:	f7f4 f80c 	bl	80004d8 <__aeabi_dmul>
 800c4c0:	4602      	mov	r2, r0
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	4639      	mov	r1, r7
 800c4c8:	f7f3 fe50 	bl	800016c <__adddf3>
 800c4cc:	2400      	movs	r4, #0
 800c4ce:	4606      	mov	r6, r0
 800c4d0:	460f      	mov	r7, r1
 800c4d2:	4602      	mov	r2, r0
 800c4d4:	460b      	mov	r3, r1
 800c4d6:	4640      	mov	r0, r8
 800c4d8:	4649      	mov	r1, r9
 800c4da:	f7f3 fe47 	bl	800016c <__adddf3>
 800c4de:	a33c      	add	r3, pc, #240	; (adr r3, 800c5d0 <__ieee754_pow+0x720>)
 800c4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	460d      	mov	r5, r1
 800c4e8:	f7f3 fff6 	bl	80004d8 <__aeabi_dmul>
 800c4ec:	4642      	mov	r2, r8
 800c4ee:	464b      	mov	r3, r9
 800c4f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	4629      	mov	r1, r5
 800c4f8:	f7f3 fe36 	bl	8000168 <__aeabi_dsub>
 800c4fc:	4602      	mov	r2, r0
 800c4fe:	460b      	mov	r3, r1
 800c500:	4630      	mov	r0, r6
 800c502:	4639      	mov	r1, r7
 800c504:	f7f3 fe30 	bl	8000168 <__aeabi_dsub>
 800c508:	a333      	add	r3, pc, #204	; (adr r3, 800c5d8 <__ieee754_pow+0x728>)
 800c50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50e:	f7f3 ffe3 	bl	80004d8 <__aeabi_dmul>
 800c512:	a333      	add	r3, pc, #204	; (adr r3, 800c5e0 <__ieee754_pow+0x730>)
 800c514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c518:	4606      	mov	r6, r0
 800c51a:	460f      	mov	r7, r1
 800c51c:	4620      	mov	r0, r4
 800c51e:	4629      	mov	r1, r5
 800c520:	f7f3 ffda 	bl	80004d8 <__aeabi_dmul>
 800c524:	4602      	mov	r2, r0
 800c526:	460b      	mov	r3, r1
 800c528:	4630      	mov	r0, r6
 800c52a:	4639      	mov	r1, r7
 800c52c:	f7f3 fe1e 	bl	800016c <__adddf3>
 800c530:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c532:	4b34      	ldr	r3, [pc, #208]	; (800c604 <__ieee754_pow+0x754>)
 800c534:	4413      	add	r3, r2
 800c536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53a:	f7f3 fe17 	bl	800016c <__adddf3>
 800c53e:	4680      	mov	r8, r0
 800c540:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c542:	4689      	mov	r9, r1
 800c544:	f7f3 ff5e 	bl	8000404 <__aeabi_i2d>
 800c548:	4604      	mov	r4, r0
 800c54a:	460d      	mov	r5, r1
 800c54c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c550:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c552:	4b2d      	ldr	r3, [pc, #180]	; (800c608 <__ieee754_pow+0x758>)
 800c554:	4413      	add	r3, r2
 800c556:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c55a:	4642      	mov	r2, r8
 800c55c:	464b      	mov	r3, r9
 800c55e:	f7f3 fe05 	bl	800016c <__adddf3>
 800c562:	4632      	mov	r2, r6
 800c564:	463b      	mov	r3, r7
 800c566:	f7f3 fe01 	bl	800016c <__adddf3>
 800c56a:	4622      	mov	r2, r4
 800c56c:	462b      	mov	r3, r5
 800c56e:	f7f3 fdfd 	bl	800016c <__adddf3>
 800c572:	2000      	movs	r0, #0
 800c574:	4622      	mov	r2, r4
 800c576:	462b      	mov	r3, r5
 800c578:	4682      	mov	sl, r0
 800c57a:	468b      	mov	fp, r1
 800c57c:	f7f3 fdf4 	bl	8000168 <__aeabi_dsub>
 800c580:	4632      	mov	r2, r6
 800c582:	463b      	mov	r3, r7
 800c584:	f7f3 fdf0 	bl	8000168 <__aeabi_dsub>
 800c588:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c58c:	f7f3 fdec 	bl	8000168 <__aeabi_dsub>
 800c590:	4602      	mov	r2, r0
 800c592:	460b      	mov	r3, r1
 800c594:	4640      	mov	r0, r8
 800c596:	4649      	mov	r1, r9
 800c598:	e60b      	b.n	800c1b2 <__ieee754_pow+0x302>
 800c59a:	2601      	movs	r6, #1
 800c59c:	e69f      	b.n	800c2de <__ieee754_pow+0x42e>
 800c59e:	bf00      	nop
 800c5a0:	4a454eef 	.word	0x4a454eef
 800c5a4:	3fca7e28 	.word	0x3fca7e28
 800c5a8:	93c9db65 	.word	0x93c9db65
 800c5ac:	3fcd864a 	.word	0x3fcd864a
 800c5b0:	a91d4101 	.word	0xa91d4101
 800c5b4:	3fd17460 	.word	0x3fd17460
 800c5b8:	518f264d 	.word	0x518f264d
 800c5bc:	3fd55555 	.word	0x3fd55555
 800c5c0:	db6fabff 	.word	0xdb6fabff
 800c5c4:	3fdb6db6 	.word	0x3fdb6db6
 800c5c8:	33333303 	.word	0x33333303
 800c5cc:	3fe33333 	.word	0x3fe33333
 800c5d0:	e0000000 	.word	0xe0000000
 800c5d4:	3feec709 	.word	0x3feec709
 800c5d8:	dc3a03fd 	.word	0xdc3a03fd
 800c5dc:	3feec709 	.word	0x3feec709
 800c5e0:	145b01f5 	.word	0x145b01f5
 800c5e4:	be3e2fe0 	.word	0xbe3e2fe0
 800c5e8:	7ff00000 	.word	0x7ff00000
 800c5ec:	43400000 	.word	0x43400000
 800c5f0:	0003988e 	.word	0x0003988e
 800c5f4:	000bb679 	.word	0x000bb679
 800c5f8:	0800d848 	.word	0x0800d848
 800c5fc:	3ff00000 	.word	0x3ff00000
 800c600:	40080000 	.word	0x40080000
 800c604:	0800d868 	.word	0x0800d868
 800c608:	0800d858 	.word	0x0800d858
 800c60c:	a39c      	add	r3, pc, #624	; (adr r3, 800c880 <__ieee754_pow+0x9d0>)
 800c60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c612:	4640      	mov	r0, r8
 800c614:	4649      	mov	r1, r9
 800c616:	f7f3 fda9 	bl	800016c <__adddf3>
 800c61a:	4622      	mov	r2, r4
 800c61c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c620:	462b      	mov	r3, r5
 800c622:	4650      	mov	r0, sl
 800c624:	4639      	mov	r1, r7
 800c626:	f7f3 fd9f 	bl	8000168 <__aeabi_dsub>
 800c62a:	4602      	mov	r2, r0
 800c62c:	460b      	mov	r3, r1
 800c62e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c632:	f7f4 f9e1 	bl	80009f8 <__aeabi_dcmpgt>
 800c636:	2800      	cmp	r0, #0
 800c638:	f47f ae06 	bne.w	800c248 <__ieee754_pow+0x398>
 800c63c:	4aa2      	ldr	r2, [pc, #648]	; (800c8c8 <__ieee754_pow+0xa18>)
 800c63e:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800c642:	4293      	cmp	r3, r2
 800c644:	f340 8100 	ble.w	800c848 <__ieee754_pow+0x998>
 800c648:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c64c:	151b      	asrs	r3, r3, #20
 800c64e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c652:	fa4a fa03 	asr.w	sl, sl, r3
 800c656:	44b2      	add	sl, r6
 800c658:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c65c:	489b      	ldr	r0, [pc, #620]	; (800c8cc <__ieee754_pow+0xa1c>)
 800c65e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c662:	4108      	asrs	r0, r1
 800c664:	ea00 030a 	and.w	r3, r0, sl
 800c668:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c66c:	f1c1 0114 	rsb	r1, r1, #20
 800c670:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c674:	fa4a fa01 	asr.w	sl, sl, r1
 800c678:	2e00      	cmp	r6, #0
 800c67a:	f04f 0200 	mov.w	r2, #0
 800c67e:	4620      	mov	r0, r4
 800c680:	4629      	mov	r1, r5
 800c682:	bfb8      	it	lt
 800c684:	f1ca 0a00 	rsblt	sl, sl, #0
 800c688:	f7f3 fd6e 	bl	8000168 <__aeabi_dsub>
 800c68c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c694:	2400      	movs	r4, #0
 800c696:	4642      	mov	r2, r8
 800c698:	464b      	mov	r3, r9
 800c69a:	f7f3 fd67 	bl	800016c <__adddf3>
 800c69e:	a37a      	add	r3, pc, #488	; (adr r3, 800c888 <__ieee754_pow+0x9d8>)
 800c6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a4:	4620      	mov	r0, r4
 800c6a6:	460d      	mov	r5, r1
 800c6a8:	f7f3 ff16 	bl	80004d8 <__aeabi_dmul>
 800c6ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	460f      	mov	r7, r1
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	4629      	mov	r1, r5
 800c6b8:	f7f3 fd56 	bl	8000168 <__aeabi_dsub>
 800c6bc:	4602      	mov	r2, r0
 800c6be:	460b      	mov	r3, r1
 800c6c0:	4640      	mov	r0, r8
 800c6c2:	4649      	mov	r1, r9
 800c6c4:	f7f3 fd50 	bl	8000168 <__aeabi_dsub>
 800c6c8:	a371      	add	r3, pc, #452	; (adr r3, 800c890 <__ieee754_pow+0x9e0>)
 800c6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ce:	f7f3 ff03 	bl	80004d8 <__aeabi_dmul>
 800c6d2:	a371      	add	r3, pc, #452	; (adr r3, 800c898 <__ieee754_pow+0x9e8>)
 800c6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d8:	4680      	mov	r8, r0
 800c6da:	4689      	mov	r9, r1
 800c6dc:	4620      	mov	r0, r4
 800c6de:	4629      	mov	r1, r5
 800c6e0:	f7f3 fefa 	bl	80004d8 <__aeabi_dmul>
 800c6e4:	4602      	mov	r2, r0
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	4640      	mov	r0, r8
 800c6ea:	4649      	mov	r1, r9
 800c6ec:	f7f3 fd3e 	bl	800016c <__adddf3>
 800c6f0:	4604      	mov	r4, r0
 800c6f2:	460d      	mov	r5, r1
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	4639      	mov	r1, r7
 800c6fc:	f7f3 fd36 	bl	800016c <__adddf3>
 800c700:	4632      	mov	r2, r6
 800c702:	463b      	mov	r3, r7
 800c704:	4680      	mov	r8, r0
 800c706:	4689      	mov	r9, r1
 800c708:	f7f3 fd2e 	bl	8000168 <__aeabi_dsub>
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	4620      	mov	r0, r4
 800c712:	4629      	mov	r1, r5
 800c714:	f7f3 fd28 	bl	8000168 <__aeabi_dsub>
 800c718:	4642      	mov	r2, r8
 800c71a:	4606      	mov	r6, r0
 800c71c:	460f      	mov	r7, r1
 800c71e:	464b      	mov	r3, r9
 800c720:	4640      	mov	r0, r8
 800c722:	4649      	mov	r1, r9
 800c724:	f7f3 fed8 	bl	80004d8 <__aeabi_dmul>
 800c728:	a35d      	add	r3, pc, #372	; (adr r3, 800c8a0 <__ieee754_pow+0x9f0>)
 800c72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72e:	4604      	mov	r4, r0
 800c730:	460d      	mov	r5, r1
 800c732:	f7f3 fed1 	bl	80004d8 <__aeabi_dmul>
 800c736:	a35c      	add	r3, pc, #368	; (adr r3, 800c8a8 <__ieee754_pow+0x9f8>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	f7f3 fd14 	bl	8000168 <__aeabi_dsub>
 800c740:	4622      	mov	r2, r4
 800c742:	462b      	mov	r3, r5
 800c744:	f7f3 fec8 	bl	80004d8 <__aeabi_dmul>
 800c748:	a359      	add	r3, pc, #356	; (adr r3, 800c8b0 <__ieee754_pow+0xa00>)
 800c74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74e:	f7f3 fd0d 	bl	800016c <__adddf3>
 800c752:	4622      	mov	r2, r4
 800c754:	462b      	mov	r3, r5
 800c756:	f7f3 febf 	bl	80004d8 <__aeabi_dmul>
 800c75a:	a357      	add	r3, pc, #348	; (adr r3, 800c8b8 <__ieee754_pow+0xa08>)
 800c75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c760:	f7f3 fd02 	bl	8000168 <__aeabi_dsub>
 800c764:	4622      	mov	r2, r4
 800c766:	462b      	mov	r3, r5
 800c768:	f7f3 feb6 	bl	80004d8 <__aeabi_dmul>
 800c76c:	a354      	add	r3, pc, #336	; (adr r3, 800c8c0 <__ieee754_pow+0xa10>)
 800c76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c772:	f7f3 fcfb 	bl	800016c <__adddf3>
 800c776:	4622      	mov	r2, r4
 800c778:	462b      	mov	r3, r5
 800c77a:	f7f3 fead 	bl	80004d8 <__aeabi_dmul>
 800c77e:	4602      	mov	r2, r0
 800c780:	460b      	mov	r3, r1
 800c782:	4640      	mov	r0, r8
 800c784:	4649      	mov	r1, r9
 800c786:	f7f3 fcef 	bl	8000168 <__aeabi_dsub>
 800c78a:	4604      	mov	r4, r0
 800c78c:	460d      	mov	r5, r1
 800c78e:	4602      	mov	r2, r0
 800c790:	460b      	mov	r3, r1
 800c792:	4640      	mov	r0, r8
 800c794:	4649      	mov	r1, r9
 800c796:	f7f3 fe9f 	bl	80004d8 <__aeabi_dmul>
 800c79a:	2200      	movs	r2, #0
 800c79c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c7a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c7a4:	4620      	mov	r0, r4
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	f7f3 fcde 	bl	8000168 <__aeabi_dsub>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7b4:	f7f3 ffba 	bl	800072c <__aeabi_ddiv>
 800c7b8:	4632      	mov	r2, r6
 800c7ba:	4604      	mov	r4, r0
 800c7bc:	460d      	mov	r5, r1
 800c7be:	463b      	mov	r3, r7
 800c7c0:	4640      	mov	r0, r8
 800c7c2:	4649      	mov	r1, r9
 800c7c4:	f7f3 fe88 	bl	80004d8 <__aeabi_dmul>
 800c7c8:	4632      	mov	r2, r6
 800c7ca:	463b      	mov	r3, r7
 800c7cc:	f7f3 fcce 	bl	800016c <__adddf3>
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	460b      	mov	r3, r1
 800c7d4:	4620      	mov	r0, r4
 800c7d6:	4629      	mov	r1, r5
 800c7d8:	f7f3 fcc6 	bl	8000168 <__aeabi_dsub>
 800c7dc:	4642      	mov	r2, r8
 800c7de:	464b      	mov	r3, r9
 800c7e0:	f7f3 fcc2 	bl	8000168 <__aeabi_dsub>
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	460b      	mov	r3, r1
 800c7e8:	2000      	movs	r0, #0
 800c7ea:	4939      	ldr	r1, [pc, #228]	; (800c8d0 <__ieee754_pow+0xa20>)
 800c7ec:	f7f3 fcbc 	bl	8000168 <__aeabi_dsub>
 800c7f0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800c7f4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c7f8:	da29      	bge.n	800c84e <__ieee754_pow+0x99e>
 800c7fa:	4652      	mov	r2, sl
 800c7fc:	f000 f874 	bl	800c8e8 <scalbn>
 800c800:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c804:	f7ff bbfd 	b.w	800c002 <__ieee754_pow+0x152>
 800c808:	4b32      	ldr	r3, [pc, #200]	; (800c8d4 <__ieee754_pow+0xa24>)
 800c80a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800c80e:	429f      	cmp	r7, r3
 800c810:	f77f af14 	ble.w	800c63c <__ieee754_pow+0x78c>
 800c814:	4b30      	ldr	r3, [pc, #192]	; (800c8d8 <__ieee754_pow+0xa28>)
 800c816:	440b      	add	r3, r1
 800c818:	4303      	orrs	r3, r0
 800c81a:	d009      	beq.n	800c830 <__ieee754_pow+0x980>
 800c81c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c820:	2200      	movs	r2, #0
 800c822:	2300      	movs	r3, #0
 800c824:	f7f4 f8ca 	bl	80009bc <__aeabi_dcmplt>
 800c828:	3800      	subs	r0, #0
 800c82a:	bf18      	it	ne
 800c82c:	2001      	movne	r0, #1
 800c82e:	e452      	b.n	800c0d6 <__ieee754_pow+0x226>
 800c830:	4622      	mov	r2, r4
 800c832:	462b      	mov	r3, r5
 800c834:	f7f3 fc98 	bl	8000168 <__aeabi_dsub>
 800c838:	4642      	mov	r2, r8
 800c83a:	464b      	mov	r3, r9
 800c83c:	f7f4 f8d2 	bl	80009e4 <__aeabi_dcmpge>
 800c840:	2800      	cmp	r0, #0
 800c842:	f43f aefb 	beq.w	800c63c <__ieee754_pow+0x78c>
 800c846:	e7e9      	b.n	800c81c <__ieee754_pow+0x96c>
 800c848:	f04f 0a00 	mov.w	sl, #0
 800c84c:	e720      	b.n	800c690 <__ieee754_pow+0x7e0>
 800c84e:	4621      	mov	r1, r4
 800c850:	e7d6      	b.n	800c800 <__ieee754_pow+0x950>
 800c852:	f04f 0b00 	mov.w	fp, #0
 800c856:	f8df c078 	ldr.w	ip, [pc, #120]	; 800c8d0 <__ieee754_pow+0xa20>
 800c85a:	f7ff bbb9 	b.w	800bfd0 <__ieee754_pow+0x120>
 800c85e:	f04f 0b00 	mov.w	fp, #0
 800c862:	f04f 0c00 	mov.w	ip, #0
 800c866:	f7ff bbb3 	b.w	800bfd0 <__ieee754_pow+0x120>
 800c86a:	4640      	mov	r0, r8
 800c86c:	4649      	mov	r1, r9
 800c86e:	f7ff bb3c 	b.w	800beea <__ieee754_pow+0x3a>
 800c872:	9200      	str	r2, [sp, #0]
 800c874:	f7ff bb88 	b.w	800bf88 <__ieee754_pow+0xd8>
 800c878:	2300      	movs	r3, #0
 800c87a:	f7ff bb72 	b.w	800bf62 <__ieee754_pow+0xb2>
 800c87e:	bf00      	nop
 800c880:	652b82fe 	.word	0x652b82fe
 800c884:	3c971547 	.word	0x3c971547
 800c888:	00000000 	.word	0x00000000
 800c88c:	3fe62e43 	.word	0x3fe62e43
 800c890:	fefa39ef 	.word	0xfefa39ef
 800c894:	3fe62e42 	.word	0x3fe62e42
 800c898:	0ca86c39 	.word	0x0ca86c39
 800c89c:	be205c61 	.word	0xbe205c61
 800c8a0:	72bea4d0 	.word	0x72bea4d0
 800c8a4:	3e663769 	.word	0x3e663769
 800c8a8:	c5d26bf1 	.word	0xc5d26bf1
 800c8ac:	3ebbbd41 	.word	0x3ebbbd41
 800c8b0:	af25de2c 	.word	0xaf25de2c
 800c8b4:	3f11566a 	.word	0x3f11566a
 800c8b8:	16bebd93 	.word	0x16bebd93
 800c8bc:	3f66c16c 	.word	0x3f66c16c
 800c8c0:	5555553e 	.word	0x5555553e
 800c8c4:	3fc55555 	.word	0x3fc55555
 800c8c8:	3fe00000 	.word	0x3fe00000
 800c8cc:	fff00000 	.word	0xfff00000
 800c8d0:	3ff00000 	.word	0x3ff00000
 800c8d4:	4090cbff 	.word	0x4090cbff
 800c8d8:	3f6f3400 	.word	0x3f6f3400

0800c8dc <fabs>:
 800c8dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	4770      	bx	lr
 800c8e4:	0000      	movs	r0, r0
	...

0800c8e8 <scalbn>:
 800c8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ea:	4616      	mov	r6, r2
 800c8ec:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c8f0:	4604      	mov	r4, r0
 800c8f2:	460d      	mov	r5, r1
 800c8f4:	460b      	mov	r3, r1
 800c8f6:	b992      	cbnz	r2, 800c91e <scalbn+0x36>
 800c8f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8fc:	4303      	orrs	r3, r0
 800c8fe:	d03c      	beq.n	800c97a <scalbn+0x92>
 800c900:	4b31      	ldr	r3, [pc, #196]	; (800c9c8 <scalbn+0xe0>)
 800c902:	2200      	movs	r2, #0
 800c904:	f7f3 fde8 	bl	80004d8 <__aeabi_dmul>
 800c908:	4b30      	ldr	r3, [pc, #192]	; (800c9cc <scalbn+0xe4>)
 800c90a:	4604      	mov	r4, r0
 800c90c:	429e      	cmp	r6, r3
 800c90e:	460d      	mov	r5, r1
 800c910:	da0f      	bge.n	800c932 <scalbn+0x4a>
 800c912:	a329      	add	r3, pc, #164	; (adr r3, 800c9b8 <scalbn+0xd0>)
 800c914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c918:	f7f3 fdde 	bl	80004d8 <__aeabi_dmul>
 800c91c:	e006      	b.n	800c92c <scalbn+0x44>
 800c91e:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800c922:	42ba      	cmp	r2, r7
 800c924:	d109      	bne.n	800c93a <scalbn+0x52>
 800c926:	4602      	mov	r2, r0
 800c928:	f7f3 fc20 	bl	800016c <__adddf3>
 800c92c:	4604      	mov	r4, r0
 800c92e:	460d      	mov	r5, r1
 800c930:	e023      	b.n	800c97a <scalbn+0x92>
 800c932:	460b      	mov	r3, r1
 800c934:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c938:	3a36      	subs	r2, #54	; 0x36
 800c93a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800c93e:	428e      	cmp	r6, r1
 800c940:	dd0e      	ble.n	800c960 <scalbn+0x78>
 800c942:	a31f      	add	r3, pc, #124	; (adr r3, 800c9c0 <scalbn+0xd8>)
 800c944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c948:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800c94c:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800c950:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800c954:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800c958:	481d      	ldr	r0, [pc, #116]	; (800c9d0 <scalbn+0xe8>)
 800c95a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800c95e:	e7db      	b.n	800c918 <scalbn+0x30>
 800c960:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c964:	4432      	add	r2, r6
 800c966:	428a      	cmp	r2, r1
 800c968:	dceb      	bgt.n	800c942 <scalbn+0x5a>
 800c96a:	2a00      	cmp	r2, #0
 800c96c:	dd08      	ble.n	800c980 <scalbn+0x98>
 800c96e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c972:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c976:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c97a:	4620      	mov	r0, r4
 800c97c:	4629      	mov	r1, r5
 800c97e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c980:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c984:	da0c      	bge.n	800c9a0 <scalbn+0xb8>
 800c986:	a30c      	add	r3, pc, #48	; (adr r3, 800c9b8 <scalbn+0xd0>)
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800c990:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800c994:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800c998:	480e      	ldr	r0, [pc, #56]	; (800c9d4 <scalbn+0xec>)
 800c99a:	f041 011f 	orr.w	r1, r1, #31
 800c99e:	e7bb      	b.n	800c918 <scalbn+0x30>
 800c9a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c9a4:	3236      	adds	r2, #54	; 0x36
 800c9a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c9aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c9ae:	4620      	mov	r0, r4
 800c9b0:	4629      	mov	r1, r5
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	4b08      	ldr	r3, [pc, #32]	; (800c9d8 <scalbn+0xf0>)
 800c9b6:	e7af      	b.n	800c918 <scalbn+0x30>
 800c9b8:	c2f8f359 	.word	0xc2f8f359
 800c9bc:	01a56e1f 	.word	0x01a56e1f
 800c9c0:	8800759c 	.word	0x8800759c
 800c9c4:	7e37e43c 	.word	0x7e37e43c
 800c9c8:	43500000 	.word	0x43500000
 800c9cc:	ffff3cb0 	.word	0xffff3cb0
 800c9d0:	8800759c 	.word	0x8800759c
 800c9d4:	c2f8f359 	.word	0xc2f8f359
 800c9d8:	3c900000 	.word	0x3c900000

0800c9dc <with_errno>:
 800c9dc:	b570      	push	{r4, r5, r6, lr}
 800c9de:	4604      	mov	r4, r0
 800c9e0:	460d      	mov	r5, r1
 800c9e2:	4616      	mov	r6, r2
 800c9e4:	f7fb fd3a 	bl	800845c <__errno>
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	6006      	str	r6, [r0, #0]
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	bd70      	pop	{r4, r5, r6, pc}

0800c9f0 <xflow>:
 800c9f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9f2:	4615      	mov	r5, r2
 800c9f4:	461c      	mov	r4, r3
 800c9f6:	b180      	cbz	r0, 800ca1a <xflow+0x2a>
 800c9f8:	4610      	mov	r0, r2
 800c9fa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c9fe:	e9cd 0100 	strd	r0, r1, [sp]
 800ca02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca06:	4628      	mov	r0, r5
 800ca08:	4621      	mov	r1, r4
 800ca0a:	f7f3 fd65 	bl	80004d8 <__aeabi_dmul>
 800ca0e:	2222      	movs	r2, #34	; 0x22
 800ca10:	b003      	add	sp, #12
 800ca12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ca16:	f7ff bfe1 	b.w	800c9dc <with_errno>
 800ca1a:	4610      	mov	r0, r2
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	e7ee      	b.n	800c9fe <xflow+0xe>

0800ca20 <__math_uflow>:
 800ca20:	2200      	movs	r2, #0
 800ca22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ca26:	f7ff bfe3 	b.w	800c9f0 <xflow>

0800ca2a <__math_oflow>:
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ca30:	f7ff bfde 	b.w	800c9f0 <xflow>

0800ca34 <_init>:
 800ca34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca36:	bf00      	nop
 800ca38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca3a:	bc08      	pop	{r3}
 800ca3c:	469e      	mov	lr, r3
 800ca3e:	4770      	bx	lr

0800ca40 <_fini>:
 800ca40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca42:	bf00      	nop
 800ca44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca46:	bc08      	pop	{r3}
 800ca48:	469e      	mov	lr, r3
 800ca4a:	4770      	bx	lr
