{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623463595089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623463595090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 11 23:06:34 2021 " "Processing started: Fri Jun 11 23:06:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623463595090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623463595090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623463595090 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623463595355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623463595783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623463595784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463595868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463595868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1623463596165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463596166 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623463596169 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Botao Botao " "create_clock -period 1.000 -name Botao Botao" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623463596169 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623463596169 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623463596169 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463596172 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623463596172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1623463596174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623463596174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623463596175 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623463596192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623463596281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623463596281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.627 " "Worst-case setup slack is -5.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.627            -139.327 CLK  " "   -5.627            -139.327 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511              -1.511 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.511              -1.511 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 Botao  " "    0.114               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463596297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.769 " "Worst-case hold slack is -1.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769             -23.820 CLK  " "   -1.769             -23.820 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Botao  " "    0.497               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "    0.497               0.000 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463596311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623463596337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623463596343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.175 CLK  " "   -3.000             -40.175 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 Botao  " "   -3.000              -4.487 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556              -8.471 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.556              -8.471 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463596365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463596365 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623463596671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623463596731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623463597076 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597192 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623463597192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623463597194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623463597211 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623463597211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.256 " "Worst-case setup slack is -5.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.256            -130.171 CLK  " "   -5.256            -130.171 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -1.098 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.098              -1.098 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Botao  " "    0.208               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463597243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.637 " "Worst-case hold slack is -1.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.637             -22.980 CLK  " "   -1.637             -22.980 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Botao  " "    0.445               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "    0.445               0.000 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463597252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623463597264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623463597272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.175 CLK  " "   -3.000             -40.175 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 Botao  " "   -3.000              -4.487 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.861 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -6.861 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463597282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623463597446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623463597661 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623463597661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623463597662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623463597667 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623463597667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.981 " "Worst-case setup slack is -1.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981             -48.332 CLK  " "   -1.981             -48.332 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.185 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -0.185              -0.185 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 Botao  " "    0.626               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463597675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.860 " "Worst-case hold slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860             -11.892 CLK  " "   -0.860             -11.892 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Botao  " "    0.208               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "    0.208               0.000 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463597686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623463597697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623463597705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.237 CLK  " "   -3.000             -28.237 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.042 Botao  " "   -3.000              -4.042 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.893 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -2.893 divisor_de_clock:inst\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623463597715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623463597715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623463598577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623463598577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623463598719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 11 23:06:38 2021 " "Processing ended: Fri Jun 11 23:06:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623463598719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623463598719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623463598719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623463598719 ""}
