/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT0_PC6
#define Pin_1__0__PORT 0u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT0_AG
#define Pin_1__AMUX CYREG_PRT0_AMUX
#define Pin_1__BIE CYREG_PRT0_BIE
#define Pin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__BYP CYREG_PRT0_BYP
#define Pin_1__CTL CYREG_PRT0_CTL
#define Pin_1__DM0 CYREG_PRT0_DM0
#define Pin_1__DM1 CYREG_PRT0_DM1
#define Pin_1__DM2 CYREG_PRT0_DM2
#define Pin_1__DR CYREG_PRT0_DR
#define Pin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 0u
#define Pin_1__PRT CYREG_PRT0_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__PS CYREG_PRT0_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT0_SLW

/* RX_CAN */
#define RX_CAN__0__INTTYPE CYREG_PICU12_INTTYPE3
#define RX_CAN__0__MASK 0x08u
#define RX_CAN__0__PC CYREG_PRT12_PC3
#define RX_CAN__0__PORT 12u
#define RX_CAN__0__SHIFT 3u
#define RX_CAN__AG CYREG_PRT12_AG
#define RX_CAN__BIE CYREG_PRT12_BIE
#define RX_CAN__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX_CAN__BYP CYREG_PRT12_BYP
#define RX_CAN__DM0 CYREG_PRT12_DM0
#define RX_CAN__DM1 CYREG_PRT12_DM1
#define RX_CAN__DM2 CYREG_PRT12_DM2
#define RX_CAN__DR CYREG_PRT12_DR
#define RX_CAN__INP_DIS CYREG_PRT12_INP_DIS
#define RX_CAN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX_CAN__MASK 0x08u
#define RX_CAN__PORT 12u
#define RX_CAN__PRT CYREG_PRT12_PRT
#define RX_CAN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX_CAN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX_CAN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX_CAN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX_CAN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX_CAN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX_CAN__PS CYREG_PRT12_PS
#define RX_CAN__SHIFT 3u
#define RX_CAN__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX_CAN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX_CAN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX_CAN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX_CAN__SLW CYREG_PRT12_SLW

/* RxUART */
#define RxUART__0__INTTYPE CYREG_PICU0_INTTYPE2
#define RxUART__0__MASK 0x04u
#define RxUART__0__PC CYREG_PRT0_PC2
#define RxUART__0__PORT 0u
#define RxUART__0__SHIFT 2u
#define RxUART__AG CYREG_PRT0_AG
#define RxUART__AMUX CYREG_PRT0_AMUX
#define RxUART__BIE CYREG_PRT0_BIE
#define RxUART__BIT_MASK CYREG_PRT0_BIT_MASK
#define RxUART__BYP CYREG_PRT0_BYP
#define RxUART__CTL CYREG_PRT0_CTL
#define RxUART__DM0 CYREG_PRT0_DM0
#define RxUART__DM1 CYREG_PRT0_DM1
#define RxUART__DM2 CYREG_PRT0_DM2
#define RxUART__DR CYREG_PRT0_DR
#define RxUART__INP_DIS CYREG_PRT0_INP_DIS
#define RxUART__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RxUART__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RxUART__LCD_EN CYREG_PRT0_LCD_EN
#define RxUART__MASK 0x04u
#define RxUART__PORT 0u
#define RxUART__PRT CYREG_PRT0_PRT
#define RxUART__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RxUART__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RxUART__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RxUART__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RxUART__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RxUART__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RxUART__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RxUART__PS CYREG_PRT0_PS
#define RxUART__SHIFT 2u
#define RxUART__SLW CYREG_PRT0_SLW

/* SPICAN */
#define SPICAN_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPICAN_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPICAN_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPICAN_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPICAN_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPICAN_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPICAN_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPICAN_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPICAN_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPICAN_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPICAN_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define SPICAN_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPICAN_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define SPICAN_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPICAN_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPICAN_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPICAN_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define SPICAN_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPICAN_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPICAN_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define SPICAN_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPICAN_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPICAN_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPICAN_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPICAN_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPICAN_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define SPICAN_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPICAN_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPICAN_BSPIM_RxStsReg__4__MASK 0x10u
#define SPICAN_BSPIM_RxStsReg__4__POS 4
#define SPICAN_BSPIM_RxStsReg__5__MASK 0x20u
#define SPICAN_BSPIM_RxStsReg__5__POS 5
#define SPICAN_BSPIM_RxStsReg__6__MASK 0x40u
#define SPICAN_BSPIM_RxStsReg__6__POS 6
#define SPICAN_BSPIM_RxStsReg__MASK 0x70u
#define SPICAN_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define SPICAN_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPICAN_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB03_ST
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define SPICAN_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define SPICAN_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define SPICAN_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB01_A0
#define SPICAN_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB01_A1
#define SPICAN_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define SPICAN_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB01_D0
#define SPICAN_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB01_D1
#define SPICAN_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPICAN_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define SPICAN_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB01_F0
#define SPICAN_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB01_F1
#define SPICAN_BSPIM_TxStsReg__0__MASK 0x01u
#define SPICAN_BSPIM_TxStsReg__0__POS 0
#define SPICAN_BSPIM_TxStsReg__1__MASK 0x02u
#define SPICAN_BSPIM_TxStsReg__1__POS 1
#define SPICAN_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPICAN_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPICAN_BSPIM_TxStsReg__2__MASK 0x04u
#define SPICAN_BSPIM_TxStsReg__2__POS 2
#define SPICAN_BSPIM_TxStsReg__3__MASK 0x08u
#define SPICAN_BSPIM_TxStsReg__3__POS 3
#define SPICAN_BSPIM_TxStsReg__4__MASK 0x10u
#define SPICAN_BSPIM_TxStsReg__4__POS 4
#define SPICAN_BSPIM_TxStsReg__MASK 0x1Fu
#define SPICAN_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPICAN_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPICAN_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB02_ST

/* TX_CAN */
#define TX_CAN__0__INTTYPE CYREG_PICU2_INTTYPE2
#define TX_CAN__0__MASK 0x04u
#define TX_CAN__0__PC CYREG_PRT2_PC2
#define TX_CAN__0__PORT 2u
#define TX_CAN__0__SHIFT 2u
#define TX_CAN__AG CYREG_PRT2_AG
#define TX_CAN__AMUX CYREG_PRT2_AMUX
#define TX_CAN__BIE CYREG_PRT2_BIE
#define TX_CAN__BIT_MASK CYREG_PRT2_BIT_MASK
#define TX_CAN__BYP CYREG_PRT2_BYP
#define TX_CAN__CTL CYREG_PRT2_CTL
#define TX_CAN__DM0 CYREG_PRT2_DM0
#define TX_CAN__DM1 CYREG_PRT2_DM1
#define TX_CAN__DM2 CYREG_PRT2_DM2
#define TX_CAN__DR CYREG_PRT2_DR
#define TX_CAN__INP_DIS CYREG_PRT2_INP_DIS
#define TX_CAN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TX_CAN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TX_CAN__LCD_EN CYREG_PRT2_LCD_EN
#define TX_CAN__MASK 0x04u
#define TX_CAN__PORT 2u
#define TX_CAN__PRT CYREG_PRT2_PRT
#define TX_CAN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TX_CAN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TX_CAN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TX_CAN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TX_CAN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TX_CAN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TX_CAN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TX_CAN__PS CYREG_PRT2_PS
#define TX_CAN__SHIFT 2u
#define TX_CAN__SLW CYREG_PRT2_SLW

/* TxUART */
#define TxUART__0__INTTYPE CYREG_PICU0_INTTYPE1
#define TxUART__0__MASK 0x02u
#define TxUART__0__PC CYREG_PRT0_PC1
#define TxUART__0__PORT 0u
#define TxUART__0__SHIFT 1u
#define TxUART__AG CYREG_PRT0_AG
#define TxUART__AMUX CYREG_PRT0_AMUX
#define TxUART__BIE CYREG_PRT0_BIE
#define TxUART__BIT_MASK CYREG_PRT0_BIT_MASK
#define TxUART__BYP CYREG_PRT0_BYP
#define TxUART__CTL CYREG_PRT0_CTL
#define TxUART__DM0 CYREG_PRT0_DM0
#define TxUART__DM1 CYREG_PRT0_DM1
#define TxUART__DM2 CYREG_PRT0_DM2
#define TxUART__DR CYREG_PRT0_DR
#define TxUART__INP_DIS CYREG_PRT0_INP_DIS
#define TxUART__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TxUART__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TxUART__LCD_EN CYREG_PRT0_LCD_EN
#define TxUART__MASK 0x02u
#define TxUART__PORT 0u
#define TxUART__PRT CYREG_PRT0_PRT
#define TxUART__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TxUART__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TxUART__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TxUART__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TxUART__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TxUART__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TxUART__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TxUART__PS CYREG_PRT0_PS
#define TxUART__SHIFT 1u
#define TxUART__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Timer_En */
#define Timer_En__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Timer_En__0__MASK 0x04u
#define Timer_En__0__PC CYREG_PRT12_PC2
#define Timer_En__0__PORT 12u
#define Timer_En__0__SHIFT 2u
#define Timer_En__AG CYREG_PRT12_AG
#define Timer_En__BIE CYREG_PRT12_BIE
#define Timer_En__BIT_MASK CYREG_PRT12_BIT_MASK
#define Timer_En__BYP CYREG_PRT12_BYP
#define Timer_En__DM0 CYREG_PRT12_DM0
#define Timer_En__DM1 CYREG_PRT12_DM1
#define Timer_En__DM2 CYREG_PRT12_DM2
#define Timer_En__DR CYREG_PRT12_DR
#define Timer_En__INP_DIS CYREG_PRT12_INP_DIS
#define Timer_En__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Timer_En__MASK 0x04u
#define Timer_En__PORT 12u
#define Timer_En__PRT CYREG_PRT12_PRT
#define Timer_En__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Timer_En__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Timer_En__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Timer_En__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Timer_En__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Timer_En__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Timer_En__PS CYREG_PRT12_PS
#define Timer_En__SHIFT 2u
#define Timer_En__SIO_CFG CYREG_PRT12_SIO_CFG
#define Timer_En__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Timer_En__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Timer_En__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Timer_En__SLW CYREG_PRT12_SLW

/* UART_DBG */
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_DBG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_DBG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_DBG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define UART_DBG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_DBG_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define UART_DBG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_DBG_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_DBG_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_DBG_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_DBG_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_DBG_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_DBG_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_DBG_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_DBG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_DBG_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_DBG_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_DBG_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_DBG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_DBG_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_DBG_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_DBG_BUART_sRX_RxSts__3__POS 3
#define UART_DBG_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_DBG_BUART_sRX_RxSts__4__POS 4
#define UART_DBG_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_DBG_BUART_sRX_RxSts__5__POS 5
#define UART_DBG_BUART_sRX_RxSts__MASK 0x38u
#define UART_DBG_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_DBG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_DBG_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_DBG_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_DBG_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_DBG_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_DBG_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_DBG_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_DBG_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_DBG_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_DBG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_DBG_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_DBG_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_DBG_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_DBG_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_DBG_BUART_sTX_TxSts__0__POS 0
#define UART_DBG_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_DBG_BUART_sTX_TxSts__1__POS 1
#define UART_DBG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_DBG_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_DBG_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_DBG_BUART_sTX_TxSts__2__POS 2
#define UART_DBG_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_DBG_BUART_sTX_TxSts__3__POS 3
#define UART_DBG_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_DBG_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_DBG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_DBG_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_DBG_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_DBG_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_DBG_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_DBG_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_DBG_IntClock__INDEX 0x01u
#define UART_DBG_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_DBG_IntClock__PM_ACT_MSK 0x02u
#define UART_DBG_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_DBG_IntClock__PM_STBY_MSK 0x02u

/* Vehicle_CAN */
#define Vehicle_CAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define Vehicle_CAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define Vehicle_CAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define Vehicle_CAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define Vehicle_CAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define Vehicle_CAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define Vehicle_CAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Vehicle_CAN_CanIP__PM_ACT_MSK 0x01u
#define Vehicle_CAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Vehicle_CAN_CanIP__PM_STBY_MSK 0x01u
#define Vehicle_CAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define Vehicle_CAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define Vehicle_CAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define Vehicle_CAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define Vehicle_CAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define Vehicle_CAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define Vehicle_CAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define Vehicle_CAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define Vehicle_CAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define Vehicle_CAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define Vehicle_CAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define Vehicle_CAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define Vehicle_CAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define Vehicle_CAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define Vehicle_CAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define Vehicle_CAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define Vehicle_CAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define Vehicle_CAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define Vehicle_CAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define Vehicle_CAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define Vehicle_CAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define Vehicle_CAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define Vehicle_CAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define Vehicle_CAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define Vehicle_CAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define Vehicle_CAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define Vehicle_CAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define Vehicle_CAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define Vehicle_CAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define Vehicle_CAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define Vehicle_CAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define Vehicle_CAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define Vehicle_CAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define Vehicle_CAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define Vehicle_CAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define Vehicle_CAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define Vehicle_CAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define Vehicle_CAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define Vehicle_CAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define Vehicle_CAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define Vehicle_CAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define Vehicle_CAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define Vehicle_CAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define Vehicle_CAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define Vehicle_CAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define Vehicle_CAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define Vehicle_CAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define Vehicle_CAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define Vehicle_CAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define Vehicle_CAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define Vehicle_CAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define Vehicle_CAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define Vehicle_CAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define Vehicle_CAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define Vehicle_CAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define Vehicle_CAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define Vehicle_CAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define Vehicle_CAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define Vehicle_CAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define Vehicle_CAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define Vehicle_CAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define Vehicle_CAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define Vehicle_CAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define Vehicle_CAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define Vehicle_CAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define Vehicle_CAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define Vehicle_CAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define Vehicle_CAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define Vehicle_CAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define Vehicle_CAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define Vehicle_CAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define Vehicle_CAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define Vehicle_CAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define Vehicle_CAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define Vehicle_CAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define Vehicle_CAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define Vehicle_CAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define Vehicle_CAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define Vehicle_CAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define Vehicle_CAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define Vehicle_CAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define Vehicle_CAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define Vehicle_CAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define Vehicle_CAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define Vehicle_CAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define Vehicle_CAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define Vehicle_CAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define Vehicle_CAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define Vehicle_CAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define Vehicle_CAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define Vehicle_CAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define Vehicle_CAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define Vehicle_CAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define Vehicle_CAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define Vehicle_CAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define Vehicle_CAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define Vehicle_CAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define Vehicle_CAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define Vehicle_CAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define Vehicle_CAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define Vehicle_CAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define Vehicle_CAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define Vehicle_CAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define Vehicle_CAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define Vehicle_CAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define Vehicle_CAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define Vehicle_CAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define Vehicle_CAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define Vehicle_CAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define Vehicle_CAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define Vehicle_CAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define Vehicle_CAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define Vehicle_CAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define Vehicle_CAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define Vehicle_CAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define Vehicle_CAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define Vehicle_CAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define Vehicle_CAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define Vehicle_CAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define Vehicle_CAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define Vehicle_CAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define Vehicle_CAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define Vehicle_CAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define Vehicle_CAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define Vehicle_CAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define Vehicle_CAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define Vehicle_CAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define Vehicle_CAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define Vehicle_CAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define Vehicle_CAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define Vehicle_CAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define Vehicle_CAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define Vehicle_CAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define Vehicle_CAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define Vehicle_CAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define Vehicle_CAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define Vehicle_CAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define Vehicle_CAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define Vehicle_CAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define Vehicle_CAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define Vehicle_CAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define Vehicle_CAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define Vehicle_CAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define Vehicle_CAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define Vehicle_CAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define Vehicle_CAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define Vehicle_CAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define Vehicle_CAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define Vehicle_CAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define Vehicle_CAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define Vehicle_CAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define Vehicle_CAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define Vehicle_CAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define Vehicle_CAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define Vehicle_CAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define Vehicle_CAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define Vehicle_CAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define Vehicle_CAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define Vehicle_CAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define Vehicle_CAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID
#define Vehicle_CAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Vehicle_CAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Vehicle_CAN_isr__INTC_MASK 0x10000u
#define Vehicle_CAN_isr__INTC_NUMBER 16u
#define Vehicle_CAN_isr__INTC_PRIOR_NUM 7u
#define Vehicle_CAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define Vehicle_CAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Vehicle_CAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* doTHM_FanEn */
#define doTHM_FanEn__0__INTTYPE CYREG_PICU1_INTTYPE4
#define doTHM_FanEn__0__MASK 0x10u
#define doTHM_FanEn__0__PC CYREG_PRT1_PC4
#define doTHM_FanEn__0__PORT 1u
#define doTHM_FanEn__0__SHIFT 4u
#define doTHM_FanEn__AG CYREG_PRT1_AG
#define doTHM_FanEn__AMUX CYREG_PRT1_AMUX
#define doTHM_FanEn__BIE CYREG_PRT1_BIE
#define doTHM_FanEn__BIT_MASK CYREG_PRT1_BIT_MASK
#define doTHM_FanEn__BYP CYREG_PRT1_BYP
#define doTHM_FanEn__CTL CYREG_PRT1_CTL
#define doTHM_FanEn__DM0 CYREG_PRT1_DM0
#define doTHM_FanEn__DM1 CYREG_PRT1_DM1
#define doTHM_FanEn__DM2 CYREG_PRT1_DM2
#define doTHM_FanEn__DR CYREG_PRT1_DR
#define doTHM_FanEn__INP_DIS CYREG_PRT1_INP_DIS
#define doTHM_FanEn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define doTHM_FanEn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define doTHM_FanEn__LCD_EN CYREG_PRT1_LCD_EN
#define doTHM_FanEn__MASK 0x10u
#define doTHM_FanEn__PORT 1u
#define doTHM_FanEn__PRT CYREG_PRT1_PRT
#define doTHM_FanEn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define doTHM_FanEn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define doTHM_FanEn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define doTHM_FanEn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define doTHM_FanEn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define doTHM_FanEn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define doTHM_FanEn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define doTHM_FanEn__PS CYREG_PRT1_PS
#define doTHM_FanEn__SHIFT 4u
#define doTHM_FanEn__SLW CYREG_PRT1_SLW

/* Global_Timer */
#define Global_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Global_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Global_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Global_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Global_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Global_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Global_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Global_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Global_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Global_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Global_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Global_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB07_A0
#define Global_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB07_A1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB07_D0
#define Global_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB07_D1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB07_F0
#define Global_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB07_F1
#define Global_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Global_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* doTHM_PumpEn */
#define doTHM_PumpEn__0__INTTYPE CYREG_PICU1_INTTYPE2
#define doTHM_PumpEn__0__MASK 0x04u
#define doTHM_PumpEn__0__PC CYREG_PRT1_PC2
#define doTHM_PumpEn__0__PORT 1u
#define doTHM_PumpEn__0__SHIFT 2u
#define doTHM_PumpEn__AG CYREG_PRT1_AG
#define doTHM_PumpEn__AMUX CYREG_PRT1_AMUX
#define doTHM_PumpEn__BIE CYREG_PRT1_BIE
#define doTHM_PumpEn__BIT_MASK CYREG_PRT1_BIT_MASK
#define doTHM_PumpEn__BYP CYREG_PRT1_BYP
#define doTHM_PumpEn__CTL CYREG_PRT1_CTL
#define doTHM_PumpEn__DM0 CYREG_PRT1_DM0
#define doTHM_PumpEn__DM1 CYREG_PRT1_DM1
#define doTHM_PumpEn__DM2 CYREG_PRT1_DM2
#define doTHM_PumpEn__DR CYREG_PRT1_DR
#define doTHM_PumpEn__INP_DIS CYREG_PRT1_INP_DIS
#define doTHM_PumpEn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define doTHM_PumpEn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define doTHM_PumpEn__LCD_EN CYREG_PRT1_LCD_EN
#define doTHM_PumpEn__MASK 0x04u
#define doTHM_PumpEn__PORT 1u
#define doTHM_PumpEn__PRT CYREG_PRT1_PRT
#define doTHM_PumpEn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define doTHM_PumpEn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define doTHM_PumpEn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define doTHM_PumpEn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define doTHM_PumpEn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define doTHM_PumpEn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define doTHM_PumpEn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define doTHM_PumpEn__PS CYREG_PRT1_PS
#define doTHM_PumpEn__SHIFT 2u
#define doTHM_PumpEn__SLW CYREG_PRT1_SLW

/* aiECU_PyroRear */
#define aiECU_PyroRear__0__INTTYPE CYREG_PICU2_INTTYPE0
#define aiECU_PyroRear__0__MASK 0x01u
#define aiECU_PyroRear__0__PC CYREG_PRT2_PC0
#define aiECU_PyroRear__0__PORT 2u
#define aiECU_PyroRear__0__SHIFT 0u
#define aiECU_PyroRear__AG CYREG_PRT2_AG
#define aiECU_PyroRear__AMUX CYREG_PRT2_AMUX
#define aiECU_PyroRear__BIE CYREG_PRT2_BIE
#define aiECU_PyroRear__BIT_MASK CYREG_PRT2_BIT_MASK
#define aiECU_PyroRear__BYP CYREG_PRT2_BYP
#define aiECU_PyroRear__CTL CYREG_PRT2_CTL
#define aiECU_PyroRear__DM0 CYREG_PRT2_DM0
#define aiECU_PyroRear__DM1 CYREG_PRT2_DM1
#define aiECU_PyroRear__DM2 CYREG_PRT2_DM2
#define aiECU_PyroRear__DR CYREG_PRT2_DR
#define aiECU_PyroRear__INP_DIS CYREG_PRT2_INP_DIS
#define aiECU_PyroRear__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define aiECU_PyroRear__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define aiECU_PyroRear__LCD_EN CYREG_PRT2_LCD_EN
#define aiECU_PyroRear__MASK 0x01u
#define aiECU_PyroRear__PORT 2u
#define aiECU_PyroRear__PRT CYREG_PRT2_PRT
#define aiECU_PyroRear__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define aiECU_PyroRear__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define aiECU_PyroRear__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define aiECU_PyroRear__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define aiECU_PyroRear__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define aiECU_PyroRear__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define aiECU_PyroRear__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define aiECU_PyroRear__PS CYREG_PRT2_PS
#define aiECU_PyroRear__SHIFT 0u
#define aiECU_PyroRear__SLW CYREG_PRT2_SLW

/* aiECU_PyroFront */
#define aiECU_PyroFront__0__INTTYPE CYREG_PICU3_INTTYPE0
#define aiECU_PyroFront__0__MASK 0x01u
#define aiECU_PyroFront__0__PC CYREG_PRT3_PC0
#define aiECU_PyroFront__0__PORT 3u
#define aiECU_PyroFront__0__SHIFT 0u
#define aiECU_PyroFront__AG CYREG_PRT3_AG
#define aiECU_PyroFront__AMUX CYREG_PRT3_AMUX
#define aiECU_PyroFront__BIE CYREG_PRT3_BIE
#define aiECU_PyroFront__BIT_MASK CYREG_PRT3_BIT_MASK
#define aiECU_PyroFront__BYP CYREG_PRT3_BYP
#define aiECU_PyroFront__CTL CYREG_PRT3_CTL
#define aiECU_PyroFront__DM0 CYREG_PRT3_DM0
#define aiECU_PyroFront__DM1 CYREG_PRT3_DM1
#define aiECU_PyroFront__DM2 CYREG_PRT3_DM2
#define aiECU_PyroFront__DR CYREG_PRT3_DR
#define aiECU_PyroFront__INP_DIS CYREG_PRT3_INP_DIS
#define aiECU_PyroFront__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define aiECU_PyroFront__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define aiECU_PyroFront__LCD_EN CYREG_PRT3_LCD_EN
#define aiECU_PyroFront__MASK 0x01u
#define aiECU_PyroFront__PORT 3u
#define aiECU_PyroFront__PRT CYREG_PRT3_PRT
#define aiECU_PyroFront__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define aiECU_PyroFront__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define aiECU_PyroFront__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define aiECU_PyroFront__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define aiECU_PyroFront__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define aiECU_PyroFront__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define aiECU_PyroFront__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define aiECU_PyroFront__PS CYREG_PRT3_PS
#define aiECU_PyroFront__SHIFT 0u
#define aiECU_PyroFront__SLW CYREG_PRT3_SLW

/* aiBMS_PackVoltage */
#define aiBMS_PackVoltage__0__INTTYPE CYREG_PICU3_INTTYPE4
#define aiBMS_PackVoltage__0__MASK 0x10u
#define aiBMS_PackVoltage__0__PC CYREG_PRT3_PC4
#define aiBMS_PackVoltage__0__PORT 3u
#define aiBMS_PackVoltage__0__SHIFT 4u
#define aiBMS_PackVoltage__AG CYREG_PRT3_AG
#define aiBMS_PackVoltage__AMUX CYREG_PRT3_AMUX
#define aiBMS_PackVoltage__BIE CYREG_PRT3_BIE
#define aiBMS_PackVoltage__BIT_MASK CYREG_PRT3_BIT_MASK
#define aiBMS_PackVoltage__BYP CYREG_PRT3_BYP
#define aiBMS_PackVoltage__CTL CYREG_PRT3_CTL
#define aiBMS_PackVoltage__DM0 CYREG_PRT3_DM0
#define aiBMS_PackVoltage__DM1 CYREG_PRT3_DM1
#define aiBMS_PackVoltage__DM2 CYREG_PRT3_DM2
#define aiBMS_PackVoltage__DR CYREG_PRT3_DR
#define aiBMS_PackVoltage__INP_DIS CYREG_PRT3_INP_DIS
#define aiBMS_PackVoltage__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define aiBMS_PackVoltage__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define aiBMS_PackVoltage__LCD_EN CYREG_PRT3_LCD_EN
#define aiBMS_PackVoltage__MASK 0x10u
#define aiBMS_PackVoltage__PORT 3u
#define aiBMS_PackVoltage__PRT CYREG_PRT3_PRT
#define aiBMS_PackVoltage__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define aiBMS_PackVoltage__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define aiBMS_PackVoltage__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define aiBMS_PackVoltage__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define aiBMS_PackVoltage__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define aiBMS_PackVoltage__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define aiBMS_PackVoltage__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define aiBMS_PackVoltage__PS CYREG_PRT3_PS
#define aiBMS_PackVoltage__SHIFT 4u
#define aiBMS_PackVoltage__SLW CYREG_PRT3_SLW

/* aiBMS_VoltageSense */
#define aiBMS_VoltageSense__0__INTTYPE CYREG_PICU1_INTTYPE6
#define aiBMS_VoltageSense__0__MASK 0x40u
#define aiBMS_VoltageSense__0__PC CYREG_PRT1_PC6
#define aiBMS_VoltageSense__0__PORT 1u
#define aiBMS_VoltageSense__0__SHIFT 6u
#define aiBMS_VoltageSense__AG CYREG_PRT1_AG
#define aiBMS_VoltageSense__AMUX CYREG_PRT1_AMUX
#define aiBMS_VoltageSense__BIE CYREG_PRT1_BIE
#define aiBMS_VoltageSense__BIT_MASK CYREG_PRT1_BIT_MASK
#define aiBMS_VoltageSense__BYP CYREG_PRT1_BYP
#define aiBMS_VoltageSense__CTL CYREG_PRT1_CTL
#define aiBMS_VoltageSense__DM0 CYREG_PRT1_DM0
#define aiBMS_VoltageSense__DM1 CYREG_PRT1_DM1
#define aiBMS_VoltageSense__DM2 CYREG_PRT1_DM2
#define aiBMS_VoltageSense__DR CYREG_PRT1_DR
#define aiBMS_VoltageSense__INP_DIS CYREG_PRT1_INP_DIS
#define aiBMS_VoltageSense__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define aiBMS_VoltageSense__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define aiBMS_VoltageSense__LCD_EN CYREG_PRT1_LCD_EN
#define aiBMS_VoltageSense__MASK 0x40u
#define aiBMS_VoltageSense__PORT 1u
#define aiBMS_VoltageSense__PRT CYREG_PRT1_PRT
#define aiBMS_VoltageSense__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define aiBMS_VoltageSense__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define aiBMS_VoltageSense__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define aiBMS_VoltageSense__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define aiBMS_VoltageSense__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define aiBMS_VoltageSense__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define aiBMS_VoltageSense__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define aiBMS_VoltageSense__PS CYREG_PRT1_PS
#define aiBMS_VoltageSense__SHIFT 6u
#define aiBMS_VoltageSense__SLW CYREG_PRT1_SLW

/* aiTHM_CoolantInlet */
#define aiTHM_CoolantInlet__0__INTTYPE CYREG_PICU0_INTTYPE7
#define aiTHM_CoolantInlet__0__MASK 0x80u
#define aiTHM_CoolantInlet__0__PC CYREG_PRT0_PC7
#define aiTHM_CoolantInlet__0__PORT 0u
#define aiTHM_CoolantInlet__0__SHIFT 7u
#define aiTHM_CoolantInlet__AG CYREG_PRT0_AG
#define aiTHM_CoolantInlet__AMUX CYREG_PRT0_AMUX
#define aiTHM_CoolantInlet__BIE CYREG_PRT0_BIE
#define aiTHM_CoolantInlet__BIT_MASK CYREG_PRT0_BIT_MASK
#define aiTHM_CoolantInlet__BYP CYREG_PRT0_BYP
#define aiTHM_CoolantInlet__CTL CYREG_PRT0_CTL
#define aiTHM_CoolantInlet__DM0 CYREG_PRT0_DM0
#define aiTHM_CoolantInlet__DM1 CYREG_PRT0_DM1
#define aiTHM_CoolantInlet__DM2 CYREG_PRT0_DM2
#define aiTHM_CoolantInlet__DR CYREG_PRT0_DR
#define aiTHM_CoolantInlet__INP_DIS CYREG_PRT0_INP_DIS
#define aiTHM_CoolantInlet__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define aiTHM_CoolantInlet__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define aiTHM_CoolantInlet__LCD_EN CYREG_PRT0_LCD_EN
#define aiTHM_CoolantInlet__MASK 0x80u
#define aiTHM_CoolantInlet__PORT 0u
#define aiTHM_CoolantInlet__PRT CYREG_PRT0_PRT
#define aiTHM_CoolantInlet__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define aiTHM_CoolantInlet__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define aiTHM_CoolantInlet__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define aiTHM_CoolantInlet__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define aiTHM_CoolantInlet__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define aiTHM_CoolantInlet__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define aiTHM_CoolantInlet__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define aiTHM_CoolantInlet__PS CYREG_PRT0_PS
#define aiTHM_CoolantInlet__SHIFT 7u
#define aiTHM_CoolantInlet__SLW CYREG_PRT0_SLW

/* diBMS_RelayNegFdbk */
#define diBMS_RelayNegFdbk__0__INTTYPE CYREG_PICU0_INTTYPE3
#define diBMS_RelayNegFdbk__0__MASK 0x08u
#define diBMS_RelayNegFdbk__0__PC CYREG_PRT0_PC3
#define diBMS_RelayNegFdbk__0__PORT 0u
#define diBMS_RelayNegFdbk__0__SHIFT 3u
#define diBMS_RelayNegFdbk__AG CYREG_PRT0_AG
#define diBMS_RelayNegFdbk__AMUX CYREG_PRT0_AMUX
#define diBMS_RelayNegFdbk__BIE CYREG_PRT0_BIE
#define diBMS_RelayNegFdbk__BIT_MASK CYREG_PRT0_BIT_MASK
#define diBMS_RelayNegFdbk__BYP CYREG_PRT0_BYP
#define diBMS_RelayNegFdbk__CTL CYREG_PRT0_CTL
#define diBMS_RelayNegFdbk__DM0 CYREG_PRT0_DM0
#define diBMS_RelayNegFdbk__DM1 CYREG_PRT0_DM1
#define diBMS_RelayNegFdbk__DM2 CYREG_PRT0_DM2
#define diBMS_RelayNegFdbk__DR CYREG_PRT0_DR
#define diBMS_RelayNegFdbk__INP_DIS CYREG_PRT0_INP_DIS
#define diBMS_RelayNegFdbk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define diBMS_RelayNegFdbk__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define diBMS_RelayNegFdbk__LCD_EN CYREG_PRT0_LCD_EN
#define diBMS_RelayNegFdbk__MASK 0x08u
#define diBMS_RelayNegFdbk__PORT 0u
#define diBMS_RelayNegFdbk__PRT CYREG_PRT0_PRT
#define diBMS_RelayNegFdbk__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define diBMS_RelayNegFdbk__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define diBMS_RelayNegFdbk__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define diBMS_RelayNegFdbk__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define diBMS_RelayNegFdbk__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define diBMS_RelayNegFdbk__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define diBMS_RelayNegFdbk__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define diBMS_RelayNegFdbk__PS CYREG_PRT0_PS
#define diBMS_RelayNegFdbk__SHIFT 3u
#define diBMS_RelayNegFdbk__SLW CYREG_PRT0_SLW

/* diBMS_RelayPosFdbk */
#define diBMS_RelayPosFdbk__0__INTTYPE CYREG_PICU0_INTTYPE4
#define diBMS_RelayPosFdbk__0__MASK 0x10u
#define diBMS_RelayPosFdbk__0__PC CYREG_PRT0_PC4
#define diBMS_RelayPosFdbk__0__PORT 0u
#define diBMS_RelayPosFdbk__0__SHIFT 4u
#define diBMS_RelayPosFdbk__AG CYREG_PRT0_AG
#define diBMS_RelayPosFdbk__AMUX CYREG_PRT0_AMUX
#define diBMS_RelayPosFdbk__BIE CYREG_PRT0_BIE
#define diBMS_RelayPosFdbk__BIT_MASK CYREG_PRT0_BIT_MASK
#define diBMS_RelayPosFdbk__BYP CYREG_PRT0_BYP
#define diBMS_RelayPosFdbk__CTL CYREG_PRT0_CTL
#define diBMS_RelayPosFdbk__DM0 CYREG_PRT0_DM0
#define diBMS_RelayPosFdbk__DM1 CYREG_PRT0_DM1
#define diBMS_RelayPosFdbk__DM2 CYREG_PRT0_DM2
#define diBMS_RelayPosFdbk__DR CYREG_PRT0_DR
#define diBMS_RelayPosFdbk__INP_DIS CYREG_PRT0_INP_DIS
#define diBMS_RelayPosFdbk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define diBMS_RelayPosFdbk__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define diBMS_RelayPosFdbk__LCD_EN CYREG_PRT0_LCD_EN
#define diBMS_RelayPosFdbk__MASK 0x10u
#define diBMS_RelayPosFdbk__PORT 0u
#define diBMS_RelayPosFdbk__PRT CYREG_PRT0_PRT
#define diBMS_RelayPosFdbk__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define diBMS_RelayPosFdbk__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define diBMS_RelayPosFdbk__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define diBMS_RelayPosFdbk__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define diBMS_RelayPosFdbk__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define diBMS_RelayPosFdbk__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define diBMS_RelayPosFdbk__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define diBMS_RelayPosFdbk__PS CYREG_PRT0_PS
#define diBMS_RelayPosFdbk__SHIFT 4u
#define diBMS_RelayPosFdbk__SLW CYREG_PRT0_SLW

/* aiBMS_OutputVoltage */
#define aiBMS_OutputVoltage__0__INTTYPE CYREG_PICU3_INTTYPE3
#define aiBMS_OutputVoltage__0__MASK 0x08u
#define aiBMS_OutputVoltage__0__PC CYREG_PRT3_PC3
#define aiBMS_OutputVoltage__0__PORT 3u
#define aiBMS_OutputVoltage__0__SHIFT 3u
#define aiBMS_OutputVoltage__AG CYREG_PRT3_AG
#define aiBMS_OutputVoltage__AMUX CYREG_PRT3_AMUX
#define aiBMS_OutputVoltage__BIE CYREG_PRT3_BIE
#define aiBMS_OutputVoltage__BIT_MASK CYREG_PRT3_BIT_MASK
#define aiBMS_OutputVoltage__BYP CYREG_PRT3_BYP
#define aiBMS_OutputVoltage__CTL CYREG_PRT3_CTL
#define aiBMS_OutputVoltage__DM0 CYREG_PRT3_DM0
#define aiBMS_OutputVoltage__DM1 CYREG_PRT3_DM1
#define aiBMS_OutputVoltage__DM2 CYREG_PRT3_DM2
#define aiBMS_OutputVoltage__DR CYREG_PRT3_DR
#define aiBMS_OutputVoltage__INP_DIS CYREG_PRT3_INP_DIS
#define aiBMS_OutputVoltage__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define aiBMS_OutputVoltage__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define aiBMS_OutputVoltage__LCD_EN CYREG_PRT3_LCD_EN
#define aiBMS_OutputVoltage__MASK 0x08u
#define aiBMS_OutputVoltage__PORT 3u
#define aiBMS_OutputVoltage__PRT CYREG_PRT3_PRT
#define aiBMS_OutputVoltage__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define aiBMS_OutputVoltage__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define aiBMS_OutputVoltage__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define aiBMS_OutputVoltage__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define aiBMS_OutputVoltage__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define aiBMS_OutputVoltage__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define aiBMS_OutputVoltage__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define aiBMS_OutputVoltage__PS CYREG_PRT3_PS
#define aiBMS_OutputVoltage__SHIFT 3u
#define aiBMS_OutputVoltage__SLW CYREG_PRT3_SLW

/* aiTHM_CoolantOutlet */
#define aiTHM_CoolantOutlet__0__INTTYPE CYREG_PICU2_INTTYPE6
#define aiTHM_CoolantOutlet__0__MASK 0x40u
#define aiTHM_CoolantOutlet__0__PC CYREG_PRT2_PC6
#define aiTHM_CoolantOutlet__0__PORT 2u
#define aiTHM_CoolantOutlet__0__SHIFT 6u
#define aiTHM_CoolantOutlet__AG CYREG_PRT2_AG
#define aiTHM_CoolantOutlet__AMUX CYREG_PRT2_AMUX
#define aiTHM_CoolantOutlet__BIE CYREG_PRT2_BIE
#define aiTHM_CoolantOutlet__BIT_MASK CYREG_PRT2_BIT_MASK
#define aiTHM_CoolantOutlet__BYP CYREG_PRT2_BYP
#define aiTHM_CoolantOutlet__CTL CYREG_PRT2_CTL
#define aiTHM_CoolantOutlet__DM0 CYREG_PRT2_DM0
#define aiTHM_CoolantOutlet__DM1 CYREG_PRT2_DM1
#define aiTHM_CoolantOutlet__DM2 CYREG_PRT2_DM2
#define aiTHM_CoolantOutlet__DR CYREG_PRT2_DR
#define aiTHM_CoolantOutlet__INP_DIS CYREG_PRT2_INP_DIS
#define aiTHM_CoolantOutlet__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define aiTHM_CoolantOutlet__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define aiTHM_CoolantOutlet__LCD_EN CYREG_PRT2_LCD_EN
#define aiTHM_CoolantOutlet__MASK 0x40u
#define aiTHM_CoolantOutlet__PORT 2u
#define aiTHM_CoolantOutlet__PRT CYREG_PRT2_PRT
#define aiTHM_CoolantOutlet__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define aiTHM_CoolantOutlet__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define aiTHM_CoolantOutlet__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define aiTHM_CoolantOutlet__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define aiTHM_CoolantOutlet__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define aiTHM_CoolantOutlet__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define aiTHM_CoolantOutlet__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define aiTHM_CoolantOutlet__PS CYREG_PRT2_PS
#define aiTHM_CoolantOutlet__SHIFT 6u
#define aiTHM_CoolantOutlet__SLW CYREG_PRT2_SLW

/* doBMS_RelayNegDrive */
#define doBMS_RelayNegDrive__0__INTTYPE CYREG_PICU1_INTTYPE7
#define doBMS_RelayNegDrive__0__MASK 0x80u
#define doBMS_RelayNegDrive__0__PC CYREG_PRT1_PC7
#define doBMS_RelayNegDrive__0__PORT 1u
#define doBMS_RelayNegDrive__0__SHIFT 7u
#define doBMS_RelayNegDrive__AG CYREG_PRT1_AG
#define doBMS_RelayNegDrive__AMUX CYREG_PRT1_AMUX
#define doBMS_RelayNegDrive__BIE CYREG_PRT1_BIE
#define doBMS_RelayNegDrive__BIT_MASK CYREG_PRT1_BIT_MASK
#define doBMS_RelayNegDrive__BYP CYREG_PRT1_BYP
#define doBMS_RelayNegDrive__CTL CYREG_PRT1_CTL
#define doBMS_RelayNegDrive__DM0 CYREG_PRT1_DM0
#define doBMS_RelayNegDrive__DM1 CYREG_PRT1_DM1
#define doBMS_RelayNegDrive__DM2 CYREG_PRT1_DM2
#define doBMS_RelayNegDrive__DR CYREG_PRT1_DR
#define doBMS_RelayNegDrive__INP_DIS CYREG_PRT1_INP_DIS
#define doBMS_RelayNegDrive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define doBMS_RelayNegDrive__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define doBMS_RelayNegDrive__LCD_EN CYREG_PRT1_LCD_EN
#define doBMS_RelayNegDrive__MASK 0x80u
#define doBMS_RelayNegDrive__PORT 1u
#define doBMS_RelayNegDrive__PRT CYREG_PRT1_PRT
#define doBMS_RelayNegDrive__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define doBMS_RelayNegDrive__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define doBMS_RelayNegDrive__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define doBMS_RelayNegDrive__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define doBMS_RelayNegDrive__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define doBMS_RelayNegDrive__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define doBMS_RelayNegDrive__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define doBMS_RelayNegDrive__PS CYREG_PRT1_PS
#define doBMS_RelayNegDrive__SHIFT 7u
#define doBMS_RelayNegDrive__SLW CYREG_PRT1_SLW

/* doBMS_RelayPosDrive */
#define doBMS_RelayPosDrive__0__INTTYPE CYREG_PICU1_INTTYPE5
#define doBMS_RelayPosDrive__0__MASK 0x20u
#define doBMS_RelayPosDrive__0__PC CYREG_PRT1_PC5
#define doBMS_RelayPosDrive__0__PORT 1u
#define doBMS_RelayPosDrive__0__SHIFT 5u
#define doBMS_RelayPosDrive__AG CYREG_PRT1_AG
#define doBMS_RelayPosDrive__AMUX CYREG_PRT1_AMUX
#define doBMS_RelayPosDrive__BIE CYREG_PRT1_BIE
#define doBMS_RelayPosDrive__BIT_MASK CYREG_PRT1_BIT_MASK
#define doBMS_RelayPosDrive__BYP CYREG_PRT1_BYP
#define doBMS_RelayPosDrive__CTL CYREG_PRT1_CTL
#define doBMS_RelayPosDrive__DM0 CYREG_PRT1_DM0
#define doBMS_RelayPosDrive__DM1 CYREG_PRT1_DM1
#define doBMS_RelayPosDrive__DM2 CYREG_PRT1_DM2
#define doBMS_RelayPosDrive__DR CYREG_PRT1_DR
#define doBMS_RelayPosDrive__INP_DIS CYREG_PRT1_INP_DIS
#define doBMS_RelayPosDrive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define doBMS_RelayPosDrive__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define doBMS_RelayPosDrive__LCD_EN CYREG_PRT1_LCD_EN
#define doBMS_RelayPosDrive__MASK 0x20u
#define doBMS_RelayPosDrive__PORT 1u
#define doBMS_RelayPosDrive__PRT CYREG_PRT1_PRT
#define doBMS_RelayPosDrive__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define doBMS_RelayPosDrive__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define doBMS_RelayPosDrive__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define doBMS_RelayPosDrive__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define doBMS_RelayPosDrive__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define doBMS_RelayPosDrive__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define doBMS_RelayPosDrive__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define doBMS_RelayPosDrive__PS CYREG_PRT1_PS
#define doBMS_RelayPosDrive__SHIFT 5u
#define doBMS_RelayPosDrive__SLW CYREG_PRT1_SLW

/* doBMS_RelayPreCharge */
#define doBMS_RelayPreCharge__0__INTTYPE CYREG_PICU2_INTTYPE1
#define doBMS_RelayPreCharge__0__MASK 0x02u
#define doBMS_RelayPreCharge__0__PC CYREG_PRT2_PC1
#define doBMS_RelayPreCharge__0__PORT 2u
#define doBMS_RelayPreCharge__0__SHIFT 1u
#define doBMS_RelayPreCharge__AG CYREG_PRT2_AG
#define doBMS_RelayPreCharge__AMUX CYREG_PRT2_AMUX
#define doBMS_RelayPreCharge__BIE CYREG_PRT2_BIE
#define doBMS_RelayPreCharge__BIT_MASK CYREG_PRT2_BIT_MASK
#define doBMS_RelayPreCharge__BYP CYREG_PRT2_BYP
#define doBMS_RelayPreCharge__CTL CYREG_PRT2_CTL
#define doBMS_RelayPreCharge__DM0 CYREG_PRT2_DM0
#define doBMS_RelayPreCharge__DM1 CYREG_PRT2_DM1
#define doBMS_RelayPreCharge__DM2 CYREG_PRT2_DM2
#define doBMS_RelayPreCharge__DR CYREG_PRT2_DR
#define doBMS_RelayPreCharge__INP_DIS CYREG_PRT2_INP_DIS
#define doBMS_RelayPreCharge__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define doBMS_RelayPreCharge__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define doBMS_RelayPreCharge__LCD_EN CYREG_PRT2_LCD_EN
#define doBMS_RelayPreCharge__MASK 0x02u
#define doBMS_RelayPreCharge__PORT 2u
#define doBMS_RelayPreCharge__PRT CYREG_PRT2_PRT
#define doBMS_RelayPreCharge__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define doBMS_RelayPreCharge__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define doBMS_RelayPreCharge__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define doBMS_RelayPreCharge__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define doBMS_RelayPreCharge__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define doBMS_RelayPreCharge__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define doBMS_RelayPreCharge__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define doBMS_RelayPreCharge__PS CYREG_PRT2_PS
#define doBMS_RelayPreCharge__SHIFT 1u
#define doBMS_RelayPreCharge__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "BMS_Master"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
