<h1 id="Design/VerificationStatus04/03/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Fixed a lint issue </li></ul></li><li>Verification<ul><li>Pending<br/><ul><li>Code coverage and Functional coverage ETA  to start 04/03 (week worth of work)</li></ul></li><li>Regression 99% pass rate <ul><li>One power management signature </li><li>No known RTL issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus04/03/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>memgen fix for DMI cfgs</li><li>Timming fixes for the evict path </li></ul></li><li>Verification<ul><li>Muffadal almost done with porting over Oski assertions. <ul><li><a class="confluence-userlink user-mention" data-account-id="624b36c77a3f9e006ab52f3c" href="https://arterisip.atlassian.net/wiki/people/624b36c77a3f9e006ab52f3c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Parimal Gaikwad (Deactivated)</a> to provide feedback. </li></ul></li><li>Regression 0% pass rate (was 82% on last Friday)<ul><li>Issue under debug </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus04/03/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>three timing fixes done</li><li>CSR bug fixes.</li></ul></li><li>Verification<ul><li>Pending<ul><li>ACHL code coverage </li></ul></li><li>Checker fixes in progress. </li><li>regression status<ul><li>75% without CCP; 65% CSR with CCP regression pass rate<ul><li>overflow error</li><li>error type miss match</li></ul></li><li>83% pass rate only with CCP </li><li>100%pass rate without Hints (with CCP)</li><li>100% with out CCP</li></ul></li><li>In progress<br/><ul><li>Latency and BW testing (Satya)  Start ETA 03/21<ul><li>Read write test case (DTW allocate and MRD hit)</li><li>75%MRD and 25% DTW (with 50% hit rate)</li></ul></li><li>TT debug  (sugun) </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus04/03/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>-32ps Ace-lite window error path</li></ul></li><li>Verification<br/><ul><li>Regressions 97.5% pass rate<ul><li>isolation case failures</li><li>One heart beat in debug    </li></ul></li><li>Code and functional coverage differed to 04/03<ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus04/03/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Timing -78ps<ul><li>CCP to CTWFIFOpath need to invstigate</li><li>CCP to OTT state reg</li></ul></li><li>Performance pending<ul><li>latency increase for non CCP case fix</li></ul></li><li>lint clean up in progress<ul><li>Spyglass</li><li>VCS warnings </li></ul></li></ul></li><li>Verification<br/><ul><li>98.86% pass rate <ul><li>1 possible RTL issue need to debug. </li><li>Multiple TB issues related to UCE </li></ul></li><li>Inprogress <br/><ul><li>TT debug, test implemented verification in progress</li></ul></li><li>Coverage (ETA start 04/10)<ul><li>functional coverage:</li><li>Line and code coverage: </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus04/03/2017-System">System</h1><ul><li>RTL<br/><ul><li>Synthesis <ul><li>NCB -78ps violation</li><li>DMI ~70ps violation</li><li>AIU ~55ps violation (this is a scoreboard path)</li><li>DCE clean </li><li>CCP no known violations. </li><li>Resilient cfg clean @ 1GHz</li></ul></li></ul></li><li>Verification<ul><li>5 hour run time for max config.(-Q option may help)</li><li>Regression 96% pass rate 25 test (15 configs)<br/><ul><li>imagination configs are failing with DVM related errors, identified as TB issue; removed from regression for now</li><li>2 TB issues </li><li>Need to debug one signature</li></ul></li><li>fsys   <ul><li>91% pass rate <ul><li>NCTI issue, debugged need to fix</li><li>Mutex test issue </li><li>TB address generation issue</li><li>Need to debug one signature </li></ul></li></ul></li></ul><ul><li>Power management  <ul><li>43.81%pass rate, need to debug failures</li></ul></li><li>Easter egg <ul><li>72.5% pass rate due to constraint solver issue</li><li>Lint fixes in progress </li></ul></li><li>checker: <ul><li>Fixed multiple issues  67% pass rate</li></ul></li></ul></li><li>Costumer TB <ul><li>Resiliency support<ul><li>Synopsis TB is up and running, working on cadence bring up </li></ul></li><li>Up and running without checker seeing some hart beat failures </li></ul></li></ul><h1 id="Design/VerificationStatus04/03/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>nothing to report couple of lint fixes</li></ul></li><li>Verification<ul><li>Nothing to report no open issues </li></ul></li></ul>