// Seed: 2419949750
module module_0;
  id_1(
      1'b0
  );
  wire id_2, id_3;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output logic id_2,
    input  wand  id_3
);
  always_comb id_2 = 1;
  always begin : LABEL_0
    id_2 <= (-1);
    id_2 <= -1;
  end
  module_0 modCall_1 ();
  pullup (1, id_1, -1);
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wire id_5,
    input wor id_6,
    input wire id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10
);
  wire id_12, id_13;
  module_0 modCall_1 ();
endmodule
