[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/RangeSelect/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/RangeSelect/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/RangeSelect/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/RangeSelect/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               4
design                                                 1
logic_net                                              4
logic_typespec                                         3
module_inst                                            1
range                                                  2
ref_typespec                                           5
struct_typespec                                        1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (tl_h2d_t), line:2:12, endln:6:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiName:tl_h2d_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (source), line:3:19, endln:3:25
      |vpiParent:
      \_struct_typespec: (tl_h2d_t), line:2:12, endln:6:17
      |vpiName:source
      |vpiTypespec:
      \_ref_typespec: (work@top.tl_h2d_t.source)
        |vpiParent:
        \_typespec_member: (source), line:3:19, endln:3:25
        |vpiFullName:work@top.tl_h2d_t.source
        |vpiActual:
        \_logic_typespec: , line:3:7, endln:3:18
      |vpiRefFile:${SURELOG_DIR}/tests/RangeSelect/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:6:13, endln:6:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:6:13, endln:6:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_struct_typespec: (tl_h2d_t), line:2:12, endln:6:17
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.b), line:7:13, endln:7:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:7:13, endln:7:14
      |vpiFullName:work@top.b
      |vpiActual:
      \_struct_typespec: (tl_h2d_t), line:2:12, endln:6:17
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (work@top.c), line:8:10, endln:8:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c)
      |vpiParent:
      \_logic_net: (work@top.c), line:8:10, endln:8:11
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_typespec: , line:8:4, endln:8:33
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:9:16, endln:9:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@top.d)
      |vpiParent:
      \_logic_net: (work@top.d), line:9:16, endln:9:17
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_typespec: , line:9:4, endln:9:36
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
\_weaklyReferenced:
\_logic_typespec: , line:3:7, endln:3:18
  |vpiParent:
  \_typespec_member: (source), line:3:19, endln:3:25
  |vpiRange:
  \_range: , line:3:13, endln:3:18
    |vpiParent:
    \_logic_typespec: , line:3:7, endln:3:18
    |vpiLeftRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:4, endln:8:33
\_logic_typespec: , line:9:4, endln:9:36
  |vpiRange:
  \_range: , line:9:10, endln:9:15
    |vpiParent:
    \_logic_typespec: , line:9:4, endln:9:36
    |vpiLeftRange:
    \_constant: , line:9:11, endln:9:12
      |vpiParent:
      \_range: , line:9:10, endln:9:15
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:13, endln:9:14
      |vpiParent:
      \_range: , line:9:10, endln:9:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/RangeSelect/dut.sv | ${SURELOG_DIR}/build/regression/RangeSelect/roundtrip/dut_000.sv | 4 | 11 |
============================== End RoundTrip Results ==============================
