Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Mar 29 20:34:54 2023
| Host         : MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Fullmodule_timing_summary_routed.rpt -pb Fullmodule_timing_summary_routed.pb -rpx Fullmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : Fullmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.824ns  (logic 5.234ns (44.268%)  route 6.590ns (55.732%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.627     3.077    b_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.201 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           2.171     5.372    nolabel_line27/co2
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.793     8.289    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.824 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.824    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.685ns  (logic 5.440ns (46.553%)  route 6.245ns (53.447%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.416     2.868    a_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.150     3.018 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.887     4.905    nolabel_line27/nolabel_line27/xorTo
    SLICE_X43Y10         LUT6 (Prop_lut6_I4_O)        0.326     5.231 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.943     8.174    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.685 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.685    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.644ns  (logic 5.238ns (44.989%)  route 6.405ns (55.011%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.579     3.041    a_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.165 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.883     5.048    w0[2]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124     5.172 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.943     8.115    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.644 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.644    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.508ns  (logic 5.244ns (45.572%)  route 6.264ns (54.428%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.579     3.041    a_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.165 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.888     5.053    w0[2]
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.177 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.796     7.973    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.508 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.508    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.314ns  (logic 5.241ns (46.322%)  route 6.073ns (53.678%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.579     3.041    a_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.165 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.903     5.068    w0[2]
    SLICE_X43Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.192 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.590     7.782    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.314 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.314    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.291ns  (logic 5.214ns (46.178%)  route 6.077ns (53.822%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.579     3.041    a_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.165 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.898     5.063    w0[2]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.599     7.786    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.291 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.291    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.253ns  (logic 5.219ns (46.375%)  route 6.034ns (53.625%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.627     3.077    b_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.201 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           1.800     5.001    nolabel_line27/co2
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.125 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.608     7.733    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.253 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.253    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.296ns  (logic 5.207ns (56.020%)  route 4.088ns (43.980%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.627     3.077    b_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.201 r  s_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.446     3.647    nolabel_line27/co2
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.124     3.771 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.787    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.296 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.296    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.471ns (62.823%)  route 0.871ns (37.177%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           0.409     0.625    a_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.670 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.462     1.132    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.342 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.342    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.289ns  (logic 1.483ns (45.081%)  route 1.806ns (54.919%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           0.976     1.193    a_IBUF[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.238 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.830     2.068    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.289 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.289    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.494ns (45.374%)  route 1.799ns (54.626%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.008     1.225    a_IBUF[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.270 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.790     2.060    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.293 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.293    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.467ns (43.944%)  route 1.872ns (56.056%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.062     1.279    a_IBUF[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.324 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.809     2.133    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.339 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.339    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.374ns  (logic 1.473ns (43.664%)  route 1.901ns (56.336%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           0.937     1.154    a_IBUF[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.199 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.964     2.163    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.374 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.374    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.508ns (43.527%)  route 1.957ns (56.473%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=8, routed)           1.048     1.275    b_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.320 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.909     2.229    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.465 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.465    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.490ns  (logic 1.498ns (42.915%)  route 1.992ns (57.085%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.085     1.302    a_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.347 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.907     2.254    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.490 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.490    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.492ns (42.132%)  route 2.049ns (57.868%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.085     1.302    a_IBUF[3]
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.347 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.964     2.310    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.541 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------





