# QuACÂ CPUÂ DesignÂ â€”Â COMP2300Â AssignmentÂ 1Â ğŸš€

A singleâ€‘cycle **QuAC** (Quadâ€‘Arithmeticâ€‘Condition) CPU implemented in [*Digital*](https://github.com/hneemann/Digital) and extended beyond the base ISA with multiplication/division, flags, and robust error handling.

> **Course**Â : Australian National University â€“ COMP2300  
> **Year**Â Â Â Â : 2024 
> **Author**Â Â : JugrajÂ Singh (@Jugraj1)

---

## 1.Â Project Highlights

| Module | Description |
|--------|-------------|
| `src/basic-cpu.dig` | Vanilla QuAC datapath & control for the mandatory spec |
| `src/extended-cpu.dig` | Adds MUL, DIV, overflow/undef flags and ALUOPEX control |
| `quac.json` | Assembler spec for the extended ISA (Mnemonics, encodings) |
| `demo.quac` | Demo program stressing every instruction incl. edge cases |
| `test/` | Automated â€œgoldenâ€‘traceâ€ checks run by GitHubÂ Actions CI |
| `report.md` | Design rationale, tradeâ€‘offs and timing analysis |

### Key Extensions
* **ALUOPEX (2â€‘bit)**Â â€” distinguishes normal ALU ops, MUL, DIV without expanding the main `ALUOP` bus  
* **UNDEF flag**Â â€” clean detection of divideâ€‘byâ€‘zero  
* **Parallel multiplier**Â â€” threeâ€‘layer carryâ€‘save adder tree keeps the critical path short  
* **Modular flag muxing**Â â€” legacy flags and new flags funnelled through a single multiplexer

---

## 2.Â QuickÂ Start

### Prerequisites
* JavaÂ 11+ (for Digital)  
* `make` (optional, convenience targets)

### Local Simulation
```bash
# 1.  Clone
git clone https://github.com/Jugraj1/quac-cpu-design.git
cd quac-cpu-design

# 2.  Launch Digital
./tools/run-digital.sh          # or open Digital.jar manually

# 3.  Load the circuit
#    a) basicâ€‘cpu.dig  â€“ baseline
#    b) extendedâ€‘cpu.dig â€“ with MUL/DIV etc.
