// Seed: 965033080
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout tri1 id_1;
  logic id_3 = id_1;
  logic id_4;
  ;
  assign id_1 = id_4 < id_2 + 1;
endmodule
module module_1 (
    id_1
);
  inout supply1 id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
  ;
  id_3 :
  assert property (@(id_2) id_1) $signed(60);
  ;
  assign id_1 = -1 - id_2;
  assign id_3 = -1;
  assign id_3 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output supply1 id_6;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter int id_8 = ~-1'h0;
  assign id_6 = -1;
endmodule
