{
    "notes": "# ISA Design Goals (RISC Paradigm)\n\n## Choosing the Instructions\n\n### Examples:\n- `a = 0;`\n- `b[a] = a;`\n- `m[0x1000] ← 0x0`\n- `m[0x2000 + 4*m[0x1000]] ← m[0x1000]`\n\n### Design Goals:\n1. **Minimize memory instructions in ISA**\n   - At most 1 memory access per instruction\n   - No other operation in a memory instruction\n2. **Minimize total number of instructions in ISA**\n3. **Minimize size of each instruction**\n\n### CPU-Memory Interaction:\n```\n   CPU (with Regs) ⇄ Memory\n```\n\n### Instruction Examples:\n1. `r[0] ← 0x0`\n2. `r[1] ← 0x1000`\n3. `m[r[1]] ← r[0]`\n4. `r[0] ← 0x1000`\n5. `r[1] ← m[r[0]]`\n6. `r[2] ← 0x2000`\n7. `m[r[2] + 4*r[1]] ← r[1]`\n\nNote: There's also a \"load\" version of instruction 7.\n\n---\nSource: 2024W1 - Mike Feeley, Jonatan Schroeder, Robert Xiao, Jordon Johnson, Geoffrey Tien"
}