strict digraph "" {
	node [label="\N"];
	"1067:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9f10>",
		fillcolor=turquoise,
		label="1067:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1068:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9610>",
		fillcolor=springgreen,
		label="1068:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1067:BL" -> "1068:IF"	 [cond="[]",
		lineno=None];
	"1068:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffc790>",
		fillcolor=turquoise,
		label="1068:BL
txstatplus_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffc7d0>]",
		style=filled,
		typ=Block];
	"1068:IF" -> "1068:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1068];
	"1071:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9910>",
		fillcolor=springgreen,
		label="1071:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1068:IF" -> "1071:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1068];
	"1075:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffb150>",
		fillcolor=springgreen,
		label="1075:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1075:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffb190>",
		fillcolor=turquoise,
		label="1075:BL
txstatplus_int[24] <= 1;
txstatplus_int[4] <= 1;
txstatplus_int[2] <= 1;
txstatplus_int[1] <= 1;
txstatplus_int[18:5] <= \
512;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffb1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12ffb3d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffb5d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12ffb7d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffb9d0>]",
		style=filled,
		typ=Block];
	"1075:IF" -> "1075:BL"	 [cond="['set_pause_stats']",
		label=set_pause_stats,
		lineno=1075];
	"Leaf_1066:AL"	 [def_var="['txstatplus_int']",
		label="Leaf_1066:AL"];
	"1068:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1082:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffbc90>",
		fillcolor=springgreen,
		label="1082:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1082:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffc450>",
		fillcolor=turquoise,
		label="1082:BL
txstatplus_int[19] <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffc490>]",
		style=filled,
		typ=Block];
	"1082:IF" -> "1082:BL"	 [cond="['vlan_enabled_int']",
		label=vlan_enabled_int,
		lineno=1082];
	"1085:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffbcd0>",
		fillcolor=turquoise,
		label="1085:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1082:IF" -> "1085:BL"	 [cond="['vlan_enabled_int']",
		label="!(vlan_enabled_int)",
		lineno=1082];
	"1094:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e97d0>",
		fillcolor=turquoise,
		label="1094:BL
txstatplus_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9410>]",
		style=filled,
		typ=Block];
	"1071:IF" -> "1094:BL"	 [cond="['load_final_CRC']",
		label="!(load_final_CRC)",
		lineno=1071];
	"1071:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9990>",
		fillcolor=turquoise,
		label="1071:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1071:IF" -> "1071:BL"	 [cond="['load_final_CRC']",
		label=load_final_CRC,
		lineno=1071];
	"1094:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1072:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9d50>",
		fillcolor=springgreen,
		label="1072:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1072:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e94d0>",
		fillcolor=turquoise,
		label="1072:BL
txstatplus_int[3] <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e96d0>]",
		style=filled,
		typ=Block];
	"1072:IF" -> "1072:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1072];
	"1089:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffbd50>",
		fillcolor=turquoise,
		label="1089:BL
txstatplus_int[18:5] <= byte_count_stat;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffbd90>]",
		style=filled,
		typ=Block];
	"1089:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1082:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1071:BL" -> "1075:IF"	 [cond="[]",
		lineno=None];
	"1071:BL" -> "1082:IF"	 [cond="[]",
		lineno=None];
	"1071:BL" -> "1072:IF"	 [cond="[]",
		lineno=None];
	"1086:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffbd10>",
		fillcolor=springgreen,
		label="1086:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1086:IF" -> "1089:BL"	 [cond="['final_byte_count']",
		label="!((final_byte_count[15] == 1))",
		lineno=1086];
	"1086:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffc050>",
		fillcolor=turquoise,
		label="1086:BL
txstatplus_int[18:5] <= 16383;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffc090>]",
		style=filled,
		typ=Block];
	"1086:IF" -> "1086:BL"	 [cond="['final_byte_count']",
		label="(final_byte_count[15] == 1)",
		lineno=1086];
	"1072:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1066:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12ffc9d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1066:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['byte_count_stat', 'vlan_enabled_int', 'load_final_CRC', 'reset_int', 'final_byte_count', 'set_pause_stats', 'insert_error']"];
	"1066:AL" -> "1067:BL"	 [cond="[]",
		lineno=None];
	"1086:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1075:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1085:BL" -> "1086:IF"	 [cond="[]",
		lineno=None];
}
