<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m___output___compare__and___p_w_m__modes" xml:lang="en-US">
<title>TIM Output Compare and PWM Modes</title>
<indexterm><primary>TIM Output Compare and PWM Modes</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1gafae6b98b4b854fbfffd9a5ebc59c8f61">TIM_OCMODE_TIMING</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga111d1023e3ac6ef5544775c3863b4b12">TIM_OCMODE_ACTIVE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga890fbb44fd16f2bce962983352d23f53">TIM_OCMODE_INACTIVE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga368f80fad76018e2bf76084522e47536">TIM_OCMODE_TOGGLE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga766271da571888dfecd9130c3887e9c6">TIM_OCMODE_PWM1</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga88ce4251743c2c07e19fdd5a0a310580">TIM_OCMODE_PWM2</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga0a78cecaf884a89963e2a8e6af7e6128">TIM_OCMODE_FORCED_ACTIVE</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare__and___p_w_m__modes_1ga4572f724ce30ce45557f1dc5141afb3e">TIM_OCMODE_FORCED_INACTIVE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga111d1023e3ac6ef5544775c3863b4b12"/>    <section>
    <title>TIM_OCMODE_ACTIVE</title>
<indexterm><primary>TIM_OCMODE_ACTIVE</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_ACTIVE</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_ACTIVE   <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link></computeroutput></para>
<para>Set channel to active level on match 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga0a78cecaf884a89963e2a8e6af7e6128"/>    <section>
    <title>TIM_OCMODE_FORCED_ACTIVE</title>
<indexterm><primary>TIM_OCMODE_FORCED_ACTIVE</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_FORCED_ACTIVE</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_FORCED_ACTIVE   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</computeroutput></para>
<para>Force active level 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga4572f724ce30ce45557f1dc5141afb3e"/>    <section>
    <title>TIM_OCMODE_FORCED_INACTIVE</title>
<indexterm><primary>TIM_OCMODE_FORCED_INACTIVE</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_FORCED_INACTIVE</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_FORCED_INACTIVE   <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link></computeroutput></para>
<para>Force inactive level 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga890fbb44fd16f2bce962983352d23f53"/>    <section>
    <title>TIM_OCMODE_INACTIVE</title>
<indexterm><primary>TIM_OCMODE_INACTIVE</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_INACTIVE</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_INACTIVE   <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link></computeroutput></para>
<para>Set channel to inactive level on match </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga766271da571888dfecd9130c3887e9c6"/>    <section>
    <title>TIM_OCMODE_PWM1</title>
<indexterm><primary>TIM_OCMODE_PWM1</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_PWM1</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_PWM1   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>)</computeroutput></para>
<para>PWM mode 1 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga88ce4251743c2c07e19fdd5a0a310580"/>    <section>
    <title>TIM_OCMODE_PWM2</title>
<indexterm><primary>TIM_OCMODE_PWM2</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_PWM2</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_PWM2   (<link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</computeroutput></para>
<para>PWM mode 2 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1gafae6b98b4b854fbfffd9a5ebc59c8f61"/>    <section>
    <title>TIM_OCMODE_TIMING</title>
<indexterm><primary>TIM_OCMODE_TIMING</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_TIMING</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_TIMING   0x00000000U</computeroutput></para>
<para>Frozen 
<literallayout>&#160;&#xa;</literallayout>
 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare__and___p_w_m__modes_1ga368f80fad76018e2bf76084522e47536"/>    <section>
    <title>TIM_OCMODE_TOGGLE</title>
<indexterm><primary>TIM_OCMODE_TOGGLE</primary><secondary>TIM Output Compare and PWM Modes</secondary></indexterm>
<indexterm><primary>TIM Output Compare and PWM Modes</primary><secondary>TIM_OCMODE_TOGGLE</secondary></indexterm>
<para><computeroutput>#define TIM_OCMODE_TOGGLE   (<link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>)</computeroutput></para>
<para>Toggle 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</section>
</section>
</section>
