VerilogDataBase::VerilogDataBase
module => half_adder
	a	b	sum	cout	cc	dd
pin => a 1
pin => a 1
pin => b 1
pin => b 1
pin => cc 1
pin => cc => is 15 to 0 1
pin => sum 2
pin => sum 2
pin => cout 2
pin => cout 2
pin => dd 2
pin => dd => is 15 to 0 2
assigment => dd => cc
net => n1
net => n1 
net => n2
net => n2 
net => n3
net => n3 
net => n4
net => n4 
net => n5
net => n5 => is 15 to 0 
instance => tuu, T1, A(--n5--)
instance => tuu, T2, B(--n5[3]--)
instance => tuu, T3, C(VerilogParser::GROUP_NETS {(n1)(n2)(n5->[15:0])})
instance => tuu, T4, D(--n5--)
instance => sky130_fd_sc_hd__xor2_1, U1, A(--a--)B(--b--)X(--n1--)
instance => sky130_fd_sc_hd__and2_1, U2, A(--a--)B(--b--)X(--cout--)
instance => sky130_fd_sc_hd__inv_1, U3, A(--n1--)Y(--n2--)
instance => sky130_fd_sc_hd__inv_1, U4, A(--n2--)Y(--sum--)
instance => sky130_fd_sc_hd__inv_1, U5, A(--n3--)Y(--n4--)
instance => sky130_fd_sc_hd__inv_1, U6, A(--n4--)Y(--cout--)
