read -sv run_verilog_mid/adder_32b_8_81_9660676fde15cc78c430cb6003c15ada.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_9660676fde15cc78c430cb6003c15ada_yosys.v
