# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program (VSD)
**RISC-V VSD Participants â€“ India**
Author: Jaideep Patel  
---

## ğŸ“Œ About this Repository
My 20-week journey in the VSD RISC-V Reference SoC Tapeout Program â€” documenting the full RTL â†’ GDSII â†’ silicon flow on SCL180nm. Includes weekly progress, scripts, and reusable documentation to serve as a reference for futureÂ SoCÂ designers.
---

## ğŸ“Š Weekly Progress

| Week | Task | Description | Status |
|------|------|-------------|--------|
| 0    | Getting Started | Setup environment, tools, and repo structure | âœ… Completed |
---

## ğŸ“š Learnings (Summary)

- Learned how to set up the RISC-V environment  
- Understood the workflow for tapeout program  
- Gained experience with GitHub repo structuring
---

## ğŸ™ Acknowledgment
I am thankful to **Kunal Ghosh** and the **Team VLSI System Design (VSD)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.
---

