;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -207, @-120
	DJN 121, @102
	ADD @121, 102
	ADD -61, <-223
	MOV 1, <20
	SLT -61, <-223
	ADD -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	DJN <121, @102
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 103
	SUB @-127, 103
	SUB @-127, 103
	SPL -61, @-223
	ADD -61, <-223
	SUB #72, @290
	SUB #72, @290
	SPL @-612, #231
	DJN <-121, 102
	SUB -207, <-120
	SUB -207, <-120
	ADD @0, @2
	DJN -207, @-120
	CMP -1, <-123
	SLT -61, <-223
	JMN <-127, 103
	CMP <20, @12
	SUB @-127, 103
	CMP @216, -21
	DJN <-121, 102
	JMN <-127, 103
	SUB @-121, 102
	SUB @-121, 102
	ADD -1, <-123
	SLT 12, @330
	ADD #1, <-83
	SLT -61, <-223
	SLT -61, <-223
	DJN <-121, 102
	DJN <-121, 102
	CMP -207, <-120
	DJN -207, @-120
