/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/BatchNormTest
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/BatchNormTest.deps.json
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/BatchNormTest.runtimeconfig.json
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/BatchNormTest.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ref/BatchNormTest.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/BatchNormTest.pdb
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Humanizer.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.Bcl.AsyncInterfaces.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.Build.Locator.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.CSharp.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.CSharp.Workspaces.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.VisualBasic.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.VisualBasic.Workspaces.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.Workspaces.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.CodeAnalysis.Workspaces.MSBuild.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Microsoft.Win32.SystemEvents.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Newtonsoft.Json.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtime.osx.10.10-x64.CoreCompat.System.Drawing.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/SME.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/SME.AST.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/SME.Components.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/SME.GraphViz.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/SME.Tracer.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/SME.VHDL.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.CodeDom.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.Composition.AttributedModel.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.Composition.Convention.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.Composition.Hosting.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.Composition.Runtime.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.Composition.TypedParts.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.Drawing.Common.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/System.IO.Pipelines.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.CSharp.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.CSharp.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.VisualBasic.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.VisualBasic.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.Workspaces.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/cs/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/de/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/es/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/fr/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/it/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ja/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ko/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pl/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/pt-BR/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/ru/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/tr/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hans/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/zh-Hant/Microsoft.CodeAnalysis.Workspaces.MSBuild.resources.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/win/lib/netcoreapp2.0/Microsoft.Win32.SystemEvents.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/linux-x64/native/libgdiplus.so
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libcairo.2.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libfontconfig.1.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libfreetype.6.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libgdiplus-lighthouse.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libgdiplus.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libgif.7.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libglib-2.0.0.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libintl.8.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libjpeg.9.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libpcre.1.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libpixman-1.0.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libpng16.16.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/osx-x64/native/libtiff.5.dylib
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/unix/lib/netcoreapp2.0/System.Drawing.Common.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/runtimes/win/lib/netcoreapp2.0/System.Drawing.Common.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/CNN.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Config.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/CNN.pdb
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/bin/Debug/netcoreapp6.0/Config.pdb
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.csproj.AssemblyReference.cache
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.GeneratedMSBuildEditorConfig.editorconfig
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.AssemblyInfoInputs.cache
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.AssemblyInfo.cs
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.csproj.CoreCompileInputs.cache
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.csproj.CopyComplete
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/ref/BatchNormTest.dll
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.pdb
/home/emil/Documents/paper/FPGA-implementation/Test/BatchNormTest/obj/Debug/netcoreapp6.0/BatchNormTest.genruntimeconfig.cache
