###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:49:52 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin ALU_I0/ALU_OUT_reg_0_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_0_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.001
  Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                          |      |       |           |       |  Time   |   Time   | 
     |--------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2] |           |       |   0.000 |    0.041 | 
     | ALU_I0/ALU_OUT_reg_0_/SI |  ^   | SI[2] | SDFFRQX2M | 0.001 |   0.001 |    0.042 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -0.041 | 
     | ALU_I0/ALU_OUT_reg_0_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -0.041 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin RST_SYNC_I1/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I1/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.116
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST          |           |       |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/A                   |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.027 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/RN |  ^   | RST_fun_scan | SDFFRQX2M | 0.000 |   0.116 |    0.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |               |           |       |  Time   |   Time   | 
     |----------------------------------+------+---------------+-----------+-------+---------+----------| 
     | UART_CLK                         |  ^   | UART_CLK      |           |       |   0.000 |    0.089 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 |    0.089 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 |    0.089 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.089 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin RST_SYNC_I0/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I0/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.116
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST          |           |       |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/A                   |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.089 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.027 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/RN |  ^   | RST_fun_scan | SDFFRQX2M | 0.000 |   0.116 |    0.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |               |           |       |  Time   |   Time   | 
     |----------------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK       |           |       |   0.000 |    0.089 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.089 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.089 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |    0.089 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.116
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST          |           |       |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/A              |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.023 | 
     | RST_SYNC_I1/SYNC_RST_reg/RN |  ^   | RST_fun_scan | SDFFRQX1M | 0.000 |   0.116 |    0.023 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | UART_CLK                    |  ^   | UART_CLK      |           |       |   0.000 |    0.093 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 |    0.093 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 |    0.093 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan | SDFFRQX1M | 0.000 |   0.000 |    0.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.116
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST          |           |       |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/A              |  ^   | RST          | MX2X2M    | 0.000 |   0.000 |   -0.093 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan | MX2X2M    | 0.116 |   0.116 |    0.023 | 
     | RST_SYNC_I0/SYNC_RST_reg/RN |  ^   | RST_fun_scan | SDFFRQX1M | 0.000 |   0.116 |    0.023 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |    0.093 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |    0.093 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |    0.093 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan | SDFFRQX1M | 0.000 |   0.000 |    0.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK 
Endpoint:   UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/RN (^) checked with  leading 
edge of 'TX_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                       0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.156
  Arrival Time                  0.386
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                                        |      |               |            |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------+------------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst      |            |       |   0.000 |   -0.229 | 
     | mux2X1_U6/U1/B                         |  ^   | scan_rst      | MX2X8M     | 0.000 |   0.000 |   -0.229 | 
     | mux2X1_U6/U1/Y                         |  ^   | RST2_fun_scan | MX2X8M     | 0.336 |   0.336 |    0.107 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/RN |  ^   | RST2_fun_scan | SDFFRHQX8M | 0.050 |   0.386 |    0.156 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                        |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                         |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.229 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK |  ^   | CLK3_fun_scan | SDFFRHQX8M  | 0.000 |   0.000 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.387
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                          |  ^   | scan_rst      |           |       |   0.000 |   -0.346 | 
     | mux2X1_U6/U1/B                                    |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.346 | 
     | mux2X1_U6/U1/Y                                    |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.010 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.051 |   0.387 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |               |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.346 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.346 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_
0_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.389
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                          |  ^   | scan_rst      |           |       |   0.000 |   -0.348 | 
     | mux2X1_U6/U1/B                                    |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.348 | 
     | mux2X1_U6/U1/Y                                    |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.012 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.052 |   0.389 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |               |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.348 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.348 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_0_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.389
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.348 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.348 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.012 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.053 |   0.389 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.348 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.348 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.390
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.349 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.349 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.013 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.054 |   0.390 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.349 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.349 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.391
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.350 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.350 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.014 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.054 |   0.391 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.350 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.350 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_3_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.391
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.351 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.351 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.015 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.055 |   0.391 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.351 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.351 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_6_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.392
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.016 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.056 |   0.392 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.352 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_7_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.393
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.016 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.393 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.352 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_0_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.393
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.016 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.393 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.352 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.352 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_4_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.393
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.016 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.393 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.352 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_
reg/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.393
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                 |      |               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                        |  ^   | scan_rst      |           |       |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/B                                  |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/Y                                  |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.016 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.393 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                 |      |               |             |       |  Time   |   Time   | 
     |-------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                  |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.352 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.352 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.393
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst      |           |       |   0.000 |   -0.353 | 
     | mux2X1_U6/U1/B                                   |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.353 | 
     | mux2X1_U6/U1/Y                                   |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.016 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.393 |    0.041 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.353 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.353 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_5_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.394
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.353 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.353 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.394 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.353 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.353 | 
     | CK                                                 |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_4_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.394
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.353 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.353 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.017 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.394 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.353 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.353 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_5_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.395
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.354 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.354 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.395 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.354 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.354 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_6_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.395
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.354 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.354 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.395 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.354 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.354 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_2_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.395
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.019 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.395 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.355 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.355 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_7_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.396
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.019 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.060 |   0.396 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.355 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.355 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.388
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |               |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | scan_rst                                          |  ^   | scan_rst      |          |       |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/B                                    |  ^   | scan_rst      | MX2X8M   | 0.000 |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/Y                                    |  ^   | RST2_fun_scan | MX2X8M   | 0.336 |   0.336 |   -0.019 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/RN |  ^   | RST2_fun_scan | SDFFRX1M | 0.052 |   0.388 |    0.033 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |               |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.355 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK |  ^   | CLK3_fun_scan | SDFFRX1M    | 0.000 |   0.000 |    0.355 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_1_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.396
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.019 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.060 |   0.396 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.355 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.355 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_3_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.396
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.019 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.060 |   0.396 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.355 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.355 | 
     | /CK                                                |      |               |             |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/busy_reg/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/busy_reg/RN (^) checked with  leading edge 
of 'TX_clk'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.396
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                      |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst      |           |       |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/B                       |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.355 | 
     | mux2X1_U6/U1/Y                       |  ^   | RST2_fun_scan | MX2X8M    | 0.336 |   0.336 |   -0.019 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.060 |   0.396 |    0.041 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                      |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                       |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.355 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/CK |  ^   | CLK3_fun_scan | SDFFRQX2M   | 0.000 |   0.000 |    0.355 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.394
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                  |      |               |          |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst      |          |       |   0.000 |   -0.361 | 
     | mux2X1_U6/U1/B                                   |  ^   | scan_rst      | MX2X8M   | 0.000 |   0.000 |   -0.361 | 
     | mux2X1_U6/U1/Y                                   |  ^   | RST2_fun_scan | MX2X8M   | 0.336 |   0.336 |   -0.025 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/RN |  ^   | RST2_fun_scan | SDFFRX1M | 0.058 |   0.394 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.361 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/CK |  ^   | CLK3_fun_scan | SDFFRX1M    | 0.000 |   0.000 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_
0_/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.394
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                  |      |               |          |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst      |          |       |   0.000 |   -0.361 | 
     | mux2X1_U6/U1/B                                   |  ^   | scan_rst      | MX2X8M   | 0.000 |   0.000 |   -0.361 | 
     | mux2X1_U6/U1/Y                                   |  ^   | RST2_fun_scan | MX2X8M   | 0.336 |   0.336 |   -0.025 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/RN |  ^   | RST2_fun_scan | SDFFRX1M | 0.058 |   0.394 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |               |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan | UART_test_1 |       |   0.000 |    0.361 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK |  ^   | CLK3_fun_scan | SDFFRX1M    | 0.000 |   0.000 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_0_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_0_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.063
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.696 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.322 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.025 | 
     | ALU_I0/ALU_OUT_reg_0_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.063 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_0_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_1_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_1_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.063
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.696 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.322 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.025 | 
     | ALU_I0/ALU_OUT_reg_1_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.063 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_1_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_2_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_2_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.696 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.322 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.025 | 
     | ALU_I0/ALU_OUT_reg_2_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_2_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_3_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_3_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.696 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.322 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.025 | 
     | ALU_I0/ALU_OUT_reg_3_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_3_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_4_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_4_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.696 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.322 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.025 | 
     | ALU_I0/ALU_OUT_reg_4_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_4_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_6_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_6_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_6_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_6_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_8_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_8_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.693 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.348 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_8_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_8_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_9_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_9_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.023 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_9_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.016 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.023 | 
     | ALU_I0/ALU_OUT_reg_9_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.023 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_10_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_10_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_10_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.064 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_10_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_11_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_11_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_11_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.064 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_11_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_7_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_7_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.064
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_7_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.064 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_7_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_12_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_12_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.065
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_12_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.065 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_12_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_13_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_13_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.065
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_13_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.065 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_13_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_14_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_14_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.065
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_14_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.065 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_14_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_15_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_15_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.065
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.024 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.694 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.349 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.323 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.024 | 
     | ALU_I0/ALU_OUT_reg_15_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.017 |   1.065 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.024 | 
     | ALU_I0/ALU_OUT_reg_15_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |    1.024 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_5_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_5_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.064
  Slack Time                    1.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.027 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.027 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.700 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.697 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.345 |   0.675 |   -0.352 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.026 |   0.701 |   -0.326 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.347 |   1.048 |    0.021 | 
     | ALU_I0/ALU_OUT_reg_5_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX1M | 0.016 |   1.064 |    0.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |    1.027 | 
     | ALU_I0/ALU_OUT_reg_5_/CK |  ^   | CLK4_fun_scan | SDFFRQX1M  | 0.000 |   0.000 |    1.027 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   TX_OUT                                (v) checked with  leading 
edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q (v) triggered by  leading 
edge of 'TX_clk'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
- External Delay              20833.199
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time               -20833.100
  Arrival Time                  0.301
  Slack Time                  20833.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |      Net       |    Cell     | Delay | Arrival |  Required  | 
     |                                        |      |                |             |       |  Time   |    Time    | 
     |----------------------------------------+------+----------------+-------------+-------+---------+------------| 
     | UART_I0/TX_CLK                         |  ^   | CLK3_fun_scan  | UART_test_1 |       |   0.000 | -20833.400 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK |  ^   | CLK3_fun_scan  | SDFFRHQX8M  | 0.000 |   0.000 | -20833.400 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q  |  v   | FE_OFN15_SO_0_ | SDFFRHQX8M  | 0.124 |   0.123 | -20833.277 | 
     | FE_OFC16_SO_0_/A                       |  v   | FE_OFN15_SO_0_ | BUFX10M     | 0.000 |   0.123 | -20833.277 | 
     | FE_OFC16_SO_0_/Y                       |  v   | SO[0]          | BUFX10M     | 0.161 |   0.283 | -20833.117 | 
     | TX_OUT                                 |  v   | SO[0]          | SYS_TOP     | 0.017 |   0.301 | -20833.100 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
3_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (v) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.013
  Arrival Time                20833.451
  Slack Time                  20833.437
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.117
     = Beginpoint Arrival Time          20833.316
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  | Required | 
     |                                                    |      |                                        |            |       |   Time    |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+----------| 
     | RX_IN                                              |  v   | RX_IN                                  |            |       | 20833.316 |   -0.121 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  v   | RX_IN                                  | INVX2M     | 0.002 | 20833.318 |   -0.119 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.102 | 20833.420 |   -0.018 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/B0          |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.420 |   -0.018 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/Y           |  v   | UART_I0/UART_RX_I0/data_sampling_I/n41 | OAI2BB2X1M | 0.031 | 20833.451 |    0.014 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  v   | UART_I0/UART_RX_I0/data_sampling_I/n41 | SDFFRQX2M  | 0.000 | 20833.451 |    0.013 | 
     | g/D                                                |      |                                        |            |       |           |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival |  Required | 
     |                                                    |      |               |           |       |  Time   |   Time    | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK      |           |       |   0.000 | 20833.437 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 | 20833.437 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 | 20833.437 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | CLK2_fun_scan | SDFFRQX2M | 0.000 |   0.000 | 20833.437 | 
     | g/CK                                               |      |               |           |       |         |           | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
2_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_reg/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (v) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.013
  Arrival Time                20833.453
  Slack Time                  20833.439
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.117
     = Beginpoint Arrival Time          20833.316
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  | Required | 
     |                                                    |      |                                        |            |       |   Time    |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+----------| 
     | RX_IN                                              |  v   | RX_IN                                  |            |       | 20833.316 |   -0.123 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  v   | RX_IN                                  | INVX2M     | 0.002 | 20833.318 |   -0.121 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.102 | 20833.420 |   -0.020 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/B0          |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.420 |   -0.020 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/Y           |  v   | UART_I0/UART_RX_I0/data_sampling_I/n42 | OAI2BB2X1M | 0.033 | 20833.453 |    0.014 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  v   | UART_I0/UART_RX_I0/data_sampling_I/n42 | SDFFRQX2M  | 0.000 | 20833.453 |    0.013 | 
     | g/D                                                |      |                                        |            |       |           |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival |  Required | 
     |                                                    |      |               |           |       |  Time   |   Time    | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK      |           |       |   0.000 | 20833.439 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 | 20833.439 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 | 20833.439 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  ^   | CLK2_fun_scan | SDFFRQX2M | 0.000 |   0.000 | 20833.439 | 
     | g/CK                                               |      |               |           |       |         |           | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
1_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_reg/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (v) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.012
  Arrival Time                20833.465
  Slack Time                  20833.453
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.117
     = Beginpoint Arrival Time          20833.316
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  | Required | 
     |                                                    |      |                                        |            |       |   Time    |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+----------| 
     | RX_IN                                              |  v   | RX_IN                                  |            |       | 20833.316 |   -0.137 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  v   | RX_IN                                  | INVX2M     | 0.002 | 20833.318 |   -0.135 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.102 | 20833.420 |   -0.033 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/B1          |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.420 |   -0.033 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/Y           |  v   | UART_I0/UART_RX_I0/data_sampling_I/n40 | OAI2BB2X1M | 0.045 | 20833.465 |    0.012 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  v   | UART_I0/UART_RX_I0/data_sampling_I/n40 | SDFFRQX2M  | 0.000 | 20833.465 |    0.012 | 
     | g/D                                                |      |                                        |            |       |           |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival |  Required | 
     |                                                    |      |               |           |       |  Time   |   Time    | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK      |           |       |   0.000 | 20833.453 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK      | MX2X2M    | 0.000 |   0.000 | 20833.453 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan | MX2X2M    | 0.000 |   0.000 | 20833.453 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  ^   | CLK2_fun_scan | SDFFRQX2M | 0.000 |   0.000 | 20833.453 | 
     | g/CK                                               |      |               |           |       |         |           | 
     +---------------------------------------------------------------------------------------------------------------------+ 

