--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM 
   TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X92Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.AQ      Tcko                  0.381   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X92Y83.BX      net (fanout=1)        0.370   E2M/delayCtrl0Reset<0>
    SLICE_X92Y83.CLK     Tdick                 0.015   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.396ns logic, 0.370ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X92Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.AQ      Tcko                  0.115   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X92Y83.BX      net (fanout=1)        0.142   E2M/delayCtrl0Reset<0>
    SLICE_X92Y83.CLK     Tckdi       (-Th)     0.089   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.026ns logic, 0.142ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.000ns (200.000MHz) (Tdlycper_REFCLK)
  Physical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Logical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Location pin: RAMB18_X4Y20.RDCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Location pin: RAMB18_X4Y8.WRCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.368ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.200ns
  High pulse: 15.100ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: E2M/EC/sysACE_MPADD<5>/SR
  Logical resource: E2M/EC/sysACE_MPADD_2/SR
  Location pin: SLICE_X94Y38.SR
  Clock network: E2M/EC/sysACEreset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.103ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.337ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.AQ      Tcko                  0.337   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        1.526   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 2.240   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (2.577ns logic, 1.526ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.807ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.AQ      Tcko                  0.098   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        0.548   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 1.161   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (1.259ns logic, 0.548ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.107ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.333ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.107ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y39.AQ      Tcko                  0.337   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        1.528   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 2.242   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (2.579ns logic, 1.528ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.811ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y39.AQ      Tcko                  0.098   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        0.550   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 1.163   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (1.261ns logic, 0.550ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.870ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y8.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.290ns (requirement - data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH15.I               Tiopi                 0.710   sysACE_MPDATA<5>
                                                       sysACE_MPDATA<5>
                                                       E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB18_X4Y8.DIADI5   net (fanout=1)        1.453   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB18_X4Y8.WRCLK    Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (1.417ns logic, 1.453ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y8.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.313ns (requirement - data path)
  Source:               sysACE_MPDATA<8> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<8> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ15.I               Tiopi                 0.720   sysACE_MPDATA<8>
                                                       sysACE_MPDATA<8>
                                                       E2M/EC/sysACEIO/IOBUF_B8/IBUF
    RAMB18_X4Y8.DIADI8   net (fanout=1)        1.420   E2M/EC/sysACE_MPDATA_Out<8>
    RAMB18_X4Y8.WRCLK    Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.427ns logic, 1.420ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y8.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.406ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN17.I               Tiopi                 0.741   sysACE_MPDATA<9>
                                                       sysACE_MPDATA<9>
                                                       E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB18_X4Y8.DIADI9   net (fanout=1)        1.306   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB18_X4Y8.WRCLK    Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (1.448ns logic, 1.306ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y8.DIADI13), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.611ns (data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD15.I               Tiopi                 0.296   sysACE_MPDATA<13>
                                                       sysACE_MPDATA<13>
                                                       E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB18_X4Y8.DIADI13  net (fanout=1)        0.513   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB18_X4Y8.WRCLK    Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.098ns logic, 0.513ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y8.DIADI2), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.670ns (data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ16.I               Tiopi                 0.327   sysACE_MPDATA<2>
                                                       sysACE_MPDATA<2>
                                                       E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB18_X4Y8.DIADI2   net (fanout=1)        0.541   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB18_X4Y8.WRCLK    Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.129ns logic, 0.541ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y8.DIADI11), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.693ns (data path)
  Source:               sysACE_MPDATA<11> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<11> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC18.I               Tiopi                 0.292   sysACE_MPDATA<11>
                                                       sysACE_MPDATA<11>
                                                       E2M/EC/sysACEIO/IOBUF_B11/IBUF
    RAMB18_X4Y8.DIADI11  net (fanout=1)        0.599   E2M/EC/sysACE_MPDATA_Out<11>
    RAMB18_X4Y8.WRCLK    Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.094ns logic, 0.599ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP 
"emac_single_clk_ref_gtx" 8 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP 
"emac_single_clk_phy_rx" 7.5 ns         HIGH 50%;

 1833 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.193ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X108Y81.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.090ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X111Y81.C1     net (fanout=7)        0.834   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.D3     net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.D      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X108Y79.B2     net (fanout=2)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X108Y79.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.182ns logic, 1.908ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.BMUX   Tshcko                0.420   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X111Y81.C4     net (fanout=5)        0.643   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.D3     net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.D      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X108Y79.B2     net (fanout=2)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X108Y79.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (1.180ns logic, 1.717ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X111Y81.C1     net (fanout=7)        0.834   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.A3     net (fanout=9)        0.359   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X108Y79.A5     net (fanout=2)        0.440   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X108Y79.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (1.186ns logic, 1.633ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X108Y81.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.050ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X111Y81.C1     net (fanout=7)        0.834   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.D3     net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.D      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X108Y79.B2     net (fanout=2)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X108Y79.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.142ns logic, 1.908ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.BMUX   Tshcko                0.420   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X111Y81.C4     net (fanout=5)        0.643   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.D3     net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.D      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X108Y79.B2     net (fanout=2)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X108Y79.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.140ns logic, 1.717ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.779ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X111Y81.C1     net (fanout=7)        0.834   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.A3     net (fanout=9)        0.359   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X108Y79.A5     net (fanout=2)        0.440   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X108Y79.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.146ns logic, 1.633ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X108Y81.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.025ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X111Y81.C1     net (fanout=7)        0.834   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.D3     net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.D      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X108Y79.B2     net (fanout=2)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X108Y79.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.117ns logic, 1.908ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.BMUX   Tshcko                0.420   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    SLICE_X111Y81.C4     net (fanout=5)        0.643   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<9>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.D3     net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.D      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X108Y79.B2     net (fanout=2)        0.725   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X108Y79.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (1.115ns logic, 1.717ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.996 - 1.064)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X111Y81.C1     net (fanout=7)        0.834   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X111Y81.C      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X111Y81.A3     net (fanout=9)        0.359   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X111Y81.A      Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X108Y79.A5     net (fanout=2)        0.440   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X108Y79.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X108Y80.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X108Y81.CLK    Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (1.121ns logic, 1.633ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y16.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.598 - 0.428)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X124Y83.AQ        Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<5>
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_7
    RAMB36_X5Y16.DIADI7     net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<7>
    RAMB36_X5Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    ----------------------------------------------------  ---------------------------
    Total                                         0.192ns (-0.083ns logic, 0.275ns route)
                                                          (-43.2% logic, 143.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (SLICE_X116Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y81.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0
    SLICE_X116Y81.A6     net (fanout=2)        0.049   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe<0>
    SLICE_X116Y81.CLK    Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0_rstpot
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X5Y16.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.598 - 0.428)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_4 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X124Y83.AMUX      Tshcko                0.146   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<5>
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_4
    RAMB36_X5Y16.DIADI4     net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<4>
    RAMB36_X5Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    ----------------------------------------------------  ---------------------------
    Total                                         0.237ns (-0.052ns logic, 0.289ns route)
                                                          (-21.9% logic, 121.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Location pin: RAMB36_X5Y16.CLKARDCLKL
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.500ns
  Low pulse: 3.750ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X124Y80.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X124Y80.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;

 146 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.839ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X136Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y81.AQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X136Y82.B1     net (fanout=1)        0.959   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X136Y82.BMUX   Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X136Y82.A5     net (fanout=1)        0.308   N2
    SLICE_X136Y82.CLK    Tas                   0.030   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.572ns logic, 1.267ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X123Y79.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y78.CQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X123Y77.C2     net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X123Y77.COUT   Topcyc                0.338   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<2>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X123Y78.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X123Y78.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tcinck                0.193   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.990ns logic, 0.599ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.CQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    SLICE_X123Y78.C2     net (fanout=2)        0.716   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<6>
    SLICE_X123Y78.COUT   Topcyc                0.338   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<6>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tcinck                0.193   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.868ns logic, 0.716ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    SLICE_X123Y78.D1     net (fanout=2)        0.586   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
    SLICE_X123Y78.COUT   Topcyd                0.319   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tcinck                0.193   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.849ns logic, 0.586ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X123Y79.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y78.CQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X123Y77.C2     net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X123Y77.COUT   Topcyc                0.338   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<2>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X123Y78.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X123Y78.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tcinck                0.153   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.950ns logic, 0.599ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.CQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    SLICE_X123Y78.C2     net (fanout=2)        0.716   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<6>
    SLICE_X123Y78.COUT   Topcyc                0.338   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<6>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tcinck                0.153   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.828ns logic, 0.716ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    SLICE_X123Y78.D1     net (fanout=2)        0.586   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
    SLICE_X123Y78.COUT   Topcyd                0.319   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tcinck                0.153   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.809ns logic, 0.586ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8 (SLICE_X123Y79.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.DQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    SLICE_X123Y78.DX     net (fanout=2)        0.102   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
    SLICE_X123Y78.COUT   Tdxcy                 0.056   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tckcin      (-Th)     0.069   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.085ns logic, 0.102ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X123Y78.BX     net (fanout=2)        0.102   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X123Y78.COUT   Tbxcy                 0.083   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tckcin      (-Th)     0.069   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.112ns logic, 0.102ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y78.DQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    SLICE_X123Y77.DX     net (fanout=2)        0.104   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
    SLICE_X123Y77.COUT   Tdxcy                 0.056   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X123Y78.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X123Y78.COUT   Tbyp                  0.026   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X123Y79.CLK    Tckcin      (-Th)     0.069   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.128ns logic, 0.104ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6 (SLICE_X123Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y78.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X123Y78.BX     net (fanout=2)        0.102   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X123Y78.CLK    Tckdi       (-Th)     0.012   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.086ns logic, 0.102ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3 (SLICE_X123Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y78.CQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X123Y77.CX     net (fanout=2)        0.105   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X123Y77.CLK    Tckdi       (-Th)     0.029   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.086ns logic, 0.105ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.867ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X125Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.942 - 0.998)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y79.AQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4
    SLICE_X125Y78.AX     net (fanout=1)        0.376   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X125Y78.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.371ns logic, 0.376ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X125Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.942 - 0.998)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y79.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7
    SLICE_X125Y78.DX     net (fanout=1)        0.376   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X125Y78.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.371ns logic, 0.376ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X125Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.942 - 0.998)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y79.BQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5
    SLICE_X125Y78.BX     net (fanout=1)        0.375   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X125Y78.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.371ns logic, 0.375ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X124Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.109ns (0.752 - 0.643)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y80.DQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11
    SLICE_X124Y79.DX     net (fanout=1)        0.099   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X124Y79.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.026ns logic, 0.099ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X124Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.109ns (0.752 - 0.643)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y80.BQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9
    SLICE_X124Y79.BX     net (fanout=1)        0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X124Y79.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X124Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.109ns (0.752 - 0.643)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y80.CQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10
    SLICE_X124Y79.CX     net (fanout=1)        0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X124Y79.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns 
DATAPATHONLY;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.182ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X106Y81.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y79.AMUX   Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8
    SLICE_X106Y81.A2     net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<8>
    SLICE_X106Y81.CLK    Tas                   0.007   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<8>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.472ns logic, 0.710ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (SLICE_X106Y81.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y79.BMUX   Tshcko                0.468   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10
    SLICE_X106Y81.C2     net (fanout=1)        0.603   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<10>
    SLICE_X106Y81.CLK    Tas                   0.007   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<10>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.475ns logic, 0.603ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X106Y81.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y79.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9
    SLICE_X106Y81.B1     net (fanout=1)        0.608   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<9>
    SLICE_X106Y81.CLK    Tas                   0.011   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<9>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.392ns logic, 0.608ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X109Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y82.BQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2
    SLICE_X109Y81.CX     net (fanout=1)        0.094   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<2>
    SLICE_X109Y81.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.039ns logic, 0.094ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X109Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y82.CQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3
    SLICE_X109Y81.DX     net (fanout=1)        0.094   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<3>
    SLICE_X109Y81.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.039ns logic, 0.094ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 (SLICE_X106Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y82.CMUX   Tshcko                0.147   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4
    SLICE_X106Y81.AX     net (fanout=1)        0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<4>
    SLICE_X106Y81.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.058ns logic, 0.100ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 
ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.032ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X107Y81.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y81.CMUX   Tshcko                0.467   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X107Y81.C1     net (fanout=1)        0.463   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X107Y81.CLK    Tas                   0.045   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<10>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.512ns logic, 0.463ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X107Y81.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y81.AMUX   Tshcko                0.465   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X107Y81.A1     net (fanout=1)        0.462   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X107Y81.CLK    Tas                   0.045   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<8>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.510ns logic, 0.462ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X107Y81.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y81.BMUX   Tshcko                0.468   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X107Y81.B3     net (fanout=1)        0.453   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X107Y81.CLK    Tas                   0.036   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<9>_rt
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.504ns logic, 0.453ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X110Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.493 - 0.457)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y81.AMUX   Tshcko                0.130   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X110Y81.AX     net (fanout=1)        0.096   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X110Y81.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X110Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.493 - 0.457)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y81.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X110Y81.BX     net (fanout=1)        0.143   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X110Y81.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.009ns logic, 0.143ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X110Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.493 - 0.457)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y81.DQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X110Y81.DX     net (fanout=1)        0.144   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X110Y81.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.009ns logic, 0.144ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 42500 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.150ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_1 (SLICE_X89Y65.C3), 992 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<1>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X75Y69.B2      net (fanout=4)        0.604   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X75Y69.COUT    Topcyb                0.404   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_lut<1>_INV_0
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.DMUX    Tcind                 0.315   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X77Y73.B1      net (fanout=4)        0.724   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<27>
    SLICE_X77Y73.CMUX    Topbc                 0.558   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>3
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_lut<5>
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_cy<6>
    SLICE_X79Y68.B5      net (fanout=11)       0.777   E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_cy<6>
    SLICE_X79Y68.B       Tilo                  0.068   E2M/EC/GND_20_o_GND_20_o_mux_630_OUT<11>3
                                                       E2M/EC/Mmux_tx_curr_bytes_left[31]_tx_curr_bytes_left[31]_mux_609_OUT1011
    SLICE_X84Y66.A6      net (fanout=4)        0.466   E2M/EC/Mmux_tx_curr_bytes_left[31]_tx_curr_bytes_left[31]_mux_609_OUT101
    SLICE_X84Y66.A       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021
    SLICE_X85Y65.A5      net (fanout=7)        0.312   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102
    SLICE_X85Y65.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT131
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT82_SW0
    SLICE_X85Y65.C3      net (fanout=1)        0.337   N457
    SLICE_X85Y65.CMUX    Tilo                  0.179   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT131
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT82
    SLICE_X89Y65.C3      net (fanout=1)        0.470   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT81
    SLICE_X89Y65.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT89
                                                       E2M/EC/tx_header_buffer_len_1
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (2.460ns logic, 3.690ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.147ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.AQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<1>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X75Y69.A2      net (fanout=4)        0.596   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X75Y69.COUT    Topcya                0.409   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.DMUX    Tcind                 0.315   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X77Y73.B1      net (fanout=4)        0.724   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<27>
    SLICE_X77Y73.CMUX    Topbc                 0.558   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>3
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_lut<5>
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_cy<6>
    SLICE_X79Y68.B5      net (fanout=11)       0.777   E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_cy<6>
    SLICE_X79Y68.B       Tilo                  0.068   E2M/EC/GND_20_o_GND_20_o_mux_630_OUT<11>3
                                                       E2M/EC/Mmux_tx_curr_bytes_left[31]_tx_curr_bytes_left[31]_mux_609_OUT1011
    SLICE_X84Y66.A6      net (fanout=4)        0.466   E2M/EC/Mmux_tx_curr_bytes_left[31]_tx_curr_bytes_left[31]_mux_609_OUT101
    SLICE_X84Y66.A       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021
    SLICE_X85Y65.A5      net (fanout=7)        0.312   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102
    SLICE_X85Y65.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT131
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT82_SW0
    SLICE_X85Y65.C3      net (fanout=1)        0.337   N457
    SLICE_X85Y65.CMUX    Tilo                  0.179   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT131
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT82
    SLICE_X89Y65.C3      net (fanout=1)        0.470   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT81
    SLICE_X89Y65.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT89
                                                       E2M/EC/tx_header_buffer_len_1
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (2.465ns logic, 3.682ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.143ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<1>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X75Y69.B2      net (fanout=4)        0.604   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X75Y69.COUT    Topcyb                0.404   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_lut<1>_INV_0
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.CMUX    Tcinc                 0.243   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<31>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_xor<31>
    SLICE_X77Y73.B3      net (fanout=4)        0.711   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<30>
    SLICE_X77Y73.CMUX    Topbc                 0.558   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>3
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_lut<5>
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_cy<6>
    SLICE_X79Y68.B5      net (fanout=11)       0.777   E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_603_o_cy<6>
    SLICE_X79Y68.B       Tilo                  0.068   E2M/EC/GND_20_o_GND_20_o_mux_630_OUT<11>3
                                                       E2M/EC/Mmux_tx_curr_bytes_left[31]_tx_curr_bytes_left[31]_mux_609_OUT1011
    SLICE_X84Y66.A6      net (fanout=4)        0.466   E2M/EC/Mmux_tx_curr_bytes_left[31]_tx_curr_bytes_left[31]_mux_609_OUT101
    SLICE_X84Y66.A       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT1021
    SLICE_X85Y65.A5      net (fanout=7)        0.312   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT102
    SLICE_X85Y65.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT131
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT82_SW0
    SLICE_X85Y65.C3      net (fanout=1)        0.337   N457
    SLICE_X85Y65.CMUX    Tilo                  0.179   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT131
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT82
    SLICE_X89Y65.C3      net (fanout=1)        0.470   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT81
    SLICE_X89Y65.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT89
                                                       E2M/EC/tx_header_buffer_len_1
    -------------------------------------------------  ---------------------------
    Total                                      6.143ns (2.466ns logic, 3.677ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X86Y63.A1), 1076 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<1>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X75Y69.B2      net (fanout=4)        0.604   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X75Y69.COUT    Topcyb                0.404   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_lut<1>_INV_0
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.BMUX    Tcinb                 0.273   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<31>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_xor<31>
    SLICE_X76Y73.B2      net (fanout=4)        0.746   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<29>
    SLICE_X76Y73.CMUX    Topbc                 0.558   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT3
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_lut<5>
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_cy<6>
    SLICE_X81Y67.D2      net (fanout=11)       1.125   E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_cy<6>
    SLICE_X81Y67.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT42
    SLICE_X81Y67.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
    SLICE_X81Y67.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT43
    SLICE_X86Y63.A1      net (fanout=1)        0.933   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT42
    SLICE_X86Y63.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT45
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (2.249ns logic, 3.871ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.AQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<1>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X75Y69.A2      net (fanout=4)        0.596   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X75Y69.COUT    Topcya                0.409   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.BMUX    Tcinb                 0.273   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<31>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_xor<31>
    SLICE_X76Y73.B2      net (fanout=4)        0.746   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<29>
    SLICE_X76Y73.CMUX    Topbc                 0.558   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT3
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_lut<5>
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_cy<6>
    SLICE_X81Y67.D2      net (fanout=11)       1.125   E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_cy<6>
    SLICE_X81Y67.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT42
    SLICE_X81Y67.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
    SLICE_X81Y67.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT43
    SLICE_X86Y63.A1      net (fanout=1)        0.933   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT42
    SLICE_X86Y63.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT45
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (2.254ns logic, 3.863ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<1>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X75Y69.B2      net (fanout=4)        0.604   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X75Y69.COUT    Topcyb                0.404   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_lut<1>_INV_0
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<3>
    SLICE_X75Y70.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<7>
    SLICE_X75Y71.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<11>
    SLICE_X75Y72.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<15>
    SLICE_X75Y73.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<19>
    SLICE_X75Y74.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<23>
    SLICE_X75Y75.COUT    Tbyp                  0.078   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_cy<27>
    SLICE_X75Y76.AMUX    Tcina                 0.213   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<31>
                                                       E2M/EC/Msub_tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT_xor<31>
    SLICE_X76Y73.B3      net (fanout=4)        0.731   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_sub_602_OUT<28>
    SLICE_X76Y73.CMUX    Topbc                 0.558   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT3
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_lut<5>
                                                       E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_cy<6>
    SLICE_X81Y67.D2      net (fanout=11)       1.125   E2M/EC/Mcompar_GND_20_o_tx_curr_bytes_left[31]_LessThan_597_o_cy<6>
    SLICE_X81Y67.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT42
    SLICE_X81Y67.C2      net (fanout=1)        0.463   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
    SLICE_X81Y67.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT43
    SLICE_X86Y63.A1      net (fanout=1)        0.933   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT42
    SLICE_X86Y63.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT45
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (2.189ns logic, 3.856ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_41 (SLICE_X91Y52.C2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_10 to E2M/EC/tx_packet_payload_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.AQ      Tcko                  0.337   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X72Y73.D2      net (fanout=4)        0.903   E2M/EC/tx_read_len<10>
    SLICE_X72Y73.D       Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X73Y71.A4      net (fanout=1)        0.412   E2M/EC/_n3280<15>
    SLICE_X73Y71.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT6
                                                       E2M/EC/_n3280<15>3
    SLICE_X84Y66.B3      net (fanout=7)        0.987   E2M/EC/_n3280
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y69.D2      net (fanout=70)       0.882   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]11
    SLICE_X91Y52.C2      net (fanout=1)        1.227   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]18
                                                       E2M/EC/tx_packet_payload_41
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (0.873ns logic, 5.196ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_packet_payload_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y70.AQ      Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X72Y73.D1      net (fanout=4)        0.845   E2M/EC/tx_read_len<8>
    SLICE_X72Y73.D       Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X73Y71.A4      net (fanout=1)        0.412   E2M/EC/_n3280<15>
    SLICE_X73Y71.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT6
                                                       E2M/EC/_n3280<15>3
    SLICE_X84Y66.B3      net (fanout=7)        0.987   E2M/EC/_n3280
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y69.D2      net (fanout=70)       0.882   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]11
    SLICE_X91Y52.C2      net (fanout=1)        1.227   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]18
                                                       E2M/EC/tx_packet_payload_41
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (0.873ns logic, 5.138ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_packet_payload_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.925ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_packet_payload_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y68.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X76Y66.A2      net (fanout=5)        0.736   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X76Y66.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT131
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X80Y71.C3      net (fanout=1)        0.748   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>
    SLICE_X80Y71.C       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X84Y66.B5      net (fanout=6)        0.674   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y69.D2      net (fanout=70)       0.882   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]11
    SLICE_X91Y52.C2      net (fanout=1)        1.227   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]18
                                                       E2M/EC/tx_packet_payload_41
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (0.873ns logic, 5.052ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_3 (SLICE_X85Y63.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_3 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y63.CQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_3
    SLICE_X85Y63.C5      net (fanout=2)        0.067   E2M/EC/tx_header_buffer_len<3>
    SLICE_X85Y63.CLK     Tah         (-Th)     0.056   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT108
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X84Y63.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_6 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y63.BQ      Tcko                  0.115   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_6
    SLICE_X84Y63.B6      net (fanout=2)        0.095   E2M/EC/tx_header_buffer_len<6>
    SLICE_X84Y63.CLK     Tah         (-Th)     0.077   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT137
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.038ns logic, 0.095ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X84Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_5 to E2M/EC/tx_header_buffer_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y63.AQ      Tcko                  0.115   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_5
    SLICE_X84Y63.A6      net (fanout=2)        0.100   E2M/EC/tx_header_buffer_len<5>
    SLICE_X84Y63.CLK     Tah         (-Th)     0.076   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT125
                                                       E2M/EC/tx_header_buffer_len_5
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.039ns logic, 0.100ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.953ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X86Y82.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y80.AQ      Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X86Y82.A4      net (fanout=3)        0.543   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X86Y82.CLK     Tas                   0.073   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.410ns logic, 0.543ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X87Y82.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y80.AQ      Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X87Y82.D5      net (fanout=3)        0.326   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X87Y82.CLK     Tas                   0.070   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.407ns logic, 0.326ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X87Y82.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y80.AQ      Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X87Y82.D5      net (fanout=3)        0.122   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X87Y82.CLK     Tah         (-Th)     0.057   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.041ns logic, 0.122ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X86Y82.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y80.AQ      Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X86Y82.A4      net (fanout=3)        0.207   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X86Y82.CLK     Tah         (-Th)     0.055   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.043ns logic, 0.207ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 8975 paths analyzed, 3065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.628ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_41 (SLICE_X91Y52.C2), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.628ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y76.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X92Y75.B2      net (fanout=35)       1.327   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y69.D2      net (fanout=70)       0.882   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]11
    SLICE_X91Y52.C2      net (fanout=1)        1.227   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]18
                                                       E2M/EC/tx_packet_payload_41
    -------------------------------------------------  ---------------------------
    Total                                      6.628ns (0.942ns logic, 5.686ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y78.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X92Y75.B5      net (fanout=16)       1.282   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y69.D2      net (fanout=70)       0.882   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]11
    SLICE_X91Y52.C2      net (fanout=1)        1.227   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]18
                                                       E2M/EC/tx_packet_payload_41
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (0.986ns logic, 5.641ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_packet_payload_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_packet_payload_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X92Y75.B1      net (fanout=15)       1.147   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y69.D2      net (fanout=70)       0.882   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]11
    SLICE_X91Y52.C2      net (fanout=1)        1.227   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[41]18
                                                       E2M/EC/tx_packet_payload_41
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (0.986ns logic, 5.506ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X91Y52.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.549ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y76.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X92Y75.B2      net (fanout=35)       1.327   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y71.C4      net (fanout=70)       0.797   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y71.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[31]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X91Y52.A3      net (fanout=1)        1.233   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      6.549ns (0.942ns logic, 5.607ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.548ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y78.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X92Y75.B5      net (fanout=16)       1.282   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y71.C4      net (fanout=70)       0.797   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y71.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[31]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X91Y52.A3      net (fanout=1)        1.233   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (0.986ns logic, 5.562ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X92Y75.B1      net (fanout=15)       1.147   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X91Y65.D2      net (fanout=75)       0.785   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X91Y65.DMUX    Tilo                  0.191   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X89Y71.C4      net (fanout=70)       0.797   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X89Y71.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[31]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X91Y52.A3      net (fanout=1)        1.233   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X91Y52.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_41
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (0.986ns logic, 5.427ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_13 (SLICE_X83Y71.A2), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y76.DQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X92Y75.B2      net (fanout=35)       1.327   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X87Y69.D2      net (fanout=75)       0.773   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X87Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]11
    SLICE_X84Y68.D4      net (fanout=24)       0.867   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
    SLICE_X84Y68.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]13
    SLICE_X83Y71.B1      net (fanout=1)        0.762   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]12
    SLICE_X83Y71.B       Tilo                  0.068   E2M/EC/tx_packet_payload_14
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]14
    SLICE_X83Y71.A2      net (fanout=1)        0.465   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]13
    SLICE_X83Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_14
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]15
                                                       E2M/EC/tx_packet_payload_13
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (0.887ns logic, 5.659ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.545ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y78.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X92Y75.B5      net (fanout=16)       1.282   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X87Y69.D2      net (fanout=75)       0.773   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X87Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]11
    SLICE_X84Y68.D4      net (fanout=24)       0.867   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
    SLICE_X84Y68.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]13
    SLICE_X83Y71.B1      net (fanout=1)        0.762   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]12
    SLICE_X83Y71.B       Tilo                  0.068   E2M/EC/tx_packet_payload_14
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]14
    SLICE_X83Y71.A2      net (fanout=1)        0.465   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]13
    SLICE_X83Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_14
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]15
                                                       E2M/EC/tx_packet_payload_13
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (0.931ns logic, 5.614ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_packet_payload_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.410ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_packet_payload_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X92Y75.B1      net (fanout=15)       1.147   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X92Y75.BMUX    Tilo                  0.205   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X84Y66.B1      net (fanout=105)      1.465   E2M/tx_ll_dst_rdy_in
    SLICE_X84Y66.B       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X87Y69.D2      net (fanout=75)       0.773   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X87Y69.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]11
    SLICE_X84Y68.D4      net (fanout=24)       0.867   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]1
    SLICE_X84Y68.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]13
    SLICE_X83Y71.B1      net (fanout=1)        0.762   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]12
    SLICE_X83Y71.B       Tilo                  0.068   E2M/EC/tx_packet_payload_14
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]14
    SLICE_X83Y71.A2      net (fanout=1)        0.465   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]13
    SLICE_X83Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_14
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[13]15
                                                       E2M/EC/tx_packet_payload_13
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (0.931ns logic, 5.479ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_i_4 (SLICE_X104Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_i_3 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/rx_pre_reset_i_3 to E2M/emac_ll/rx_pre_reset_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y85.DQ     Tcko                  0.098   E2M/emac_ll/rx_pre_reset_i<3>
                                                       E2M/emac_ll/rx_pre_reset_i_3
    SLICE_X104Y85.AX     net (fanout=1)        0.094   E2M/emac_ll/rx_pre_reset_i<3>
    SLICE_X104Y85.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/rx_pre_reset_i<5>
                                                       E2M/emac_ll/rx_pre_reset_i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/fifoToSysACERead (SLICE_X92Y46.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/fifoToSysACERead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/fifoToSysACERead to E2M/EC/fifoToSysACERead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.AQ      Tcko                  0.115   E2M/EC/fifoToSysACERead
                                                       E2M/EC/fifoToSysACERead
    SLICE_X92Y46.A5      net (fanout=2)        0.073   E2M/EC/fifoToSysACERead
    SLICE_X92Y46.CLK     Tah         (-Th)     0.076   E2M/EC/fifoToSysACERead
                                                       E2M/EC/sysACE_state[2]_fifoToSysACERead_Select_820_o1
                                                       E2M/EC/fifoToSysACERead
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (SLICE_X102Y73.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.AQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    SLICE_X102Y73.A5     net (fanout=4)        0.073   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    SLICE_X102Y73.CLK    Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state[2]_GND_18_o_Select_29_o1
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "RAMS" 8 ns         DATAPATHONLY;

 577 paths analyzed, 395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.859ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y31.WEAU3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y46.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X71Y86.B2         net (fanout=79)       2.460   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X71Y86.BMUX       Tilo                  0.197   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y31.WEAU3      net (fanout=256)      4.350   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y31.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.859ns (1.049ns logic, 6.810ns route)
                                                          (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y31.WEAL3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y46.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X71Y86.B2         net (fanout=79)       2.460   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X71Y86.BMUX       Tilo                  0.197   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y31.WEAL3      net (fanout=256)      4.345   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y31.CLKARDCLKL Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.854ns (1.049ns logic, 6.805ns route)
                                                          (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y31.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y46.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X71Y86.B2         net (fanout=79)       2.460   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X71Y86.BMUX       Tilo                  0.197   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y31.WEAU0      net (fanout=256)      4.216   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y31.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                         7.725ns (1.049ns logic, 6.676ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "RAMS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X6Y15.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X125Y79.DQ            Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11
    RAMB36_X6Y15.ADDRARDADDRL14 net (fanout=4)        0.221   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<11>
    RAMB36_X6Y15.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.222ns (0.001ns logic, 0.221ns route)
                                                              (0.5% logic, 99.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X6Y15.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X125Y79.DQ            Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11
    RAMB36_X6Y15.ADDRARDADDRU14 net (fanout=4)        0.222   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<11>
    RAMB36_X6Y15.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.223ns (0.001ns logic, 0.222ns route)
                                                              (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X6Y15.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X122Y76.BQ           Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<3>
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_1
    RAMB36_X6Y15.ADDRARDADDRL4 net (fanout=4)        0.229   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<1>
    RAMB36_X6Y15.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    -------------------------------------------------------  ---------------------------
    Total                                            0.247ns (0.018ns logic, 0.229ns route)
                                                             (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "CPUS" 8 ns         DATAPATHONLY;

 12 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXDV  net (fanout=1)        4.051   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_VALID         0.156   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.885ns (0.834ns logic, 4.051ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y50.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1
    TEMAC_X0Y0.PHYEMACRXD1  net (fanout=1)        3.321   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.831ns (1.510ns logic, 3.321ns route)
                                                          (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y49.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<0>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMACRXD0  net (fanout=1)        3.234   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.744ns (1.510ns logic, 3.234ns route)
                                                          (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "CPUS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X103Y73.DQ         Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                           E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET         net (fanout=85)       1.297   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                           E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.083ns (-0.214ns logic, 1.297ns route)
                                                           (-19.8% logic, 119.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X103Y73.DQ                   Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                                     E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET                   net (fanout=85)       1.297   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    1.083ns (-0.214ns logic, 1.297ns route)
                                                                     (-19.8% logic, 119.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y60.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMACRXD6  net (fanout=1)        1.626   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.584ns (-0.042ns logic, 1.626ns route)
                                                          (-2.7% logic, 102.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y61.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMACRXD7  net (fanout=1)        1.628   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.586ns (-0.042ns logic, 1.628ns route)
                                                          (-2.6% logic, 102.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 
/ 0.625 HIGH 50%;

 93192 paths analyzed, 5159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.817ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y32.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_address_10 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (1.729 - 1.757)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_mem_address_10 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X81Y76.CQ             Tcko                  0.337   E2M/EC/rx_mem_address<11>
                                                              E2M/EC/rx_mem_address_10
    RAMB36_X3Y32.ADDRARDADDRL10 net (fanout=71)       6.908   E2M/EC/rx_mem_address<10>
    RAMB36_X3Y32.CLKARDCLKL     Trcck_ADDRA           0.480   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             7.725ns (0.817ns logic, 6.908ns route)
                                                              (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y32.ADDRARDADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_address_10 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (1.729 - 1.757)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_mem_address_10 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X81Y76.CQ             Tcko                  0.337   E2M/EC/rx_mem_address<11>
                                                              E2M/EC/rx_mem_address_10
    RAMB36_X3Y32.ADDRARDADDRU10 net (fanout=71)       6.908   E2M/EC/rx_mem_address<10>
    RAMB36_X3Y32.CLKARDCLKU     Trcck_ADDRA           0.480   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             7.725ns (0.817ns logic, 6.908ns route)
                                                              (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y31.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_address_10 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.142ns (1.615 - 1.757)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_mem_address_10 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X81Y76.CQ             Tcko                  0.337   E2M/EC/rx_mem_address<11>
                                                              E2M/EC/rx_mem_address_10
    RAMB36_X3Y31.ADDRARDADDRL10 net (fanout=71)       6.752   E2M/EC/rx_mem_address<10>
    RAMB36_X3Y31.CLKARDCLKL     Trcck_ADDRA           0.480   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                              E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             7.569ns (0.817ns logic, 6.752ns route)
                                                              (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y13.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_2 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.620 - 0.472)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_2 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y68.CQ         Tcko                  0.115   E2M/EC/rx_reg_value<3>
                                                          E2M/EC/rx_reg_value_2
    RAMB36_X4Y13.DIADI2     net (fanout=2)        0.251   E2M/EC/rx_reg_value<2>
    RAMB36_X4Y13.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.168ns (-0.083ns logic, 0.251ns route)
                                                          (-49.4% logic, 149.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y20.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoAddress_0 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.620 - 0.469)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/ethToFifoAddress_0 to E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y54.AQ      Tcko                  0.115   E2M/EC/ethToFifoAddress<5>
                                                       E2M/EC/ethToFifoAddress_0
    RAMB18_X4Y20.DIBDI0  net (fanout=1)        0.265   E2M/EC/ethToFifoAddress<0>
    RAMB18_X4Y20.WRCLK   Trckd_DIB   (-Th)     0.198   E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (-0.083ns logic, 0.265ns route)
                                                       (-45.6% logic, 145.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y13.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_12 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.620 - 0.472)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_12 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X94Y69.AQ         Tcko                  0.098   E2M/EC/rx_reg_value<15>
                                                          E2M/EC/rx_reg_value_12
    RAMB36_X4Y13.DIADI12    net (fanout=2)        0.280   E2M/EC/rx_reg_value<12>
    RAMB36_X4Y13.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.180ns (-0.100ns logic, 0.280ns route)
                                                          (-55.6% logic, 155.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_user_interface_i = PERIOD TIMEGRP 
"clk_user_interface_i" TS_CLK_200 /         0.833333333 HIGH 50%;

 11782 paths analyzed, 3292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.938ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_8 (SLICE_X87Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (3.213 - 3.392)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AQ      Tcko                  0.381   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X87Y78.SR      net (fanout=5)        0.925   E2M/EC/resetMaxOutputAddress
    SLICE_X87Y78.CLK     Trck                  0.295   E2M/EC/tx_max_output_address<11>
                                                       E2M/EC/tx_max_output_address_8
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.676ns logic, 0.925ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_9 (SLICE_X87Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (3.213 - 3.392)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AQ      Tcko                  0.381   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X87Y78.SR      net (fanout=5)        0.925   E2M/EC/resetMaxOutputAddress
    SLICE_X87Y78.CLK     Trck                  0.295   E2M/EC/tx_max_output_address<11>
                                                       E2M/EC/tx_max_output_address_9
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.676ns logic, 0.925ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_10 (SLICE_X87Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_10 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (3.213 - 3.392)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y70.AQ      Tcko                  0.381   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X87Y78.SR      net (fanout=5)        0.925   E2M/EC/resetMaxOutputAddress
    SLICE_X87Y78.CLK     Trck                  0.295   E2M/EC/tx_max_output_address<11>
                                                       E2M/EC/tx_max_output_address_10
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.676ns logic, 0.925ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunClearHistory (SLICE_X88Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/userRunClear (FF)
  Destination:          E2M/EC/userRunClearHistory (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.521 - 0.483)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/userRunClear to E2M/EC/userRunClearHistory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y83.AQ      Tcko                  0.098   tm/userRunClear
                                                       tm/userRunClear
    SLICE_X88Y83.AX      net (fanout=8)        0.109   tm/userRunClear
    SLICE_X88Y83.CLK     Tckdi       (-Th)     0.089   E2M/EC/userRunClearHistory
                                                       E2M/EC/userRunClearHistory
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point tm/challengeA_15_116 (SLICE_X47Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/challengeA_15_116 (FF)
  Destination:          tm/challengeA_15_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/challengeA_15_116 to tm/challengeA_15_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y106.CQ     Tcko                  0.098   tm/challengeA_15<117>
                                                       tm/challengeA_15_116
    SLICE_X47Y106.C5     net (fanout=2)        0.066   tm/challengeA_15<116>
    SLICE_X47Y106.CLK    Tah         (-Th)     0.056   tm/challengeA_15<117>
                                                       tm/mux11611
                                                       tm/challengeA_15_116
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point tm/challengeA_15_123 (SLICE_X49Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/challengeA_15_123 (FF)
  Destination:          tm/challengeA_15_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/challengeA_15_123 to tm/challengeA_15_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y107.CQ     Tcko                  0.098   tm/challengeA_15<124>
                                                       tm/challengeA_15_123
    SLICE_X49Y107.C5     net (fanout=2)        0.066   tm/challengeA_15<123>
    SLICE_X49Y107.CLK    Tah         (-Th)     0.056   tm/challengeA_15<124>
                                                       tm/mux12311
                                                       tm/challengeA_15_123
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_200                     |      5.000ns|      5.000ns|      4.948ns|            0|            0|            1|       104974|
| TS_clk_125_eth_i              |      8.000ns|      7.817ns|          N/A|            0|            0|        93192|            0|
| TS_clk_user_interface_i       |      6.000ns|      5.938ns|          N/A|            0|            0|        11782|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+------------+------------+-------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
-----------------+------------+------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -0.722(R)|      FAST  |    3.764(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.710(R)|      FAST  |    3.720(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.812(R)|      FAST  |    3.854(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.729(R)|      FAST  |    3.781(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.695(R)|      FAST  |    3.691(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.623(R)|      FAST  |    3.581(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.760(R)|      FAST  |    3.796(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.778(R)|      FAST  |    3.821(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.659(R)|      FAST  |    3.611(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.656(R)|      FAST  |    3.664(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.703(R)|      FAST  |    3.705(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.797(R)|      FAST  |    3.838(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.763(R)|      FAST  |    3.806(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.882(R)|      FAST  |    3.932(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.686(R)|      FAST  |    3.689(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.767(R)|      FAST  |    3.801(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
sysACE_MPOE |         9.154(R)|      SLOW  |         3.926(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |         9.150(R)|      SLOW  |         3.922(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.859|         |    3.318|         |
CLK_200P       |    7.859|         |    3.318|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.859|         |    3.318|         |
CLK_200P       |    7.859|         |    3.318|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    3.084|         |         |         |
CLK_200P       |    3.084|         |         |         |
GMII_RX_CLK_0  |    4.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    4.320|         |         |         |
CLK_200P       |    4.320|         |         |         |
sysACE_CLK     |    3.071|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 159077 paths, 0 nets, and 16254 connections

Design statistics:
   Minimum period:   7.859ns{1}   (Maximum frequency: 127.243MHz)
   Maximum path delay from/to any node:   7.859ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 04 16:36:12 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



