{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674637731413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674637731429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 10:08:50 2023 " "Processing started: Wed Jan 25 10:08:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674637731429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674637731429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level_fil -c top_level_fil " "Command: quartus_sta top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674637731429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674637731678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674637734334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674637734334 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674637734429 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674637734429 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1674637736553 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674637736866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674637736866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674637736866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674637736866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674637736866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674637736866 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1674637736866 ""}
{ "Info" "ISTA_SDC_FOUND" "../filsrc/top_level_fil.sdc " "Reading SDC File: '../filsrc/top_level_fil.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674637736960 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674637736960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674637736960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674637736960 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637736960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1674637736960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level_fil.sdc 18 ETH_TXCLK clock " "Ignored filter at top_level_fil.sdc(18): ETH_TXCLK could not be matched with a clock" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674637736960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level_fil.sdc 18 u_FILCore\|clk clock " "Ignored filter at top_level_fil.sdc(18): u_FILCore\|clk could not be matched with a clock" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674637736975 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_level_fil.sdc 18 Argument -group with value ETH_TXCLK could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_level_fil.sdc(18): Argument -group with value ETH_TXCLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -group \{ETH_RXCLK\} -group \{ETH_TXCLK\} -group \{u_FILCore\|clk\} " "set_clock_groups -exclusive -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -group \{ETH_RXCLK\} -group \{ETH_TXCLK\} -group \{u_FILCore\|clk\}" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674637736975 ""}  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674637736975 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_level_fil.sdc 18 Argument -group with value u_FILCore\|clk could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_level_fil.sdc(18): Argument -group with value u_FILCore\|clk could not match any element of the following types: ( clk )" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674637736975 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674637737023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674637737023 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637737038 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674637737038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637737084 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674637737084 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674637737147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.347 " "Worst-case setup slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ETH_RXCLK  " "    0.347               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.731               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.879               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.879               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637737398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 ETH_RXCLK  " "    0.194               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.240               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637737444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.830 " "Worst-case recovery slack is 4.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.830               0.000 ETH_RXCLK  " "    4.830               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637737460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.672 " "Worst-case removal slack is 0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 ETH_RXCLK  " "    0.672               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637737475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.598               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.598               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.681               0.000 ETH_RXCLK  " "    2.681               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.974               0.000 sysclk  " "    3.974               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.291               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   19.291               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637737475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637737475 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.706 ns " "Worst Case Available Settling Time: 9.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637737570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637737570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674637737584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674637737725 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674637737725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674637755445 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674637756163 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674637756163 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637756195 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674637756195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637756195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.384 " "Worst-case setup slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 ETH_RXCLK  " "    0.384               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.039               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.968               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.968               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637756335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 ETH_RXCLK  " "    0.043               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.223               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.271               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637756382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.971 " "Worst-case recovery slack is 4.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.971               0.000 ETH_RXCLK  " "    4.971               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637756382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.561 " "Worst-case removal slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 ETH_RXCLK  " "    0.561               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637756397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.569               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.569               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.621               0.000 ETH_RXCLK  " "    2.621               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.974               0.000 sysclk  " "    3.974               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.211               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   19.211               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637756413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637756413 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.767 ns " "Worst Case Available Settling Time: 9.767 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637756507 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637756507 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674637756522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674637757897 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674637757897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674637767584 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674637768132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674637768132 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637768162 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674637768162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637768162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.035 " "Worst-case setup slack is 4.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.035               0.000 ETH_RXCLK  " "    4.035               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.058               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    4.058               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.452               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.452               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637768210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 ETH_RXCLK  " "    0.098               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637768256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.075 " "Worst-case recovery slack is 6.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.075               0.000 ETH_RXCLK  " "    6.075               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637768272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.379 " "Worst-case removal slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 ETH_RXCLK  " "    0.379               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637768288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.775               0.000 ETH_RXCLK  " "    2.775               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.896               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.975               0.000 sysclk  " "    3.975               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.559               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   19.559               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637768303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637768303 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.546 ns " "Worst Case Available Settling Time: 12.546 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637768382 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637768382 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674637768398 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674637769523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674637769523 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674637769553 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674637769553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637769553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.321 " "Worst-case setup slack is 4.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.321               0.000 ETH_RXCLK  " "    4.321               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.530               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    4.530               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.691               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.691               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637769631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 ETH_RXCLK  " "    0.030               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.117               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.148               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637769678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.306 " "Worst-case recovery slack is 6.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.306               0.000 ETH_RXCLK  " "    6.306               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637769694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 ETH_RXCLK  " "    0.307               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637769709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ETH_RXCLK  " "    2.769               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.894               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.894               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.983               0.000 sysclk  " "    3.983               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.552               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   19.552               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674637769709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674637769709 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.511" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.874 ns " "Worst Case Available Settling Time: 12.874 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674637769803 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674637769803 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674637772194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674637772194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6033 " "Peak virtual memory: 6033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674637772476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 10:09:32 2023 " "Processing ended: Wed Jan 25 10:09:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674637772476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674637772476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674637772476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674637772476 ""}
