#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug 16 16:08:41 2018
# Process ID: 6204
# Current directory: /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex
# Command line: vivado -notrace -source /home/callie/Desktop/xilinxauroratest2/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_ex.tcl
# Log file: /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/vivado.log
# Journal file: /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/callie/Desktop/xilinxauroratest2/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6213.594 ; gain = 156.922 ; free physical = 4154 ; free virtual = 6032
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding shared logic files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [IP_Flow 19-4832] The IP name 'aurora_64b66b_0_reg_slice_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_64b66b_0_reg_slice_0'...
WARNING: [IP_Flow 19-4832] The IP name 'aurora_64b66b_0_reg_slice_2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/xsim/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/modelsim/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/questa/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/ies/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/vcs/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/riviera/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/activehdl/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/xcelium/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/xsim/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/modelsim/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/questa/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/ies/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/vcs/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/riviera/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/activehdl/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/xcelium/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/xsim/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/modelsim/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/questa/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/ies/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/vcs/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/riviera/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/activehdl/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/xcelium/aurora_64b66b_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6526.484 ; gain = 0.000 ; free physical = 4076 ; free virtual = 5992
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
add_files -norecurse {/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v}
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir /home/callie/.xilinx_sim_libs/2018.1 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:17:45 on Aug 16,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Compiling module aurora_64b66b_0_reg_slice_2
-- Compiling module aurora_64b66b_0_reg_slice_0
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Compiling module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Compiling module aurora_64b66b_0_gt_gtwizard_gthe4
-- Compiling module aurora_64b66b_0_gt_gtwizard_top
-- Compiling module aurora_64b66b_0_gt
-- Compiling module aurora_64b66b_0_fifo_gen_master
-- Compiling module aurora_64b66b_0_AURORA_LANE
-- Compiling module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Compiling module aurora_64b66b_0_MULTI_GT
-- Compiling module aurora_64b66b_0_ultrascale_rx_userclk
-- Compiling module aurora_64b66b_0_STANDARD_CC_MODULE
-- Compiling module aurora_64b66b_0_RESET_LOGIC
-- Compiling module aurora_64b66b_0_cdc_sync
-- Compiling module aurora_64b66b_0_rst_sync
-- Compiling module aurora_64b66b_0_core
-- Compiling module aurora_64b66b_0_AXI_TO_LL
-- Compiling module aurora_64b66b_0_BLOCK_SYNC_SM
-- Compiling module aurora_64b66b_0_common_reset_cbcc
-- Compiling module aurora_64b66b_0_common_logic_cbcc
-- Compiling module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Compiling module aurora_64b66b_0_CH_BOND_MASTER
-- Compiling module aurora_64b66b_0_CH_BOND_SLAVE
-- Compiling module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Compiling module aurora_64b66b_0_CHANNEL_INIT_SM
-- Compiling module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Compiling module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Compiling module aurora_64b66b_0_ERR_DETECT
-- Compiling module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Compiling module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Compiling module aurora_64b66b_0_WRAPPER
-- Compiling module aurora_64b66b_0_LANE_INIT_SM
-- Compiling module aurora_64b66b_0_LL_TO_AXI
-- Compiling module aurora_64b66b_0_RX_LL_DATAPATH
-- Compiling module aurora_64b66b_0_RX_LL
-- Compiling module aurora_64b66b_0_WIDTH_CONVERSION
-- Compiling module aurora_64b66b_0_SCRAMBLER_64B66B
-- Compiling module aurora_64b66b_0_SYM_DEC
-- Compiling module aurora_64b66b_0_SYM_GEN
-- Compiling module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Compiling module aurora_64b66b_0_TX_LL_DATAPATH
-- Compiling module aurora_64b66b_0_TX_LL
-- Compiling module aurora_64b66b_0
-- Compiling module aurora_64b66b_0_cdc_sync_exdes
-- Compiling module aurora_64b66b_0_rst_sync_exdes
-- Compiling module aurora_64b66b_0_CLOCK_MODULE
-- Compiling module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Compiling module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Compiling module aurora_64b66b_0_exdes
-- Compiling module aurora_64b66b_0_FRAME_CHECK
-- Compiling module aurora_64b66b_0_FRAME_GEN
-- Compiling module aurora_64b66b_0_gt_common_wrapper
-- Compiling module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Compiling module aurora_64b66b_0_support
-- Compiling module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Compiling module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_ultrascale_tx_userclk
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Compiling module shiftreg
-- Compiling module shiftreg_array
** Error: ../../../../imports/aurora_64b66b_0_tb.v(215): (vlog-2730) Undefined variable: 'reset_i_1'.
** Error: ../../../../imports/aurora_64b66b_0_tb.v(216): (vlog-2730) Undefined variable: 'reset_i_2'.
** Error: ../../../../imports/aurora_64b66b_0_tb.v(237): (vlog-2730) Undefined variable: 'i'.
End time: 16:17:46 on Aug 16,2018, Elapsed time: 0:00:01
Errors: 3, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:17:46 on Aug 16,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:17:46 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:18:32 on Aug 16,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
** Error: ../../../../imports/aurora_64b66b_0_tb.v(215): (vlog-2730) Undefined variable: 'reset_i_1'.
** Error: ../../../../imports/aurora_64b66b_0_tb.v(216): (vlog-2730) Undefined variable: 'reset_i_2'.
** Error: ../../../../imports/aurora_64b66b_0_tb.v(237): (vlog-2730) Undefined variable: 'i'.
End time: 16:18:32 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 3, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:18:32 on Aug 16,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:18:32 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator XSim [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_gthe4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_fifo_gen_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:63]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2458] undeclared symbol gtwiz_userclk_rx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:470]
INFO: [VRFC 10-2458] undeclared symbol userclk_tx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:514]
INFO: [VRFC 10-2458] undeclared symbol qpll0outclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:560]
INFO: [VRFC 10-2458] undeclared symbol qpll0outrefclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:561]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_rx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:81]
INFO: [VRFC 10-2458] undeclared symbol FSM_RESETDONE_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:602]
INFO: [VRFC 10-2458] undeclared symbol rxfsm_reset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:788]
INFO: [VRFC 10-2458] undeclared symbol sys_and_fsm_reset_for_hpcnt, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1210]
INFO: [VRFC 10-2458] undeclared symbol HPCNT_RESET_IN, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1212]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2458] undeclared symbol bufg_gt_clr_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2458] undeclared symbol power_down_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:217]
INFO: [VRFC 10-2458] undeclared symbol gt_to_common_qpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:262]
INFO: [VRFC 10-2458] undeclared symbol tx_lock, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_tx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [VRFC 10-2458] undeclared symbol dtxn_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:181]
INFO: [VRFC 10-2458] undeclared symbol dtxp_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:182]
INFO: [VRFC 10-2458] undeclared symbol dtxn_2_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:183]
INFO: [VRFC 10-2458] undeclared symbol dtxp_2_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:184]
ERROR: [VRFC 10-91] reset_i_1 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:215]
ERROR: [VRFC 10-91] reset_i_2 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:216]
ERROR: [VRFC 10-91] reset_i_1 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:234]
ERROR: [VRFC 10-91] reset_i_2 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:235]
ERROR: [VRFC 10-91] i is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:237]
ERROR: [VRFC 10-91] i is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:243]
ERROR: [VRFC 10-2787] module aurora_64b66b_0_TB ignored due to previous errors [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:72]
xvhdl --incr --relax -prj aurora_64b66b_0_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_gthe4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_fifo_gen_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:63]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2458] undeclared symbol gtwiz_userclk_rx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:470]
INFO: [VRFC 10-2458] undeclared symbol userclk_tx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:514]
INFO: [VRFC 10-2458] undeclared symbol qpll0outclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:560]
INFO: [VRFC 10-2458] undeclared symbol qpll0outrefclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:561]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_rx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:81]
INFO: [VRFC 10-2458] undeclared symbol FSM_RESETDONE_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:602]
INFO: [VRFC 10-2458] undeclared symbol rxfsm_reset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:788]
INFO: [VRFC 10-2458] undeclared symbol sys_and_fsm_reset_for_hpcnt, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1210]
INFO: [VRFC 10-2458] undeclared symbol HPCNT_RESET_IN, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1212]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2458] undeclared symbol bufg_gt_clr_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2458] undeclared symbol power_down_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:217]
INFO: [VRFC 10-2458] undeclared symbol gt_to_common_qpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:262]
INFO: [VRFC 10-2458] undeclared symbol tx_lock, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_tx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [VRFC 10-2458] undeclared symbol dtxn_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:185]
INFO: [VRFC 10-2458] undeclared symbol dtxp_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:186]
ERROR: [VRFC 10-91] reset_i_1 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:219]
ERROR: [VRFC 10-91] reset_i_2 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:220]
ERROR: [VRFC 10-91] reset_i_1 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:238]
ERROR: [VRFC 10-91] reset_i_2 is not declared [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:239]
ERROR: [VRFC 10-2787] module aurora_64b66b_0_TB ignored due to previous errors [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:72]
xvhdl --incr --relax -prj aurora_64b66b_0_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_gthe4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_fifo_gen_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:63]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2458] undeclared symbol gtwiz_userclk_rx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:470]
INFO: [VRFC 10-2458] undeclared symbol userclk_tx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:514]
INFO: [VRFC 10-2458] undeclared symbol qpll0outclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:560]
INFO: [VRFC 10-2458] undeclared symbol qpll0outrefclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:561]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_rx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:81]
INFO: [VRFC 10-2458] undeclared symbol FSM_RESETDONE_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:602]
INFO: [VRFC 10-2458] undeclared symbol rxfsm_reset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:788]
INFO: [VRFC 10-2458] undeclared symbol sys_and_fsm_reset_for_hpcnt, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1210]
INFO: [VRFC 10-2458] undeclared symbol HPCNT_RESET_IN, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1212]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2458] undeclared symbol bufg_gt_clr_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2458] undeclared symbol power_down_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:217]
INFO: [VRFC 10-2458] undeclared symbol gt_to_common_qpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:262]
INFO: [VRFC 10-2458] undeclared symbol tx_lock, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_tx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [VRFC 10-2458] undeclared symbol dtxn_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:186]
INFO: [VRFC 10-2458] undeclared symbol dtxp_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:187]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj aurora_64b66b_0_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto f06c11d1e7e44e3b8ed8903105289313 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_3 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port gt_txdiffctrl [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:910]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port dmonout_cpl [/wrk/2018.1/nightly/2018_04_04_2188600/data/secureip/gthe4_channel/gthe4_channel_002.vp:26139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_2.fifo_generator_v13_2_2_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.shiftreg
Compiling module xil_defaultlib.shiftreg_array_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gthe4_common_...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.aurora_64b66b_0_ultrascale_tx_us...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_ultrascale_rx_us...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE4_CHANNEL(ADAPT_CFG0=16'b010...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gthe4_channel...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_bit_s...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_reset...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_reset...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gtwizard_gthe...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gtwizard_top(...
Compiling module xil_defaultlib.aurora_64b66b_0_gt
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(prog_empty_thresh=8,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_prim [\builtin_prim(c_din_width=72,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.output_blk [\output_blk(c_dout_width=72,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_v13_2_2_builtin [\fifo_generator_v13_2_2_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_v13_2_2_synth [\fifo_generator_v13_2_2_synth(c_...]
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.aurora_64b66b_0_fifo_gen_master
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xsim.dir/aurora_64b66b_0_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xsim.dir/aurora_64b66b_0_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug 16 16:24:05 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 16 16:24:05 2018...
run_program: Time (s): cpu = 00:01:18 ; elapsed = 00:00:47 . Memory (MB): peak = 7431.289 ; gain = 0.000 ; free physical = 2817 ; free virtual = 5081
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 fs
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 7483.086 ; gain = 51.797 ; free physical = 2626 ; free virtual = 4898
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator ModelSim [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7523.105 ; gain = 0.000 ; free physical = 2788 ; free virtual = 5058
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:24:42 on Aug 16,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 16:24:42 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:24:42 on Aug 16,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:24:42 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:24:54 on Aug 16,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 16:24:54 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:24:54 on Aug 16,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:24:54 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:25:43 on Aug 16,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 16:25:43 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:25:43 on Aug 16,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:25:43 on Aug 16,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=7938)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:06:27 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 11:06:28 on Aug 20,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:06:28 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:06:28 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=10213)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:07:08 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 11:07:08 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:07:08 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:07:08 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=10320)
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator XSim [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_gthe4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_fifo_gen_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:63]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2458] undeclared symbol gtwiz_userclk_rx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:470]
INFO: [VRFC 10-2458] undeclared symbol userclk_tx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:514]
INFO: [VRFC 10-2458] undeclared symbol qpll0outclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:560]
INFO: [VRFC 10-2458] undeclared symbol qpll0outrefclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:561]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_rx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:81]
INFO: [VRFC 10-2458] undeclared symbol FSM_RESETDONE_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:602]
INFO: [VRFC 10-2458] undeclared symbol rxfsm_reset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:788]
INFO: [VRFC 10-2458] undeclared symbol sys_and_fsm_reset_for_hpcnt, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1210]
INFO: [VRFC 10-2458] undeclared symbol HPCNT_RESET_IN, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1212]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2458] undeclared symbol bufg_gt_clr_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2458] undeclared symbol power_down_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:217]
INFO: [VRFC 10-2458] undeclared symbol gt_to_common_qpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:262]
INFO: [VRFC 10-2458] undeclared symbol tx_lock, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_tx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [VRFC 10-2458] undeclared symbol dtxn_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:186]
INFO: [VRFC 10-2458] undeclared symbol dtxp_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:187]
xvhdl --incr --relax -prj aurora_64b66b_0_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto f06c11d1e7e44e3b8ed8903105289313 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_3 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port gt_txdiffctrl [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:910]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port dmonout_cpl [/wrk/2018.1/nightly/2018_04_04_2188600/data/secureip/gthe4_channel/gthe4_channel_002.vp:26139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_2.fifo_generator_v13_2_2_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.shiftreg
Compiling module xil_defaultlib.shiftreg_array_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gthe4_common_...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.aurora_64b66b_0_ultrascale_tx_us...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_ultrascale_rx_us...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE4_CHANNEL(ADAPT_CFG0=16'b010...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gthe4_channel...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_bit_s...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_reset...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_reset...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gtwizard_gthe...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gtwizard_top(...
Compiling module xil_defaultlib.aurora_64b66b_0_gt
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(prog_empty_thresh=8,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_prim [\builtin_prim(c_din_width=72,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.output_blk [\output_blk(c_dout_width=72,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_v13_2_2_builtin [\fifo_generator_v13_2_2_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_v13_2_2_synth [\fifo_generator_v13_2_2_synth(c_...]
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.aurora_64b66b_0_fifo_gen_master
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xsim.dir/aurora_64b66b_0_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xsim.dir/aurora_64b66b_0_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 20 11:14:05 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 11:14:05 2018...
run_program: Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 7523.105 ; gain = 0.000 ; free physical = 2327 ; free virtual = 4701
INFO: [USF-XSim-69] 'elaborate' step finished in '102' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 fs
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 7536.109 ; gain = 13.004 ; free physical = 2150 ; free virtual = 4530
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/aurora_64b66b_0_TB/s1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 fs  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
DELAY : 0 --- START : 18474 --- END : 21400 --- TIME USED : 2926
run: Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 7536.109 ; gain = 0.000 ; free physical = 1720 ; free virtual = 4471
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:01:35 ; elapsed = 00:01:31 . Memory (MB): peak = 7613.258 ; gain = 0.000 ; free physical = 4752 ; free virtual = 7435
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_gthe4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_fifo_gen_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:63]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2458] undeclared symbol gtwiz_userclk_rx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:470]
INFO: [VRFC 10-2458] undeclared symbol userclk_tx_active_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:514]
INFO: [VRFC 10-2458] undeclared symbol qpll0outclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:560]
INFO: [VRFC 10-2458] undeclared symbol qpll0outrefclk_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:561]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_rx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:81]
INFO: [VRFC 10-2458] undeclared symbol FSM_RESETDONE_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:602]
INFO: [VRFC 10-2458] undeclared symbol rxfsm_reset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:788]
INFO: [VRFC 10-2458] undeclared symbol sys_and_fsm_reset_for_hpcnt, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1210]
INFO: [VRFC 10-2458] undeclared symbol HPCNT_RESET_IN, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:1212]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2458] undeclared symbol bufg_gt_clr_out, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_gthe4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2458] undeclared symbol power_down_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:217]
INFO: [VRFC 10-2458] undeclared symbol gt_to_common_qpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:262]
INFO: [VRFC 10-2458] undeclared symbol tx_lock, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ultrascale_tx_userclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_3_gthe4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [VRFC 10-2458] undeclared symbol dtxn_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:186]
INFO: [VRFC 10-2458] undeclared symbol dtxp_1_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:187]
xvhdl --incr --relax -prj aurora_64b66b_0_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto f06c11d1e7e44e3b8ed8903105289313 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_3 -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port gt_txdiffctrl [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:910]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 8 for port dmonout_cpl [/wrk/2018.1/nightly/2018_04_04_2188600/data/secureip/gthe4_channel/gthe4_channel_002.vp:26139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_2.fifo_generator_v13_2_2_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.shiftreg
Compiling module xil_defaultlib.shiftreg_array_default
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE4_COMMON(BIAS_CFG2=16'b01001...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gthe4_common_...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.aurora_64b66b_0_ultrascale_tx_us...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_ultrascale_rx_us...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE4_CHANNEL(ADAPT_CFG0=16'b010...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gthe4_channel...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gthe4...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_bit_s...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_reset...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_reset...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3_gtwiz...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gtwizard_gthe...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_gtwizard_top(...
Compiling module xil_defaultlib.aurora_64b66b_0_gt
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(prog_empty_thresh=8,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_prim [\builtin_prim(c_din_width=72,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.output_blk [\output_blk(c_dout_width=72,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_v13_2_2_builtin [\fifo_generator_v13_2_2_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_2.fifo_generator_v13_2_2_synth [\fifo_generator_v13_2_2_synth(c_...]
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.aurora_64b66b_0_fifo_gen_master
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 7613.258 ; gain = 0.000 ; free physical = 2680 ; free virtual = 5362
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 7613.258 ; gain = 0.000 ; free physical = 2681 ; free virtual = 5364
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator ModelSim [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v:]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:42:37 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Compiling module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 11:42:37 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:42:37 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:42:37 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=12834)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:53:10 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 11:53:10 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 11:53:10 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:53:10 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=13148)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 12:35:14 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Compiling module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 12:35:14 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 12:35:14 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 12:35:14 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=14336)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 12:38:33 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 12:38:33 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 12:38:33 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 12:38:33 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=14500)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:03:12 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Compiling module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 13:03:12 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:03:12 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:03:12 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=15229)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:10:13 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 13:10:13 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:10:13 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:10:13 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=15498)
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/aurora_64b66b_0_reg_slice_2.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/aurora_64b66b_0_reg_slice_0.xci]
launch_runs aurora_64b66b_0_reg_slice_2_synth_1
[Mon Aug 20 14:11:19 2018] Launched aurora_64b66b_0_reg_slice_2_synth_1...
Run output will be captured here: /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_2_synth_1/runme.log
wait_on_run aurora_64b66b_0_reg_slice_2_synth_1
[Mon Aug 20 14:11:19 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:11:24 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:11:29 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:11:34 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:11:44 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:11:54 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:12:04 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:12:14 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:12:34 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:12:54 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...
[Mon Aug 20 14:13:14 2018] Waiting for aurora_64b66b_0_reg_slice_2_synth_1 to finish...

*** Running vivado
    with args -log aurora_64b66b_0_reg_slice_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aurora_64b66b_0_reg_slice_2.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source aurora_64b66b_0_reg_slice_2.tcl -notrace
Command: synth_design -top aurora_64b66b_0_reg_slice_2 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16921 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.730 ; gain = 0.000 ; free physical = 3695 ; free virtual = 6770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_reg_slice_2' [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/synth/aurora_64b66b_0_reg_slice_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_16_axis_register_slice' [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_register_slice_v1_1_vl_rfs.v:2254]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010000011 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010000011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 64 - type: integer 
	Parameter P_TID_INDX bound to: 64 - type: integer 
	Parameter P_TDEST_INDX bound to: 64 - type: integer 
	Parameter P_TUSER_INDX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_16_axisc_register_slice' [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_register_slice_v1_1_vl_rfs.v:1443]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_register_slice_v1_1_vl_rfs.v:1635]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_16_axisc_register_slice' (2#1) [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_register_slice_v1_1_vl_rfs.v:1443]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000010000011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 64 - type: integer 
	Parameter P_TID_INDX bound to: 64 - type: integer 
	Parameter P_TDEST_INDX bound to: 64 - type: integer 
	Parameter P_TUSER_INDX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (3#1) [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_16_axis_register_slice' (4#1) [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/hdl/axis_register_slice_v1_1_vl_rfs.v:2254]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_reg_slice_2' (5#1) [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/synth/aurora_64b66b_0_reg_slice_2.v:58]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axisc_register_slice has unconnected port ACLK2X
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[7]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[6]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[5]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[4]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[3]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[2]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[7]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[6]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[5]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[4]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[3]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[2]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TKEEP[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TLAST
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TID[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.730 ; gain = 0.000 ; free physical = 3709 ; free virtual = 6786
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.730 ; gain = 0.000 ; free physical = 3708 ; free virtual = 6786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.730 ; gain = 0.000 ; free physical = 3708 ; free virtual = 6786
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/aurora_64b66b_0_reg_slice_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/aurora_64b66b_0_reg_slice_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_2_synth_1/dont_touch.xdc]
Parsing XDC File [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/aurora_64b66b_0_reg_slice_2_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/aurora_64b66b_0_reg_slice_2_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2477.730 ; gain = 0.000 ; free physical = 2757 ; free virtual = 5976
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2477.730 ; gain = 918.000 ; free physical = 2819 ; free virtual = 6039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2477.730 ; gain = 918.000 ; free physical = 2819 ; free virtual = 6038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2477.730 ; gain = 918.000 ; free physical = 2819 ; free virtual = 6038
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2477.730 ; gain = 918.000 ; free physical = 2812 ; free virtual = 6031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_register_slice_v1_1_16_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_16_axis_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[7]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[6]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[5]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[4]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[7]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[6]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[5]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[4]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[3]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[2]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[1]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tkeep[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tdest[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2477.730 ; gain = 918.000 ; free physical = 2800 ; free virtual = 6021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 2899.910 ; gain = 1340.180 ; free physical = 2009 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 2909.926 ; gain = 1350.195 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2007 ; free virtual = 5253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    69|
|3     |LUT4 |     6|
|4     |LUT5 |     1|
|5     |FDRE |   143|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------------+------+
|      |Instance                   |Module                                           |Cells |
+------+---------------------------+-------------------------------------------------+------+
|1     |top                        |                                                 |   220|
|2     |  inst                     |axis_register_slice_v1_1_16_axis_register_slice  |   220|
|3     |    axisc_register_slice_0 |axis_register_slice_v1_1_16_axisc_register_slice |   218|
+------+---------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.941 ; gain = 1360.211 ; free physical = 2008 ; free virtual = 5253
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2919.941 ; gain = 442.211 ; free physical = 2047 ; free virtual = 5293
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:36 . Memory (MB): peak = 2919.949 ; gain = 1360.211 ; free physical = 2047 ; free virtual = 5293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:37 . Memory (MB): peak = 2969.590 ; gain = 1417.863 ; free physical = 2038 ; free virtual = 5283
INFO: [Common 17-1381] The checkpoint '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_2_synth_1/aurora_64b66b_0_reg_slice_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/aurora_64b66b_0_reg_slice_2.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_2_synth_1/aurora_64b66b_0_reg_slice_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aurora_64b66b_0_reg_slice_2_utilization_synth.rpt -pb aurora_64b66b_0_reg_slice_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2993.602 ; gain = 0.000 ; free physical = 2040 ; free virtual = 5285
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 14:13:32 2018...
[Mon Aug 20 14:13:32 2018] aurora_64b66b_0_reg_slice_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:01:21 ; elapsed = 00:02:13 . Memory (MB): peak = 7816.430 ; gain = 0.000 ; free physical = 3877 ; free virtual = 7121
launch_runs aurora_64b66b_0_reg_slice_0_synth_1
[Mon Aug 20 14:13:32 2018] Launched aurora_64b66b_0_reg_slice_0_synth_1...
Run output will be captured here: /home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.runs/aurora_64b66b_0_reg_slice_0_synth_1/runme.log
wait_on_run aurora_64b66b_0_reg_slice_0_synth_1
[Mon Aug 20 14:13:33 2018] Waiting for aurora_64b66b_0_reg_slice_0_synth_1 to finish...
[Mon Aug 20 14:13:38 2018] Waiting for aurora_64b66b_0_reg_slice_0_synth_1 to finish...
[Mon Aug 20 14:13:43 2018] Waiting for aurora_64b66b_0_reg_slice_0_synth_1 to finish...
[Mon Aug 20 14:13:48 2018] Waiting for aurora_64b66b_0_reg_slice_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Mon Aug 20 14:13:58 2018] Waiting for aurora_64b66b_0_reg_slice_0_synth_1 to finish...
[Mon Aug 20 14:13:58 2018] Interrupt received

*** Running vivado
    with args -log aurora_64b66b_0_reg_slice_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aurora_64b66b_0_reg_slice_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source aurora_64b66b_0_reg_slice_0.tcl -notrace
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 7816.430 ; gain = 0.000 ; free physical = 3475 ; free virtual = 6719
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:24:15 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:24:15 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:24:15 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:24:15 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19097)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:31:00 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:31:00 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:31:00 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:31:00 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19368)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:36:38 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:36:38 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:36:38 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:36:38 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19699)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:38:50 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Skipping module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:38:50 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:38:50 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:38:51 on Aug 20,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19871)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:02:30 on Aug 20,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gthe4_channel_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_gthe4.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt_gtwizard_top.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_0/sim/aurora_64b66b_0_gt.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/ip_1/sim/aurora_64b66b_0_fifo_gen_master.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_ultrascale_rx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_gthe4_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_ultrascale_tx_userclk.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/gtwizard_ultrascale_v1_7_gthe4_common.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/shiftreg_array.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_channel
-- Skipping module aurora_64b66b_0_gt_gthe4_channel_wrapper
-- Skipping module aurora_64b66b_0_gt_gtwizard_gthe4
-- Skipping module aurora_64b66b_0_gt_gtwizard_top
-- Skipping module aurora_64b66b_0_gt
-- Skipping module aurora_64b66b_0_fifo_gen_master
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v(63): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_ultrascale_rx_userclk
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v(102), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(81): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_WRAPPER
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_gt_gthe4_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_ultrascale_tx_userclk
-- Skipping module gtwizard_ultrascale_v1_7_3_gthe4_common
-- Skipping module shiftreg
-- Compiling module shiftreg_array
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 16:02:31 on Aug 20,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 3
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 16:02:31 on Aug 20,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:02:31 on Aug 20,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest2/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=20778)
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
