Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 23:46:47 2024
| Host         : DESKTOP-0813D9N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ledmaster_timing_summary_routed.rpt -pb ledmaster_timing_summary_routed.pb -rpx ledmaster_timing_summary_routed.rpx -warn_on_violation
| Design       : ledmaster
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          
SYNTH-9    Warning           Small multiplier             3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: o/clock_out1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.889ns  (logic 6.430ns (38.073%)  route 10.459ns (61.927%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT1=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.855     1.311    rbw/out[1]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  rbw/PA_OBUF[3]_inst_i_88/O
                         net (fo=1, routed)           0.000     1.435    rbw/PA_OBUF[3]_inst_i_88_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.985 r  rbw/PA_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.985    rbw/PA_OBUF[3]_inst_i_36_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.099 r  rbw/PA_OBUF[3]_inst_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.099    rbw/PA_OBUF[3]_inst_i_203_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.433 r  rbw/PA_OBUF[3]_inst_i_204/O[1]
                         net (fo=144, routed)         3.937     6.370    rbw/PA_OBUF[3]_inst_i_204_n_6
    SLICE_X10Y82         LUT6 (Prop_lut6_I5_O)        0.303     6.673 f  rbw/PA_OBUF[3]_inst_i_102/O
                         net (fo=2, routed)           1.052     7.725    rbw/PA_OBUF[3]_inst_i_102_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.849 f  rbw/PA_OBUF[3]_inst_i_41/O
                         net (fo=2, routed)           0.643     8.492    rbw/PA_OBUF[3]_inst_i_41_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  rbw/PA_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000     8.616    rbw/PA_OBUF[3]_inst_i_71_n_0
    SLICE_X9Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.833 r  rbw/PA_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.833    rbw/PA_OBUF[3]_inst_i_28_n_0
    SLICE_X9Y81          MUXF8 (Prop_muxf8_I1_O)      0.094     8.927 r  rbw/PA_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.960     9.887    rbw/PA_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.316    10.203 r  rbw/PA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.638    10.841    rbw/PA_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  rbw/PA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.374    13.339    PA_OBUF[0]
    B13                  OBUF (Prop_obuf_I_O)         3.550    16.889 r  PA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.889    PA[3]
    B13                                                               r  PA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.604ns  (logic 6.428ns (38.713%)  route 10.176ns (61.287%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT1=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.855     1.311    rbw/out[1]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.435 r  rbw/PA_OBUF[3]_inst_i_88/O
                         net (fo=1, routed)           0.000     1.435    rbw/PA_OBUF[3]_inst_i_88_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.985 r  rbw/PA_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.985    rbw/PA_OBUF[3]_inst_i_36_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.099 r  rbw/PA_OBUF[3]_inst_i_203/CO[3]
                         net (fo=1, routed)           0.000     2.099    rbw/PA_OBUF[3]_inst_i_203_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.433 r  rbw/PA_OBUF[3]_inst_i_204/O[1]
                         net (fo=144, routed)         3.937     6.370    rbw/PA_OBUF[3]_inst_i_204_n_6
    SLICE_X10Y82         LUT6 (Prop_lut6_I5_O)        0.303     6.673 f  rbw/PA_OBUF[3]_inst_i_102/O
                         net (fo=2, routed)           1.052     7.725    rbw/PA_OBUF[3]_inst_i_102_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124     7.849 f  rbw/PA_OBUF[3]_inst_i_41/O
                         net (fo=2, routed)           0.643     8.492    rbw/PA_OBUF[3]_inst_i_41_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  rbw/PA_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000     8.616    rbw/PA_OBUF[3]_inst_i_71_n_0
    SLICE_X9Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.833 r  rbw/PA_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.833    rbw/PA_OBUF[3]_inst_i_28_n_0
    SLICE_X9Y81          MUXF8 (Prop_muxf8_I1_O)      0.094     8.927 r  rbw/PA_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.960     9.887    rbw/PA_OBUF[3]_inst_i_15_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.316    10.203 r  rbw/PA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.638    10.841    rbw/PA_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  rbw/PA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.091    13.056    PA_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.548    16.604 r  PA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.604    PA[0]
    A14                                                               r  PA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 4.453ns (53.284%)  route 3.904ns (46.716%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[4]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  index_reg[4]/Q
                         net (fo=6, routed)           0.985     1.463    index_reg[4]
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.301     1.764 r  PA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.434    PA_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.124     2.558 r  PA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.249     4.807    PA_OBUF[1]
    B14                  OBUF (Prop_obuf_I_O)         3.550     8.357 r  PA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.357    PA[1]
    B14                                                               r  PA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 1.269ns (20.311%)  route 4.979ns (79.689%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.958     6.248    clear
    SLICE_X3Y83          FDRE                                         r  ledNum_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 1.269ns (20.311%)  route 4.979ns (79.689%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.958     6.248    clear
    SLICE_X3Y83          FDRE                                         r  ledNum_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 1.269ns (20.311%)  route 4.979ns (79.689%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.958     6.248    clear
    SLICE_X3Y83          FDRE                                         r  ledNum_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 1.269ns (20.311%)  route 4.979ns (79.689%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.958     6.248    clear
    SLICE_X3Y83          FDRE                                         r  ledNum_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 1.269ns (20.325%)  route 4.974ns (79.675%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.954     6.243    clear
    SLICE_X3Y87          FDRE                                         r  ledNum_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 1.269ns (20.325%)  route 4.974ns (79.675%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.954     6.243    clear
    SLICE_X3Y87          FDRE                                         r  ledNum_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 1.269ns (20.325%)  route 4.974ns (79.675%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  index_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    index_reg[1]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.295     1.604 r  index[6]_i_3/O
                         net (fo=2, routed)           0.800     2.404    index[6]_i_3_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I4_O)        0.124     2.528 r  index[6]_i_1/O
                         net (fo=45, routed)          1.562     4.090    sel
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.214 r  ledNum[0]_i_16/O
                         net (fo=1, routed)           0.669     4.883    ledNum[0]_i_16_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.007 r  ledNum[0]_i_7/O
                         net (fo=1, routed)           0.159     5.166    ledNum[0]_i_7_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     5.290 r  ledNum[0]_i_1/O
                         net (fo=32, routed)          0.954     6.243    clear
    SLICE_X3Y87          FDRE                                         r  ledNum_reg[30]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z/clock_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.401%)  route 0.132ns (41.599%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  z/counter_reg[6]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  z/counter_reg[6]/Q
                         net (fo=3, routed)           0.132     0.273    z/counter_reg[6]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     0.318 r  z/clock_out1_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    z/clock_out1_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  z/clock_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o/clock_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.706%)  route 0.119ns (36.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE                         0.000     0.000 r  o/counter_reg[5]/C
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  o/counter_reg[5]/Q
                         net (fo=3, routed)           0.119     0.283    o/counter_reg[5]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.328 r  o/clock_out1_i_1/O
                         net (fo=1, routed)           0.000     0.328    o/clock_out1_i_1_n_0
    SLICE_X15Y69         FDRE                                         r  o/clock_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  ledNum_reg[16]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[16]/Q
                         net (fo=3, routed)           0.117     0.258    ledNum_reg__0[16]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  ledNum_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    ledNum_reg[16]_i_1_n_7
    SLICE_X3Y84          FDRE                                         r  ledNum_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  z/counter_reg[4]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  z/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     0.258    z/counter_reg[4]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  z/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.373    z/counter_reg[4]_i_1__0_n_7
    SLICE_X1Y85          FDRE                                         r  z/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  z/counter_reg[6]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  z/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    z/counter_reg[6]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  z/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.374    z/counter_reg[4]_i_1__0_n_5
    SLICE_X1Y85          FDRE                                         r  z/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  index_reg[2]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  index_reg[2]/Q
                         net (fo=14, routed)          0.193     0.334    index_reg[2]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.042     0.376 r  index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    p_0_in__0[2]
    SLICE_X5Y80          FDRE                                         r  index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  z/counter_reg[3]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  z/counter_reg[3]/Q
                         net (fo=3, routed)           0.128     0.269    z/counter_reg[3]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.377 r  z/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.377    z/counter_reg[0]_i_2__0_n_4
    SLICE_X1Y84          FDRE                                         r  z/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.249ns (65.882%)  route 0.129ns (34.118%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  ledNum_reg[11]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[11]/Q
                         net (fo=3, routed)           0.129     0.270    ledNum_reg__0[11]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.378 r  ledNum_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.378    ledNum_reg[8]_i_1_n_4
    SLICE_X3Y82          FDRE                                         r  ledNum_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.249ns (65.873%)  route 0.129ns (34.127%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  ledNum_reg[19]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[19]/Q
                         net (fo=3, routed)           0.129     0.270    ledNum_reg__0[19]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.378 r  ledNum_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.378    ledNum_reg[16]_i_1_n_4
    SLICE_X3Y84          FDRE                                         r  ledNum_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.249ns (65.873%)  route 0.129ns (34.127%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  ledNum_reg[31]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[31]/Q
                         net (fo=3, routed)           0.129     0.270    ledNum_reg__0[31]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.378 r  ledNum_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.378    ledNum_reg[28]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  ledNum_reg[31]/D
  -------------------------------------------------------------------    -------------------





