{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418324266694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418324266698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 16:57:46 2014 " "Processing started: Thu Dec 11 16:57:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418324266698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418324266698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418324266699 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418324267886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268653 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sll_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_x-structural " "Found design unit 1: sll_x-structural" {  } { { "sll_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/sll_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268659 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_x " "Found entity 1: sll_x" {  } { { "sll_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/sll_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268666 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file subtractor_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_x-structural " "Found design unit 1: subtractor_x-structural" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/subtractor_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268671 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_x " "Found entity 1: subtractor_x" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/subtractor_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-behavioral " "Found design unit 1: state_register-behavioral" {  } { { "state_register.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/state_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268686 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/state_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file slt_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_x-structural " "Found design unit 1: slt_x-structural" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/slt_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268701 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_x " "Found entity 1: slt_x" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/slt_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behavioral " "Found design unit 1: register_bank-behavioral" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268706 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavioral " "Found design unit 1: program_counter-behavioral" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268726 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavioral " "Found design unit 1: processor-behavioral" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268732 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_x-structural " "Found design unit 1: or_x-structural" {  } { { "or_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/or_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268737 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_x " "Found entity 1: or_x" {  } { { "or_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/or_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-structural " "Found design unit 1: multiplexer-structural" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268740 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructions_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_memory-behavioral " "Found design unit 1: instructions_memory-behavioral" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/instructions_memory.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268744 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/instructions_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_x-structural " "Found design unit 1: full_adder_x-structural" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/full_adder_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268748 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_x " "Found entity 1: full_adder_x" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/full_adder_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/data_memory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268762 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/data_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_x-structural " "Found design unit 1: and_x-structural" {  } { { "and_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/and_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268766 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_x " "Found entity 1: and_x" {  } { { "and_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/and_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_x-structural " "Found design unit 1: alu_x-structural" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268779 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_x " "Found entity 1: alu_x" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268783 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1-behavior " "Found design unit 1: de1-behavior" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268787 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1 " "Found entity 1: de1" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268791 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/control_unit.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268795 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/control_unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_video-behavior " "Found design unit 1: address_video-behavior" {  } { { "address_video.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/address_video.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268809 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_video " "Found entity 1: address_video" {  } { { "address_video.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/address_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-ONLY " "Found design unit 1: dec7seg-ONLY" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/dec7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268815 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/dec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file srl_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_x-structural " "Found design unit 1: srl_x-structural" {  } { { "srl_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/srl_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268819 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_x " "Found entity 1: srl_x" {  } { { "srl_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/srl_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324268819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324268819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1 " "Elaborating entity \"DE1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418324268924 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res DE1.vhd(102) " "VHDL Signal Declaration warning at DE1.vhd(102): used implicit default value for signal \"res\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418324268926 "|DE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:d3 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:d3\"" {  } { { "DE1.vhd" "d3" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324268929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:pll\"" {  } { { "DE1.vhd" "pll" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324268941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "altpll_component" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 960 " "Parameter \"clk0_divide_by\" = \"960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269027 ""}  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418324269027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu " "Elaborating entity \"processor\" for hierarchy \"processor:cpu\"" {  } { { "DE1.vhd" "cpu" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269034 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[0\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[0\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[1\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[1\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[2\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[2\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[3\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[3\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[4\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[4\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[5\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[5\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[6\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[6\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[7\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[7\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[8\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[8\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[9\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[9\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269038 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[10\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[10\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[11\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[11\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[12\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[12\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[13\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[13\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[14\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[14\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[15\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[15\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[16\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[16\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[17\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[17\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269039 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[18\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[18\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[19\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[19\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[20\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[20\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[21\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[21\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[22\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[22\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[23\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[23\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[24\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[24\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[25\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[25\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269040 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[26\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[26\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269041 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[27\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[27\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269041 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[28\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[28\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269041 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[29\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[29\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269041 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[30\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[30\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269041 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[31\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[31\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324269041 "|DE1|processor:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter processor:cpu\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"processor:cpu\|program_counter:pc\"" {  } { { "processor.vhdl" "pc" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_memory processor:cpu\|instructions_memory:memory_of_instructions " "Elaborating entity \"instructions_memory\" for hierarchy \"processor:cpu\|instructions_memory:memory_of_instructions\"" {  } { { "processor.vhdl" "memory_of_instructions" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:cpu\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"processor:cpu\|control_unit:state_machine\"" {  } { { "processor.vhdl" "state_machine" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank processor:cpu\|register_bank:bank_of_registers " "Elaborating entity \"register_bank\" for hierarchy \"processor:cpu\|register_bank:bank_of_registers\"" {  } { { "processor.vhdl" "bank_of_registers" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_x processor:cpu\|alu_x:alu " "Elaborating entity \"alu_x\" for hierarchy \"processor:cpu\|alu_x:alu\"" {  } { { "processor.vhdl" "alu" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269132 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x7 alu_x.vhdl(65) " "VHDL Signal Declaration warning at alu_x.vhdl(65): used implicit default value for signal \"x7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418324269135 "|DE1|processor:cpu|alu_x:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_x processor:cpu\|alu_x:alu\|and_x:and_x_1 " "Elaborating entity \"and_x\" for hierarchy \"processor:cpu\|alu_x:alu\|and_x:and_x_1\"" {  } { { "alu_x.vhdl" "and_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_x processor:cpu\|alu_x:alu\|or_x:or_x_1 " "Elaborating entity \"or_x\" for hierarchy \"processor:cpu\|alu_x:alu\|or_x:or_x_1\"" {  } { { "alu_x.vhdl" "or_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_x processor:cpu\|alu_x:alu\|full_adder_x:adder " "Elaborating entity \"full_adder_x\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\"" {  } { { "alu_x.vhdl" "adder" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1\"" {  } { { "full_adder_x.vhdl" "\\stages:31:adder1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/full_adder_x.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_x processor:cpu\|alu_x:alu\|subtractor_x:subtractor " "Elaborating entity \"subtractor_x\" for hierarchy \"processor:cpu\|alu_x:alu\|subtractor_x:subtractor\"" {  } { { "alu_x.vhdl" "subtractor" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_x processor:cpu\|alu_x:alu\|slt_x:slt " "Elaborating entity \"slt_x\" for hierarchy \"processor:cpu\|alu_x:alu\|slt_x:slt\"" {  } { { "alu_x.vhdl" "slt" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_x processor:cpu\|alu_x:alu\|sll_x:sll_x_1 " "Elaborating entity \"sll_x\" for hierarchy \"processor:cpu\|alu_x:alu\|sll_x:sll_x_1\"" {  } { { "alu_x.vhdl" "sll_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_x processor:cpu\|alu_x:alu\|srl_x:srl_x_1 " "Elaborating entity \"srl_x\" for hierarchy \"processor:cpu\|alu_x:alu\|srl_x:srl_x_1\"" {  } { { "alu_x.vhdl" "srl_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer processor:cpu\|alu_x:alu\|multiplexer:multx " "Elaborating entity \"multiplexer\" for hierarchy \"processor:cpu\|alu_x:alu\|multiplexer:multx\"" {  } { { "alu_x.vhdl" "multx" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269460 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unknown multiplexer.vhdl(22) " "VHDL Signal Declaration warning at multiplexer.vhdl(22): used explicit default value for signal \"unknown\" because signal was never assigned a value" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418324269462 "|DE1|processor:cpu|alu_x:alu|multiplexer:multx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register processor:cpu\|state_register:alu_output_register " "Elaborating entity \"state_register\" for hierarchy \"processor:cpu\|state_register:alu_output_register\"" {  } { { "processor.vhdl" "alu_output_register" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory processor:cpu\|data_memory:memory_of_data " "Elaborating entity \"data_memory\" for hierarchy \"processor:cpu\|data_memory:memory_of_data\"" {  } { { "processor.vhdl" "memory_of_data" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_video address_video:docoder " "Elaborating entity \"address_video\" for hierarchy \"address_video:docoder\"" {  } { { "DE1.vhd" "docoder" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:m " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:m\"" {  } { { "DE1.vhd" "m" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(26) " "Verilog HDL or VHDL warning at mouse.vhd(26): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418324269481 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324269481 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324269481 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(158) " "VHDL Process Statement warning at mouse.vhd(158): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324269481 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(159) " "VHDL Process Statement warning at mouse.vhd(159): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324269481 "|DE1|MOUSE:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:video " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:video\"" {  } { { "DE1.vhd" "video" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324269484 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:cpu\|register_bank:bank_of_registers\|registers " "RAM logic \"processor:cpu\|register_bank:bank_of_registers\|registers\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhdl" "registers" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418324270553 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:cpu\|register_bank:bank_of_registers\|registers " "RAM logic \"processor:cpu\|register_bank:bank_of_registers\|registers\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhdl" "registers" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418324270553 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418324270553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[0\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[0\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[1\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[1\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[2\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[2\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[3\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[3\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[4\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[4\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[5\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[5\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[6\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[6\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[7\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[7\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[8\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[8\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[9\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[9\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[10\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[10\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[11\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[11\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[12\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[12\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[13\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[13\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[14\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[14\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[15\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[15\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[16\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[16\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[17\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[17\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[18\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[18\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[19\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[19\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[20\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[20\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[21\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[21\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[22\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[22\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[23\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[23\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[24\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[24\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[25\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[25\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[26\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[26\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[27\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[27\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[28\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[28\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[29\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[29\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[30\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[30\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[31\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[31\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324271022 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:cpu\|instructions_memory:memory_of_instructions\|instructions_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:cpu\|instructions_memory:memory_of_instructions\|instructions_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Parameter INIT_FILE set to db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:cpu\|data_memory:memory_of_data\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:cpu\|data_memory:memory_of_data\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/multicycle.ram0_data_memory_8cd63da5.hdl.mif " "Parameter INIT_FILE set to db/multicycle.ram0_data_memory_8cd63da5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324272131 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418324272131 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418324272131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0 " "Elaborated megafunction instantiation \"processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0 " "Instantiated megafunction \"processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Parameter \"INIT_FILE\" = \"db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418324272227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i991 " "Found entity 1: altsyncram_i991" {  } { { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_i991.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324272343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324272343 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "255 512 0 1 1 " "255 out of 512 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "257 511 " "Addresses ranging from 257 to 511 are not initialized" {  } { { "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1418324272360 ""}  } { { "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1418324272360 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "257 512 C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Memory depth (257) in the design file differs from memory depth (512) in the Memory Initialization File \"C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1418324272361 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418324272361 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418324272363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324272465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0 " "Instantiated megafunction \"processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/multicycle.ram0_data_memory_8cd63da5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/multicycle.ram0_data_memory_8cd63da5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324272466 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418324272466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d002.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d002.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d002 " "Found entity 1: altsyncram_d002" {  } { { "db/altsyncram_d002.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_d002.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324272557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324272557 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418324273604 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418324273604 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418324280359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418324281139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281139 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324281662 "|de1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418324281662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3698 " "Implemented 3698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418324281664 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418324281664 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418324281664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3554 " "Implemented 3554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418324281664 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418324281664 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418324281664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418324281664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418324281788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 16:58:01 2014 " "Processing ended: Thu Dec 11 16:58:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418324281788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418324281788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418324281788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418324281788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418324283369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418324283374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 16:58:02 2014 " "Processing started: Thu Dec 11 16:58:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418324283374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418324283374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multicycle -c multicycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418324283375 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418324283594 ""}
{ "Info" "0" "" "Project  = multicycle" {  } {  } 0 0 "Project  = multicycle" 0 0 "Fitter" 0 0 1418324283595 ""}
{ "Info" "0" "" "Revision = multicycle" {  } {  } 0 0 "Revision = multicycle" 0 0 "Fitter" 0 0 1418324283595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418324283942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multicycle EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"multicycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418324283997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418324284034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418324284034 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "vga_pll:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vga_pll:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor vga_pll:pll\|altpll:altpll_component\|_clk0 multiplication of 1007 multiplication of 21 " "Can't achieve requested value multiplication of 1007 for clock output vga_pll:pll\|altpll:altpll_component\|_clk0 of parameter multiplication factor -- achieved value of multiplication of 21" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1418324284094 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor vga_pll:pll\|altpll:altpll_component\|_clk0 division of 960 division of 20 " "Can't achieve requested value division of 960 for clock output vga_pll:pll\|altpll:altpll_component\|_clk0 of parameter division factor -- achieved value of division of 20" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1418324284094 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:pll\|altpll:altpll_component\|_clk0 21 20 0 0 " "Implementing clock multiplication of 21, clock division of 20, and phase shift of 0 degrees (0 ps) for vga_pll:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418324284094 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1418324284094 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418324284354 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418324284367 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418324284877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418324284877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418324284877 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418324284877 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 5938 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418324284883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 5939 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418324284883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 5940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418324284883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418324284883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418324284892 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "output_files/SDC1.sdc " "Synopsys Design Constraints File file not found: 'output_files/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418324285578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418324285579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418324285596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418324285634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node CLOCK_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418324285942 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_24[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } } { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_24[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418324285942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node vga_pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418324285942 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418324285942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:cpu\|clk  " "Automatically promoted node processor:cpu\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418324285942 ""}  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418324285942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:m\|clock_mouse_FILTER  " "Automatically promoted node MOUSE:m\|clock_mouse_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418324285943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:m\|clock_mouse_FILTER~1 " "Destination node MOUSE:m\|clock_mouse_FILTER~1" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 4525 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418324285943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:m\|clock_mouse_FILTER~2 " "Destination node MOUSE:m\|clock_mouse_FILTER~2" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 4526 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418324285943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:m\|clock_mouse_FILTER~3 " "Destination node MOUSE:m\|clock_mouse_FILTER~3" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 4527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418324285943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418324285943 ""}  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418324285943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418324286468 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418324286474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418324286475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418324286482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418324286490 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418324286496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418324286497 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418324286503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418324286689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418324286697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418324286697 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418324286820 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1418324286820 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418324286836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418324288400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418324290147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418324290182 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418324300709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418324300709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418324301297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418324305340 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418324305340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418324307962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418324307966 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418324307966 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.62 " "Total time spent on timing analysis during the Fitter is 4.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418324308106 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418324308119 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "62 " "Found 62 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418324308228 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1418324308228 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418324309680 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418324309945 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418324311354 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418324311793 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418324311862 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1418324312013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/output_files/multicycle.fit.smsg " "Generated suppressed messages file C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/output_files/multicycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418324312467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 212 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418324313750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 16:58:33 2014 " "Processing ended: Thu Dec 11 16:58:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418324313750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418324313750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418324313750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418324313750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418324315127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418324315130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 16:58:34 2014 " "Processing started: Thu Dec 11 16:58:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418324315130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418324315130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multicycle -c multicycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418324315130 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418324316622 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418324316683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418324317403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 16:58:37 2014 " "Processing ended: Thu Dec 11 16:58:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418324317403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418324317403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418324317403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418324317403 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418324318055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418324318909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418324318914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 16:58:38 2014 " "Processing started: Thu Dec 11 16:58:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418324318914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418324318914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multicycle -c multicycle " "Command: quartus_sta multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418324318915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418324319074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418324319399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418324319440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418324319440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "output_files/SDC1.sdc " "Synopsys Design Constraints File file not found: 'output_files/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418324319866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418324319866 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name CLOCK_24\[0\] CLOCK_24\[0\] " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name CLOCK_24\[0\] CLOCK_24\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418324319882 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 20 -multiply_by 21 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 20 -multiply_by 21 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418324319882 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418324319882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418324319883 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:m\|clock_mouse_FILTER MOUSE:m\|clock_mouse_FILTER " "create_clock -period 1.000 -name MOUSE:m\|clock_mouse_FILTER MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418324319885 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418324319885 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418324319913 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1418324319950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418324320089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.744 " "Worst-case setup slack is -2.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744       -41.985 MOUSE:m\|clock_mouse_FILTER  " "   -2.744       -41.985 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437        -0.437 CLOCK_24\[0\]  " "   -0.437        -0.437 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.635         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    8.635         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324320109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.697 " "Worst-case hold slack is -2.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.697        -2.697 CLOCK_24\[0\]  " "   -2.697        -2.697 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 MOUSE:m\|clock_mouse_FILTER  " "    0.445         0.000 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.445         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324320156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.182 " "Worst-case recovery slack is -2.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182       -33.172 MOUSE:m\|clock_mouse_FILTER  " "   -2.182       -33.172 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324320175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.762 " "Worst-case removal slack is 1.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.762         0.000 MOUSE:m\|clock_mouse_FILTER  " "    1.762         0.000 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324320196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.611 " "Worst-case minimum pulse width slack is -0.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -19.552 MOUSE:m\|clock_mouse_FILTER  " "   -0.611       -19.552 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.276         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "   17.276         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.722         0.000 CLOCK_24\[0\]  " "   19.722         0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324320220 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418324320722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.744 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.744 (VIOLATED) " "Path #1: Setup slack is -2.744 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " "From Node    : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|SHIFTOUT\[9\] " "To Node      : MOUSE:m\|SHIFTOUT\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_24\[0\] " "Launch Clock : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.498  10541.498           launch edge time " " 10541.498  10541.498           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.361      2.863  R        clock network delay " " 10544.361      2.863  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.638      0.277     uTco  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " " 10544.638      0.277     uTco  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.638      0.000 RR  CELL  m\|mouse_state.WAIT_OUTPUT_READY\|regout " " 10544.638      0.000 RR  CELL  m\|mouse_state.WAIT_OUTPUT_READY\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10545.012      0.374 RR    IC  m\|data_mouse_BUF~0\|datab " " 10545.012      0.374 RR    IC  m\|data_mouse_BUF~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|data_mouse_BUF~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10545.528      0.516 RR  CELL  m\|data_mouse_BUF~0\|combout " " 10545.528      0.516 RR  CELL  m\|data_mouse_BUF~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|data_mouse_BUF~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10545.796      0.268 RR    IC  m\|SHIFTOUT\[9\]\|ena " " 10545.796      0.268 RR    IC  m\|SHIFTOUT\[9\]\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10546.554      0.758 RR  CELL  MOUSE:m\|SHIFTOUT\[9\] " " 10546.554      0.758 RR  CELL  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.500  10541.500           latch edge time " " 10541.500  10541.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.772      2.272  F        clock network delay " " 10543.772      2.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.810      0.038     uTsu  MOUSE:m\|SHIFTOUT\[9\] " " 10543.810      0.038     uTsu  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10546.554 " "Data Arrival Time  : 10546.554" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10543.810 " "Data Required Time : 10543.810" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.744 (VIOLATED) " "Slack              :    -2.744 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320723 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.437 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.437" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\] " "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.437 (VIOLATED) " "Path #1: Setup slack is -0.437 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|output_ready " "From Node    : MOUSE:m\|output_ready" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " "To Node      : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_24\[0\] " "Latch Clock  : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10291.500  10291.500           launch edge time " " 10291.500  10291.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.772      2.272  F        clock network delay " " 10293.772      2.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.049      0.277     uTco  MOUSE:m\|output_ready " " 10294.049      0.277     uTco  MOUSE:m\|output_ready" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.049      0.000 FF  CELL  m\|output_ready\|regout " " 10294.049      0.000 FF  CELL  m\|output_ready\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.566      0.517 FF    IC  m\|Selector3~0\|datad " " 10294.566      0.517 FF    IC  m\|Selector3~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|Selector3~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 62 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.744      0.178 FR  CELL  m\|Selector3~0\|combout " " 10294.744      0.178 FR  CELL  m\|Selector3~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|Selector3~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 62 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.744      0.000 RR    IC  m\|mouse_state.WAIT_OUTPUT_READY\|datain " " 10294.744      0.000 RR    IC  m\|mouse_state.WAIT_OUTPUT_READY\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.840      0.096 RR  CELL  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " " 10294.840      0.096 RR  CELL  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10291.502  10291.502           latch edge time " " 10291.502  10291.502           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.365      2.863  R        clock network delay " " 10294.365      2.863  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10294.403      0.038     uTsu  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " " 10294.403      0.038     uTsu  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10294.840 " "Data Arrival Time  : 10294.840" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10294.403 " "Data Required Time : 10294.403" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.437 (VIOLATED) " "Slack              :    -0.437 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.635 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.635" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320779 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.635  " "Path #1: Setup slack is 8.635 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:cpu\|program_counter:pc\|current_address\[10\] " "To Node      : processor:cpu\|program_counter:pc\|current_address\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.514      2.514  R        clock network delay " "     2.514      2.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.748      0.234     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.748      0.234     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.125      3.377 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.125      3.377 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.926      0.801 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa " "     6.926      0.801 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467      0.541 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout " "     7.467      0.541 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.769      0.302 RR    IC  cpu\|alu_operand2\[0\]~35\|datad " "     7.769      0.302 RR    IC  cpu\|alu_operand2\[0\]~35\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~35 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.947      0.178 RR  CELL  cpu\|alu_operand2\[0\]~35\|combout " "     7.947      0.178 RR  CELL  cpu\|alu_operand2\[0\]~35\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~35 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.303      0.356 RR    IC  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|datac " "     8.303      0.356 RR    IC  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.625      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|combout " "     8.625      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.940      0.315 RR    IC  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|datab " "     8.940      0.315 RR    IC  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:2:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.461      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|combout " "     9.461      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:2:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.767      0.306 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|datad " "     9.767      0.306 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.945      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|combout " "     9.945      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.401      0.456 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|datad " "    10.401      0.456 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.579      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|combout " "    10.579      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.894      0.315 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|datac " "    10.894      0.315 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.172      0.278 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|combout " "    11.172      0.278 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.471      0.299 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|datac " "    11.471      0.299 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.793      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|combout " "    11.793      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.122      0.329 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|dataa " "    12.122      0.329 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.667      0.545 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|combout " "    12.667      0.545 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.967      0.300 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|datad " "    12.967      0.300 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.145      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|combout " "    13.145      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.468      0.323 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|datab " "    13.468      0.323 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.989      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|combout " "    13.989      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.293      0.304 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|datad " "    14.293      0.304 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.471      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|combout " "    14.471      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.367      0.896 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|datac " "    15.367      0.896 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|combout " "    15.689      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.999      0.310 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|datac " "    15.999      0.310 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.321      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|combout " "    16.321      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.629      0.308 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|datab " "    16.629      0.308 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.150      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|combout " "    17.150      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.454      0.304 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|datad " "    17.454      0.304 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.632      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|combout " "    17.632      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.945      0.313 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|datac " "    17.945      0.313 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.267      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|combout " "    18.267      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.577      0.310 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|datac " "    18.577      0.310 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.899      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|combout " "    18.899      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.214      0.315 RR    IC  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|datac " "    19.214      0.315 RR    IC  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:18:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.536      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|combout " "    19.536      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:18:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.864      0.328 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|dataa " "    19.864      0.328 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.408      0.544 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|combout " "    20.408      0.544 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.916      0.508 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|dataa " "    20.916      0.508 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.429      0.513 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|combout " "    21.429      0.513 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.752      0.323 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|datab " "    21.752      0.323 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.273      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|combout " "    22.273      0.521 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.580      0.307 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|datac " "    22.580      0.307 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.902      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|combout " "    22.902      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.211      0.309 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|datad " "    23.211      0.309 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.389      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|combout " "    23.389      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.688      0.299 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|datad " "    23.688      0.299 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.866      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|combout " "    23.866      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.175      0.309 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|datac " "    24.175      0.309 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.497      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|combout " "    24.497      0.322 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.786      0.289 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|datad " "    24.786      0.289 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~1 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.964      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|combout " "    24.964      0.178 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~1 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.268      0.304 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|datac " "    25.268      0.304 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.587      0.319 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|combout " "    25.587      0.319 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.492      0.905 RR    IC  cpu\|alu\|multx\|output\[29\]~135\|datac " "    26.492      0.905 RR    IC  cpu\|alu\|multx\|output\[29\]~135\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~135 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.814      0.322 RF  CELL  cpu\|alu\|multx\|output\[29\]~135\|combout " "    26.814      0.322 RF  CELL  cpu\|alu\|multx\|output\[29\]~135\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~135 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.101      0.287 FF    IC  cpu\|alu\|multx\|output\[29\]~144\|datad " "    27.101      0.287 FF    IC  cpu\|alu\|multx\|output\[29\]~144\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~144 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.279      0.178 FF  CELL  cpu\|alu\|multx\|output\[29\]~144\|combout " "    27.279      0.178 FF  CELL  cpu\|alu\|multx\|output\[29\]~144\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~144 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.820      0.541 FF    IC  cpu\|alu\|multx\|output\[29\]\|datac " "    27.820      0.541 FF    IC  cpu\|alu\|multx\|output\[29\]\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.142      0.322 FF  CELL  cpu\|alu\|multx\|output\[29\]\|combout " "    28.142      0.322 FF  CELL  cpu\|alu\|multx\|output\[29\]\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.443      0.301 FF    IC  cpu\|alu\|Equal0~1\|datac " "    28.443      0.301 FF    IC  cpu\|alu\|Equal0~1\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.765      0.322 FR  CELL  cpu\|alu\|Equal0~1\|combout " "    28.765      0.322 FR  CELL  cpu\|alu\|Equal0~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.665      0.900 RR    IC  cpu\|alu\|Equal0~11\|datac " "    29.665      0.900 RR    IC  cpu\|alu\|Equal0~11\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.987      0.322 RR  CELL  cpu\|alu\|Equal0~11\|combout " "    29.987      0.322 RR  CELL  cpu\|alu\|Equal0~11\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.282      0.295 RR    IC  cpu\|alu\|Equal0~13\|datac " "    30.282      0.295 RR    IC  cpu\|alu\|Equal0~13\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.604      0.322 RR  CELL  cpu\|alu\|Equal0~13\|combout " "    30.604      0.322 RR  CELL  cpu\|alu\|Equal0~13\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.908      0.304 RR    IC  cpu\|pc\|current_address\[25\]~1\|datab " "    30.908      0.304 RR    IC  cpu\|pc\|current_address\[25\]~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~1 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.399      0.491 RR  CELL  cpu\|pc\|current_address\[25\]~1\|combout " "    31.399      0.491 RR  CELL  cpu\|pc\|current_address\[25\]~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~1 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.694      0.295 RR    IC  cpu\|pc\|current_address\[25\]~2\|datad " "    31.694      0.295 RR    IC  cpu\|pc\|current_address\[25\]~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~2 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.872      0.178 RR  CELL  cpu\|pc\|current_address\[25\]~2\|combout " "    31.872      0.178 RR  CELL  cpu\|pc\|current_address\[25\]~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~2 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.757      0.885 RR    IC  cpu\|pc\|current_address\[10\]\|ena " "    32.757      0.885 RR    IC  cpu\|pc\|current_address\[10\]\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[10] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.515      0.758 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[10\] " "    33.515      0.758 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[10] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.681     39.681           latch edge time " "    39.681     39.681           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.112      2.431  R        clock network delay " "    42.112      2.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.150      0.038     uTsu  processor:cpu\|program_counter:pc\|current_address\[10\] " "    42.150      0.038     uTsu  processor:cpu\|program_counter:pc\|current_address\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[10] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    33.515 " "Data Arrival Time  :    33.515" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    42.150 " "Data Required Time :    42.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.635  " "Slack              :     8.635 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -2.697 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -2.697" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\] " "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320798 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -2.697 (VIOLATED) " "Path #1: Hold slack is -2.697 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|clock_mouse_FILTER " "From Node    : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|clock_mouse_FILTER " "To Node      : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : MOUSE:m\|clock_mouse_FILTER " "Launch Clock : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_24\[0\] " "Latch Clock  : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout " "     0.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  m\|clock_mouse_FILTER~3\|datac " "     0.000      0.000 RR    IC  m\|clock_mouse_FILTER~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~3 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.358      0.358 RR  CELL  m\|clock_mouse_FILTER~3\|combout " "     0.358      0.358 RR  CELL  m\|clock_mouse_FILTER~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~3 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.358      0.000 RR    IC  m\|clock_mouse_FILTER\|datain " "     0.358      0.000 RR    IC  m\|clock_mouse_FILTER\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.454      0.096 RR  CELL  MOUSE:m\|clock_mouse_FILTER " "     0.454      0.096 RR  CELL  MOUSE:m\|clock_mouse_FILTER" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.865      2.865  R        clock network delay " "     2.865      2.865  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.151      0.286      uTh  MOUSE:m\|clock_mouse_FILTER " "     3.151      0.286      uTh  MOUSE:m\|clock_mouse_FILTER" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.454 " "Data Arrival Time  :     0.454" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.151 " "Data Required Time :     3.151" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.697 (VIOLATED) " "Slack              :    -2.697 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320799 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.445  " "Path #1: Hold slack is 0.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|send_char " "From Node    : MOUSE:m\|send_char" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|send_char " "To Node      : MOUSE:m\|send_char" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      2.272  F        clock network delay " "     2.772      2.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.277     uTco  MOUSE:m\|send_char " "     3.049      0.277     uTco  MOUSE:m\|send_char" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.000 RR  CELL  m\|send_char\|regout " "     3.049      0.000 RR  CELL  m\|send_char\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.000 RR    IC  m\|send_char~0\|datac " "     3.049      0.000 RR    IC  m\|send_char~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.358 RR  CELL  m\|send_char~0\|combout " "     3.407      0.358 RR  CELL  m\|send_char~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.000 RR    IC  m\|send_char\|datain " "     3.407      0.000 RR    IC  m\|send_char\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.503      0.096 RR  CELL  MOUSE:m\|send_char " "     3.503      0.096 RR  CELL  MOUSE:m\|send_char" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           latch edge time " "     0.500      0.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      2.272  F        clock network delay " "     2.772      2.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.286      uTh  MOUSE:m\|send_char " "     3.058      0.286      uTh  MOUSE:m\|send_char" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.503 " "Data Arrival Time  :     3.503" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.058 " "Data Required Time :     3.058" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.445  " "Slack              :     0.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320802 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.445  " "Path #1: Hold slack is 0.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vga_controller:video\|v_count\[9\] " "From Node    : vga_controller:video\|v_count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vga_controller:video\|v_count\[9\] " "To Node      : vga_controller:video\|v_count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.089      0.089  R        clock network delay " "     0.089      0.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.366      0.277     uTco  vga_controller:video\|v_count\[9\] " "     0.366      0.277     uTco  vga_controller:video\|v_count\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.366      0.000 RR  CELL  video\|v_count\[9\]\|regout " "     0.366      0.000 RR  CELL  video\|v_count\[9\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.366      0.000 RR    IC  video\|Add1~20\|datac " "     0.366      0.000 RR    IC  video\|Add1~20\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|Add1~20 } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 150 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.724      0.358 RR  CELL  video\|Add1~20\|combout " "     0.724      0.358 RR  CELL  video\|Add1~20\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|Add1~20 } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 150 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.724      0.000 RR    IC  video\|v_count\[9\]\|datain " "     0.724      0.000 RR    IC  video\|v_count\[9\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.096 RR  CELL  vga_controller:video\|v_count\[9\] " "     0.820      0.096 RR  CELL  vga_controller:video\|v_count\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.089      0.089  R        clock network delay " "     0.089      0.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.375      0.286      uTh  vga_controller:video\|v_count\[9\] " "     0.375      0.286      uTh  vga_controller:video\|v_count\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.820 " "Data Arrival Time  :     0.820" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.375 " "Data Required Time :     0.375" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.445  " "Slack              :     0.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.182 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -2.182 (VIOLATED) " "Path #1: Recovery slack is -2.182 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|send_data " "From Node    : MOUSE:m\|send_data" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|output_ready " "To Node      : MOUSE:m\|output_ready" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_24\[0\] " "Launch Clock : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.498  10541.498           launch edge time " " 10541.498  10541.498           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.361      2.863  R        clock network delay " " 10544.361      2.863  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.638      0.277     uTco  MOUSE:m\|send_data " " 10544.638      0.277     uTco  MOUSE:m\|send_data" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.638      0.000 RR  CELL  m\|send_data\|regout " " 10544.638      0.000 RR  CELL  m\|send_data\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10545.144      0.506 RR    IC  m\|output_ready\|aclr " " 10545.144      0.506 RR    IC  m\|output_ready\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10545.992      0.848 RF  CELL  MOUSE:m\|output_ready " " 10545.992      0.848 RF  CELL  MOUSE:m\|output_ready" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.500  10541.500           latch edge time " " 10541.500  10541.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.772      2.272  F        clock network delay " " 10543.772      2.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.810      0.038     uTsu  MOUSE:m\|output_ready " " 10543.810      0.038     uTsu  MOUSE:m\|output_ready" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10545.992 " "Data Arrival Time  : 10545.992" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10543.810 " "Data Required Time : 10543.810" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.182 (VIOLATED) " "Slack              :    -2.182 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.762 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.762" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320864 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320864 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.762  " "Path #1: Removal slack is 1.762 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|send_data " "From Node    : MOUSE:m\|send_data" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|SHIFTOUT\[9\] " "To Node      : MOUSE:m\|SHIFTOUT\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_24\[0\] " "Launch Clock : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10416.500  10416.500           launch edge time " " 10416.500  10416.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10419.363      2.863  R        clock network delay " " 10419.363      2.863  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10419.640      0.277     uTco  MOUSE:m\|send_data " " 10419.640      0.277     uTco  MOUSE:m\|send_data" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10419.640      0.000 RR  CELL  m\|send_data\|regout " " 10419.640      0.000 RR  CELL  m\|send_data\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10419.972      0.332 RR    IC  m\|SHIFTOUT\[9\]\|aclr " " 10419.972      0.332 RR    IC  m\|SHIFTOUT\[9\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10420.820      0.848 RF  CELL  MOUSE:m\|SHIFTOUT\[9\] " " 10420.820      0.848 RF  CELL  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10416.500  10416.500           latch edge time " " 10416.500  10416.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10418.772      2.272  F        clock network delay " " 10418.772      2.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10419.058      0.286      uTh  MOUSE:m\|SHIFTOUT\[9\] " " 10419.058      0.286      uTh  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10420.820 " "Data Arrival Time  : 10420.820" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10419.058 " "Data Required Time : 10419.058" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.762  " "Slack              :     1.762 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320865 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -0.611 " "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -0.611" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "Targets: \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320870 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320870 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is -0.611 (VIOLATED) " "Path #1: slack is -0.611 (VIOLATED)" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MOUSE:m\|OUTCNT\[0\] " "Node             : MOUSE:m\|OUTCNT\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Clock            : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           source latency " "     0.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           MOUSE:m\|clock_mouse_FILTER " "     0.500      0.000           MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000 FF  CELL  m\|clock_mouse_FILTER\|regout " "     0.500      0.000 FF  CELL  m\|clock_mouse_FILTER\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.162      0.662 FF    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\] " "     1.162      0.662 FF    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.162      0.000 FF  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk " "     1.162      0.000 FF  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.170      1.008 FF    IC  m\|OUTCNT\[0\]\|clk " "     2.170      1.008 FF    IC  m\|OUTCNT\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.772      0.602 FR  CELL  MOUSE:m\|OUTCNT\[0\] " "     2.772      0.602 FR  CELL  MOUSE:m\|OUTCNT\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      1.000           launch edge time " "     1.000      1.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      0.000           source latency " "     1.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      0.000           MOUSE:m\|clock_mouse_FILTER " "     1.000      0.000           MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout " "     1.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.662      0.662 RR    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\] " "     1.662      0.662 RR    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.662      0.000 RR  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk " "     1.662      0.000 RR  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.670      1.008 RR    IC  m\|OUTCNT\[0\]\|clk " "     2.670      1.008 RR    IC  m\|OUTCNT\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.272      0.602 RF  CELL  MOUSE:m\|OUTCNT\[0\] " "     3.272      0.602 RF  CELL  MOUSE:m\|OUTCNT\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.111 " "Required Width   :     1.111" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     0.500 " "Actual Width     :     0.500" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    -0.611 (VIOLATED) " "Slack            :    -0.611 (VIOLATED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320871 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.276 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.276" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320897 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320897 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320897 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320897 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 17.276  " "Path #1: slack is 17.276 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll\|altpll_component\|pll\|clk\[0\] " "Clock            : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout " "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.514      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "     3.514      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.423     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    -2.423     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.505      0.918 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.505      0.918 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.505      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.505      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.589      0.916 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    -0.589      0.916 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.158      0.747 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "     0.158      0.747 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840     19.840           launch edge time " "    19.840     19.840           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           source latency " "    19.840      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           CLOCK_24\[0\] " "    19.840      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.866      1.026 RR  CELL  CLOCK_24\[0\]\|combout " "    20.866      1.026 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.354      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "    23.354      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.417     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    17.417     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.335      0.918 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    18.335      0.918 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.335      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    18.335      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.251      0.916 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    19.251      0.916 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.998      0.747 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "    19.998      0.747 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.564 " "Required Width   :     2.564" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.840 " "Actual Width     :    19.840" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    17.276 " "Slack            :    17.276" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.722 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.722" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_24\[0\]\}\] " "Targets: \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320903 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320903 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.722  " "Path #1: slack is 19.722 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MOUSE:m\|clock_mouse_FILTER " "Node             : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_24\[0\] " "Clock            : CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout " "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.264      0.238 RR    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\] " "     1.264      0.238 RR    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.264      0.000 RR  CELL  CLOCK_24\[0\]~clkctrl\|outclk " "     1.264      0.000 RR  CELL  CLOCK_24\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.263      0.999 RR    IC  m\|clock_mouse_FILTER\|clk " "     2.263      0.999 RR    IC  m\|clock_mouse_FILTER\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.865      0.602 RR  CELL  MOUSE:m\|clock_mouse_FILTER " "     2.865      0.602 RR  CELL  MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833     20.833           launch edge time " "    20.833     20.833           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           source latency " "    20.833      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           CLOCK_24\[0\] " "    20.833      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.859      1.026 FF  CELL  CLOCK_24\[0\]\|combout " "    21.859      1.026 FF  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.097      0.238 FF    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\] " "    22.097      0.238 FF    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.097      0.000 FF  CELL  CLOCK_24\[0\]~clkctrl\|outclk " "    22.097      0.000 FF  CELL  CLOCK_24\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.096      0.999 FF    IC  m\|clock_mouse_FILTER\|clk " "    23.096      0.999 FF    IC  m\|clock_mouse_FILTER\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.698      0.602 FF  CELL  MOUSE:m\|clock_mouse_FILTER " "    23.698      0.602 FF  CELL  MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.111 " "Required Width   :     1.111" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    20.833 " "Actual Width     :    20.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.722 " "Slack            :    19.722" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324320904 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1418324320907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418324321102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.250 " "Worst-case setup slack is -1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250       -19.275 MOUSE:m\|clock_mouse_FILTER  " "   -1.250       -19.275 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094        -0.094 CLOCK_24\[0\]  " "   -0.094        -0.094 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.675         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "   27.675         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324321121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.725 " "Worst-case hold slack is -1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725        -1.749 CLOCK_24\[0\]  " "   -1.725        -1.749 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 MOUSE:m\|clock_mouse_FILTER  " "    0.215         0.000 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324321172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.102 " "Worst-case recovery slack is -1.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102       -16.902 MOUSE:m\|clock_mouse_FILTER  " "   -1.102       -16.902 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324321191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911         0.000 MOUSE:m\|clock_mouse_FILTER  " "    0.911         0.000 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324321211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 MOUSE:m\|clock_mouse_FILTER  " "   -0.500       -16.000 MOUSE:m\|clock_mouse_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.713         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "   17.713         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.833         0.000 CLOCK_24\[0\]  " "   19.833         0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418324321231 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418324321726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.250 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.250" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.250 (VIOLATED) " "Path #1: Setup slack is -1.250 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " "From Node    : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|SHIFTOUT\[9\] " "To Node      : MOUSE:m\|SHIFTOUT\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_24\[0\] " "Launch Clock : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.498  10541.498           launch edge time " " 10541.498  10541.498           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.296      1.798  R        clock network delay " " 10543.296      1.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.437      0.141     uTco  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " " 10543.437      0.141     uTco  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.437      0.000 RR  CELL  m\|mouse_state.WAIT_OUTPUT_READY\|regout " " 10543.437      0.000 RR  CELL  m\|mouse_state.WAIT_OUTPUT_READY\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.593      0.156 RR    IC  m\|data_mouse_BUF~0\|datab " " 10543.593      0.156 RR    IC  m\|data_mouse_BUF~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|data_mouse_BUF~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.773      0.180 RR  CELL  m\|data_mouse_BUF~0\|combout " " 10543.773      0.180 RR  CELL  m\|data_mouse_BUF~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|data_mouse_BUF~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.877      0.104 RR    IC  m\|SHIFTOUT\[9\]\|ena " " 10543.877      0.104 RR    IC  m\|SHIFTOUT\[9\]\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.250      0.373 RR  CELL  MOUSE:m\|SHIFTOUT\[9\] " " 10544.250      0.373 RR  CELL  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.500  10541.500           latch edge time " " 10541.500  10541.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10542.968      1.468  F        clock network delay " " 10542.968      1.468  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.000      0.032     uTsu  MOUSE:m\|SHIFTOUT\[9\] " " 10543.000      0.032     uTsu  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10544.250 " "Data Arrival Time  : 10544.250" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10543.000 " "Data Required Time : 10543.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.250 (VIOLATED) " "Slack              :    -1.250 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.094 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.094" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\] " "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321730 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321730 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.094 (VIOLATED) " "Path #1: Setup slack is -0.094 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|output_ready " "From Node    : MOUSE:m\|output_ready" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " "To Node      : MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_24\[0\] " "Latch Clock  : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10291.500  10291.500           launch edge time " " 10291.500  10291.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10292.967      1.467  F        clock network delay " " 10292.967      1.467  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.108      0.141     uTco  MOUSE:m\|output_ready " " 10293.108      0.141     uTco  MOUSE:m\|output_ready" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.108      0.000 FF  CELL  m\|output_ready\|regout " " 10293.108      0.000 FF  CELL  m\|output_ready\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.325      0.217 FF    IC  m\|Selector3~0\|datad " " 10293.325      0.217 FF    IC  m\|Selector3~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|Selector3~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 62 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.384      0.059 FR  CELL  m\|Selector3~0\|combout " " 10293.384      0.059 FR  CELL  m\|Selector3~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|Selector3~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 62 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.384      0.000 RR    IC  m\|mouse_state.WAIT_OUTPUT_READY\|datain " " 10293.384      0.000 RR    IC  m\|mouse_state.WAIT_OUTPUT_READY\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.426      0.042 RR  CELL  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " " 10293.426      0.042 RR  CELL  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10291.502  10291.502           latch edge time " " 10291.502  10291.502           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.300      1.798  R        clock network delay " " 10293.300      1.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10293.332      0.032     uTsu  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY " " 10293.332      0.032     uTsu  MOUSE:m\|mouse_state.WAIT_OUTPUT_READY" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|mouse_state.WAIT_OUTPUT_READY } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10293.426 " "Data Arrival Time  : 10293.426" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10293.332 " "Data Required Time : 10293.332" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.094 (VIOLATED) " "Slack              :    -0.094 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.675 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321767 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 27.675  " "Path #1: Setup slack is 27.675 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:cpu\|program_counter:pc\|current_address\[10\] " "To Node      : processor:cpu\|program_counter:pc\|current_address\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.153      1.153  R        clock network delay " "     1.153      1.153  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.275      0.122     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.275      0.122     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.190      1.915 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     3.190      1.915 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.324 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa " "     3.514      0.324 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.701      0.187 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout " "     3.701      0.187 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.810      0.109 RR    IC  cpu\|alu_operand2\[0\]~35\|datad " "     3.810      0.109 RR    IC  cpu\|alu_operand2\[0\]~35\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~35 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.059 RR  CELL  cpu\|alu_operand2\[0\]~35\|combout " "     3.869      0.059 RR  CELL  cpu\|alu_operand2\[0\]~35\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~35 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 123 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.004      0.135 RR    IC  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|datac " "     4.004      0.135 RR    IC  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.111      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|combout " "     4.111      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:1:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.225      0.114 RR    IC  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|datab " "     4.225      0.114 RR    IC  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:2:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.405      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|combout " "     4.405      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:2:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:2:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.516      0.111 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|datad " "     4.516      0.111 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.575      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|combout " "     4.575      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.746      0.171 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|datad " "     4.746      0.171 RR    IC  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.805      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|combout " "     4.805      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:4:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:4:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.920      0.115 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|datac " "     4.920      0.115 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.027      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|combout " "     5.027      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.135      0.108 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|datac " "     5.135      0.108 RR    IC  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.242      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|combout " "     5.242      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:6:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:6:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.119 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|dataa " "     5.361      0.119 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.541      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|combout " "     5.541      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.652      0.111 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|datad " "     5.652      0.111 RR    IC  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.711      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|combout " "     5.711      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:8:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:8:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.832      0.121 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|datab " "     5.832      0.121 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.007      0.175 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|combout " "     6.007      0.175 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.119      0.112 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|datad " "     6.119      0.112 RR    IC  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.178      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|combout " "     6.178      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:10:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.521      0.343 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|datac " "     6.521      0.343 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.628      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|combout " "     6.628      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.742      0.114 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|datac " "     6.742      0.114 RR    IC  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.849      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|combout " "     6.849      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:12:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:12:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.961      0.112 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|datab " "     6.961      0.112 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.136      0.175 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|combout " "     7.136      0.175 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.248      0.112 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|datad " "     7.248      0.112 RR    IC  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.307      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|combout " "     7.307      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:14:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:14:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.420      0.113 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|datac " "     7.420      0.113 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.527      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|combout " "     7.527      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.642      0.115 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|datac " "     7.642      0.115 RR    IC  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.749      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|combout " "     7.749      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:16:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:16:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.863      0.114 RR    IC  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|datac " "     7.863      0.114 RR    IC  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:18:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.970      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|combout " "     7.970      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:18:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:18:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.091      0.121 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|dataa " "     8.091      0.121 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.271      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|combout " "     8.271      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.467      0.196 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|dataa " "     8.467      0.196 RR    IC  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.647      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|combout " "     8.647      0.180 RR  CELL  cpu\|alu\|adder\|\\stages:20:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:20:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.765      0.118 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|datab " "     8.765      0.118 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.940      0.175 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|combout " "     8.940      0.175 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.052      0.112 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|datac " "     9.052      0.112 RR    IC  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.159      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|combout " "     9.159      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:22:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:22:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.272      0.113 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|datad " "     9.272      0.113 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.331      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|combout " "     9.331      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~3 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.441      0.110 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|datad " "     9.441      0.110 RR    IC  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|combout " "     9.500      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:24:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:24:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.610      0.110 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|datac " "     9.610      0.110 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.717      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|combout " "     9.717      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      0.104 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|datad " "     9.821      0.104 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~1 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.880      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|combout " "     9.880      0.059 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~1 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.991      0.111 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|datac " "     9.991      0.111 RR    IC  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.098      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|combout " "    10.098      0.107 RR  CELL  cpu\|alu\|adder\|\\stages:27:adder1\|cout~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|full_adder_x:adder|adder:\stages:27:adder1|cout~2 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.434      0.336 RR    IC  cpu\|alu\|multx\|output\[29\]~135\|datac " "    10.434      0.336 RR    IC  cpu\|alu\|multx\|output\[29\]~135\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~135 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.541      0.107 RF  CELL  cpu\|alu\|multx\|output\[29\]~135\|combout " "    10.541      0.107 RF  CELL  cpu\|alu\|multx\|output\[29\]~135\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~135 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.645      0.104 FF    IC  cpu\|alu\|multx\|output\[29\]~144\|datad " "    10.645      0.104 FF    IC  cpu\|alu\|multx\|output\[29\]~144\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~144 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.704      0.059 FF  CELL  cpu\|alu\|multx\|output\[29\]~144\|combout " "    10.704      0.059 FF  CELL  cpu\|alu\|multx\|output\[29\]~144\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29]~144 } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.901      0.197 FF    IC  cpu\|alu\|multx\|output\[29\]\|datac " "    10.901      0.197 FF    IC  cpu\|alu\|multx\|output\[29\]\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.008      0.107 FF  CELL  cpu\|alu\|multx\|output\[29\]\|combout " "    11.008      0.107 FF  CELL  cpu\|alu\|multx\|output\[29\]\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[29] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.117      0.109 FF    IC  cpu\|alu\|Equal0~1\|datac " "    11.117      0.109 FF    IC  cpu\|alu\|Equal0~1\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.227      0.110 FR  CELL  cpu\|alu\|Equal0~1\|combout " "    11.227      0.110 FR  CELL  cpu\|alu\|Equal0~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.576      0.349 RR    IC  cpu\|alu\|Equal0~11\|datac " "    11.576      0.349 RR    IC  cpu\|alu\|Equal0~11\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.711      0.135 RR  CELL  cpu\|alu\|Equal0~11\|combout " "    11.711      0.135 RR  CELL  cpu\|alu\|Equal0~11\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.817      0.106 RR    IC  cpu\|alu\|Equal0~13\|datac " "    11.817      0.106 RR    IC  cpu\|alu\|Equal0~13\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.952      0.135 RR  CELL  cpu\|alu\|Equal0~13\|combout " "    11.952      0.135 RR  CELL  cpu\|alu\|Equal0~13\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.064      0.112 RR    IC  cpu\|pc\|current_address\[25\]~1\|datab " "    12.064      0.112 RR    IC  cpu\|pc\|current_address\[25\]~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~1 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.242      0.178 RR  CELL  cpu\|pc\|current_address\[25\]~1\|combout " "    12.242      0.178 RR  CELL  cpu\|pc\|current_address\[25\]~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~1 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.349      0.107 RR    IC  cpu\|pc\|current_address\[25\]~2\|datad " "    12.349      0.107 RR    IC  cpu\|pc\|current_address\[25\]~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~2 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.408      0.059 RR  CELL  cpu\|pc\|current_address\[25\]~2\|combout " "    12.408      0.059 RR  CELL  cpu\|pc\|current_address\[25\]~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[25]~2 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.750      0.342 RR    IC  cpu\|pc\|current_address\[10\]\|ena " "    12.750      0.342 RR    IC  cpu\|pc\|current_address\[10\]\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[10] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.123      0.373 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[10\] " "    13.123      0.373 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[10] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.681     39.681           latch edge time " "    39.681     39.681           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.766      1.085  R        clock network delay " "    40.766      1.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.798      0.032     uTsu  processor:cpu\|program_counter:pc\|current_address\[10\] " "    40.798      0.032     uTsu  processor:cpu\|program_counter:pc\|current_address\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[10] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.123 " "Data Arrival Time  :    13.123" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.798 " "Data Required Time :    40.798" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    27.675  " "Slack              :    27.675 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -1.725 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -1.725" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\] " "-to_clock \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -1.725 (VIOLATED) " "Path #1: Hold slack is -1.725 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|clock_mouse_FILTER " "From Node    : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|clock_mouse_FILTER " "To Node      : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : MOUSE:m\|clock_mouse_FILTER " "Launch Clock : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_24\[0\] " "Latch Clock  : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout " "     0.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  m\|clock_mouse_FILTER~3\|datac " "     0.000      0.000 RR    IC  m\|clock_mouse_FILTER~3\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~3 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.184      0.184 RR  CELL  m\|clock_mouse_FILTER~3\|combout " "     0.184      0.184 RR  CELL  m\|clock_mouse_FILTER~3\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER~3 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.184      0.000 RR    IC  m\|clock_mouse_FILTER\|datain " "     0.184      0.000 RR    IC  m\|clock_mouse_FILTER\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.226      0.042 RR  CELL  MOUSE:m\|clock_mouse_FILTER " "     0.226      0.042 RR  CELL  MOUSE:m\|clock_mouse_FILTER" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.799      1.799  R        clock network delay " "     1.799      1.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.951      0.152      uTh  MOUSE:m\|clock_mouse_FILTER " "     1.951      0.152      uTh  MOUSE:m\|clock_mouse_FILTER" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|clock_mouse_FILTER } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.226 " "Data Arrival Time  :     0.226" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.951 " "Data Required Time :     1.951" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.725 (VIOLATED) " "Slack              :    -1.725 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|send_char " "From Node    : MOUSE:m\|send_char" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|send_char " "To Node      : MOUSE:m\|send_char" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Launch Clock : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.967      1.467  F        clock network delay " "     1.967      1.467  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.108      0.141     uTco  MOUSE:m\|send_char " "     2.108      0.141     uTco  MOUSE:m\|send_char" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.108      0.000 RR  CELL  m\|send_char\|regout " "     2.108      0.000 RR  CELL  m\|send_char\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.108      0.000 RR    IC  m\|send_char~0\|datac " "     2.108      0.000 RR    IC  m\|send_char~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.292      0.184 RR  CELL  m\|send_char~0\|combout " "     2.292      0.184 RR  CELL  m\|send_char~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char~0 } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.292      0.000 RR    IC  m\|send_char\|datain " "     2.292      0.000 RR    IC  m\|send_char\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.042 RR  CELL  MOUSE:m\|send_char " "     2.334      0.042 RR  CELL  MOUSE:m\|send_char" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           latch edge time " "     0.500      0.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.967      1.467  F        clock network delay " "     1.967      1.467  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.119      0.152      uTh  MOUSE:m\|send_char " "     2.119      0.152      uTh  MOUSE:m\|send_char" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_char } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.334 " "Data Arrival Time  :     2.334" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.119 " "Data Required Time :     2.119" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vga_controller:video\|v_count\[9\] " "From Node    : vga_controller:video\|v_count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vga_controller:video\|v_count\[9\] " "To Node      : vga_controller:video\|v_count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.277     -0.277  R        clock network delay " "    -0.277     -0.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.141     uTco  vga_controller:video\|v_count\[9\] " "    -0.136      0.141     uTco  vga_controller:video\|v_count\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.000 RR  CELL  video\|v_count\[9\]\|regout " "    -0.136      0.000 RR  CELL  video\|v_count\[9\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.136      0.000 RR    IC  video\|Add1~20\|datac " "    -0.136      0.000 RR    IC  video\|Add1~20\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|Add1~20 } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 150 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.048      0.184 RR  CELL  video\|Add1~20\|combout " "     0.048      0.184 RR  CELL  video\|Add1~20\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|Add1~20 } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 150 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.048      0.000 RR    IC  video\|v_count\[9\]\|datain " "     0.048      0.000 RR    IC  video\|v_count\[9\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.090      0.042 RR  CELL  vga_controller:video\|v_count\[9\] " "     0.090      0.042 RR  CELL  vga_controller:video\|v_count\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.277     -0.277  R        clock network delay " "    -0.277     -0.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.125      0.152      uTh  vga_controller:video\|v_count\[9\] " "    -0.125      0.152      uTh  vga_controller:video\|v_count\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_controller:video|v_count[9] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.090 " "Data Arrival Time  :     0.090" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -0.125 " "Data Required Time :    -0.125" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.102 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.102" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -1.102 (VIOLATED) " "Path #1: Recovery slack is -1.102 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|send_data " "From Node    : MOUSE:m\|send_data" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|output_ready " "To Node      : MOUSE:m\|output_ready" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_24\[0\] " "Launch Clock : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.498  10541.498           launch edge time " " 10541.498  10541.498           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.296      1.798  R        clock network delay " " 10543.296      1.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.437      0.141     uTco  MOUSE:m\|send_data " " 10543.437      0.141     uTco  MOUSE:m\|send_data" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.437      0.000 RR  CELL  m\|send_data\|regout " " 10543.437      0.000 RR  CELL  m\|send_data\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10543.656      0.219 RR    IC  m\|output_ready\|aclr " " 10543.656      0.219 RR    IC  m\|output_ready\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10544.101      0.445 RF  CELL  MOUSE:m\|output_ready " " 10544.101      0.445 RF  CELL  MOUSE:m\|output_ready" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10541.500  10541.500           latch edge time " " 10541.500  10541.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10542.967      1.467  F        clock network delay " " 10542.967      1.467  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10542.999      0.032     uTsu  MOUSE:m\|output_ready " " 10542.999      0.032     uTsu  MOUSE:m\|output_ready" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|output_ready } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10544.101 " "Data Arrival Time  : 10544.101" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10542.999 " "Data Required Time : 10542.999" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.102 (VIOLATED) " "Slack              :    -1.102 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.911 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.911" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "-to_clock \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321827 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.911  " "Path #1: Removal slack is 0.911 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MOUSE:m\|send_data " "From Node    : MOUSE:m\|send_data" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MOUSE:m\|SHIFTOUT\[9\] " "To Node      : MOUSE:m\|SHIFTOUT\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_24\[0\] " "Launch Clock : CLOCK_24\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Latch Clock  : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10416.500  10416.500           launch edge time " " 10416.500  10416.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10418.298      1.798  R        clock network delay " " 10418.298      1.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10418.439      0.141     uTco  MOUSE:m\|send_data " " 10418.439      0.141     uTco  MOUSE:m\|send_data" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10418.439      0.000 RR  CELL  m\|send_data\|regout " " 10418.439      0.000 RR  CELL  m\|send_data\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|send_data } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10418.586      0.147 RR    IC  m\|SHIFTOUT\[9\]\|aclr " " 10418.586      0.147 RR    IC  m\|SHIFTOUT\[9\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10419.031      0.445 RF  CELL  MOUSE:m\|SHIFTOUT\[9\] " " 10419.031      0.445 RF  CELL  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10416.500  10416.500           latch edge time " " 10416.500  10416.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10417.968      1.468  F        clock network delay " " 10417.968      1.468  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " 10418.120      0.152      uTh  MOUSE:m\|SHIFTOUT\[9\] " " 10418.120      0.152      uTh  MOUSE:m\|SHIFTOUT\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:m|SHIFTOUT[9] } "NODE_NAME" } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 10419.031 " "Data Arrival Time  : 10419.031" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 10418.120 " "Data Required Time : 10418.120" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.911  " "Slack              :     0.911 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321828 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -0.500 " "Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -0.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\] " "Targets: \[get_clocks \{MOUSE:m\|clock_mouse_FILTER\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321830 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321830 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321830 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321830 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is -0.500 (VIOLATED) " "Path #1: slack is -0.500 (VIOLATED)" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MOUSE:m\|OUTCNT\[0\] " "Node             : MOUSE:m\|OUTCNT\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : MOUSE:m\|clock_mouse_FILTER (INVERTED) " "Clock            : MOUSE:m\|clock_mouse_FILTER (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.500           launch edge time " "     0.500      0.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           source latency " "     0.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000           MOUSE:m\|clock_mouse_FILTER " "     0.500      0.000           MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.500      0.000 FF  CELL  m\|clock_mouse_FILTER\|regout " "     0.500      0.000 FF  CELL  m\|clock_mouse_FILTER\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.915      0.415 FF    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\] " "     0.915      0.415 FF    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.915      0.000 FF  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk " "     0.915      0.000 FF  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.645      0.730 FF    IC  m\|OUTCNT\[0\]\|clk " "     1.645      0.730 FF    IC  m\|OUTCNT\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.967      0.322 FR  CELL  MOUSE:m\|OUTCNT\[0\] " "     1.967      0.322 FR  CELL  MOUSE:m\|OUTCNT\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      1.000           launch edge time " "     1.000      1.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      0.000           source latency " "     1.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      0.000           MOUSE:m\|clock_mouse_FILTER " "     1.000      0.000           MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout " "     1.000      0.000 RR  CELL  m\|clock_mouse_FILTER\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.415      0.415 RR    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\] " "     1.415      0.415 RR    IC  m\|clock_mouse_FILTER~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.415      0.000 RR  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk " "     1.415      0.000 RR  CELL  m\|clock_mouse_FILTER~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.145      0.730 RR    IC  m\|OUTCNT\[0\]\|clk " "     2.145      0.730 RR    IC  m\|OUTCNT\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.467      0.322 RF  CELL  MOUSE:m\|OUTCNT\[0\] " "     2.467      0.322 RF  CELL  MOUSE:m\|OUTCNT\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     0.500 " "Actual Width     :     0.500" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    -0.500 (VIOLATED) " "Slack            :    -0.500 (VIOLATED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321831 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.713 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.713" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321846 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321846 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321846 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321846 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 17.713  " "Path #1: slack is 17.713 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll\|altpll_component\|pll\|clk\[0\] " "Clock            : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout " "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.238      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "     2.238      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.947     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    -1.947     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.314      0.633 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.314      0.633 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.314      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.314      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.647      0.667 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    -0.647      0.667 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.220      0.427 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "    -0.220      0.427 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840     19.840           launch edge time " "    19.840     19.840           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           source latency " "    19.840      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           CLOCK_24\[0\] " "    19.840      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.411      0.571 RR  CELL  CLOCK_24\[0\]\|combout " "    20.411      0.571 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.078      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "    22.078      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.893     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    17.893     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.526      0.633 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    18.526      0.633 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.526      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    18.526      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.193      0.667 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    19.193      0.667 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.620      0.427 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "    19.620      0.427 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.840 " "Actual Width     :    19.840" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    17.713 " "Slack            :    17.713" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321847 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.833 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.833" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_24\[0\]\}\] " "Targets: \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321849 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321849 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321849 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321849 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.833  " "Path #1: slack is 19.833 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MOUSE:m\|clock_mouse_FILTER " "Node             : MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_24\[0\] " "Clock            : CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout " "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.186 RR    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\] " "     0.757      0.186 RR    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.000 RR  CELL  CLOCK_24\[0\]~clkctrl\|outclk " "     0.757      0.000 RR  CELL  CLOCK_24\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.477      0.720 RR    IC  m\|clock_mouse_FILTER\|clk " "     1.477      0.720 RR    IC  m\|clock_mouse_FILTER\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.799      0.322 RR  CELL  MOUSE:m\|clock_mouse_FILTER " "     1.799      0.322 RR  CELL  MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833     20.833           launch edge time " "    20.833     20.833           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           source latency " "    20.833      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           CLOCK_24\[0\] " "    20.833      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.404      0.571 FF  CELL  CLOCK_24\[0\]\|combout " "    21.404      0.571 FF  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.590      0.186 FF    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\] " "    21.590      0.186 FF    IC  CLOCK_24\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.590      0.000 FF  CELL  CLOCK_24\[0\]~clkctrl\|outclk " "    21.590      0.000 FF  CELL  CLOCK_24\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.310      0.720 FF    IC  m\|clock_mouse_FILTER\|clk " "    22.310      0.720 FF    IC  m\|clock_mouse_FILTER\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.632      0.322 FF  CELL  MOUSE:m\|clock_mouse_FILTER " "    22.632      0.322 FF  CELL  MOUSE:m\|clock_mouse_FILTER" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    20.833 " "Actual Width     :    20.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.833 " "Slack            :    19.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418324321850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418324321956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418324321963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418324322339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 16:58:42 2014 " "Processing ended: Thu Dec 11 16:58:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418324322339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418324322339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418324322339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418324322339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 278 s " "Quartus II Full Compilation was successful. 0 errors, 278 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418324323170 ""}
