module dds_sin (clk, rst_n, dds_en, q);

	input clk, rst_n, dds_en;   //ç³»ç»Ÿæ—¶é’Ÿå¤ä½
	output [7:0] q;     //è¾“å‡ºæ³¢å½¢æ•°æ®
	
	wire [7:0] addr_out;  //8ä½åœ°å?ï¼Œå¯¹åº”åˆ°ROMå†…çš„æ•°æ®
	wire [7:0] q_out;
	/*****ç›¸ä½ç´¯åŠ å™¨æ¨¡å?*****/
	dds_addr_sin dds_addr_inst_sin(
		.clk(clk), 
		.rst_n(rst_n),
		.addr_out(addr_out)
	);
	
	/*****æ³¢å½¢æ•°æ®æ¨¡å—*****/
	dist_mem_gen_sin	rom_inst_sin (
		.a ( addr_out ),
		.clk ( clk ),
		.spo ( q_out )
	);
	
	assign q = q_out & {8{dds_en}};
	


endmodule 