design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/opentools/OpenLane/designs/fft,FFT_TOP,freq150,flow completed,0h4m13s0ms,0h2m58s0ms,-2.0,0.0930572804,-1,51.53,835.64,-1,0,0,0,0,0,0,0,-1,0,-1,-1,197133,34192,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,151699328.0,0.0,59.04,56.29,20.8,31.54,0.0,2834,4978,179,1939,0,0,0,3519,114,0,66,510,302,733,210,9,645,548,22,212,1188,0,1400,83157.2544,0.00528,0.00506,3.17e-05,0.00663,0.00646,3.92e-08,0.0076,0.00762,6.02e-08,6.87,6.0,166.66666666666666,5,AREA 0,5,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,3
