xst -ise "D:/proj/HDL/lab5/lab5/lab5.ise" -intstyle ise -ifn "D:/proj/HDL/lab5/lab5/cpuSingleCycle.xst" -ofn "D:/proj/HDL/lab5/lab5/cpuSingleCycle.syr" 
xst -ise "D:/proj/HDL/lab5/lab5/lab5.ise" -intstyle ise -ifn "D:/proj/HDL/lab5/lab5/cpuSingleCycle.xst" -ofn "D:/proj/HDL/lab5/lab5/cpuSingleCycle.syr" 
netgen -ise "D:/proj/HDL/lab5/lab5/lab5.ise" -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim cpuSingleCycle.ngc cpuSingleCycle_synthesis.v 
ngdbuild -ise "lab5.ise" -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 cpuSingleCycle.ngc cpuSingleCycle.ngd  
map -ise "lab5.ise" -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o cpuSingleCycle_map.ncd cpuSingleCycle.ngd cpuSingleCycle.pcf 
ngdbuild -ise "lab5.ise" -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 cpuSingleCycle.ngc cpuSingleCycle.ngd  
map -ise "lab5.ise" -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o cpuSingleCycle_map.ncd cpuSingleCycle.ngd cpuSingleCycle.pcf 
