

simulate:
	   vcs -V -R -full64 -sverilog +v2k -debug_access +  sequence.sv        
	

clear:
		clear
