Error: Library Compiler executable path is not set. (PT-063)
setting auto_restore_mw_cel_lib_setup true
pt_shell> o
setting top_design to: 
ORCA_TOP
pt_shell> source ../scripts/dmsa.tcl
Launching 14 Distributed Worker(s)
   1] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   2] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   3] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   4] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   5] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   6] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   7] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   8] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   9] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  10] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  11] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  12] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  13] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  14] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  ---------------------------------------------------------------------------
  Distributed farm creation timeout   : 21600 seconds
  Waiting for  14 (of  14) workers    : Tue May 23 21:04:05 2023
  Waiting for   0 (of  14) workers    : Tue May 23 21:04:15 2023
  ---------------------------------------------------------------------------

****************************************
Report : host_usage
Version: O-2018.06
Date   : Tue May 23 21:04:15 2023
****************************************

  Options Name          Host Name    Num Processes           Protocol
  --------------------------------------------------------------------
  my_opts1              mo           14                      auto

  Options Name     #    Host Name    Job ID    Process ID    Status
  --------------------------------------------------------------------
  my_opts1         1    mo           -         17279         ONLINE
                   2    mo           -         17271         ONLINE
                   3    mo           -         17290         ONLINE
                   4    mo           -         17282         ONLINE
                   5    mo           -         17289         ONLINE
                   6    mo           -         17288         ONLINE
                   7    mo           -         17275         ONLINE
                   8    mo           -         17292         ONLINE
                   9    mo           -         17472         ONLINE
                   10   mo           -         17470         ONLINE
                   11   mo           -         17476         ONLINE
                   12   mo           -         17473         ONLINE
                   13   mo           -         17475         ONLINE
                   14   mo           -         17469         ONLINE

  Usage limits (cores)

  Options Name     #                                         Effective
  --------------------------------------------------------------------
  (local process)  -                                         4
  my_opts1         1                                         4
                   2                                         4
                   3                                         4
                   4                                         4
                   5                                         4
                   6                                         4
                   7                                         4
                   8                                         4
                   9                                         4
                   10                                        4
                   11                                        4
                   12                                        4
                   13                                        4
                   14                                        4
  --------------------------------------------------------------------
  Total                                                      56

pt_shell> report_qor
****************************************
Report : qor
Design : multi-scenario design
Version: O-2018.06
Date   : Tue May 23 21:11:58 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'atspeed_cap'
-----------------------------------
End of Master/Slave Task Processing

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            7 (atspeed_cap)
  Critical Path Length:                    4.27 (atspeed_cap)
  Critical Path Slack:                    -3.27 (atspeed_cap)
  Total Negative Slack:                -7630.03
  No. of Violating Paths:                  4027
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9 (atspeed_cap)
  Critical Path Length:                    5.70 (atspeed_cap)
  Critical Path Slack:                    -5.15 (atspeed_cap)
  Total Negative Slack:                  -69.09
  No. of Violating Paths:                    18
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3 (stuck_at_cap)
  Critical Path Length:                    1.33 (stuck_at_cap)
  Critical Path Slack:                    -0.91 (stuck_at_cap)
  Total Negative Slack:                  -49.94
  No. of Violating Paths:                    64
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (stuck_at_cap)
  Critical Path Length:                    1.77 (stuck_at_cap)
  Critical Path Slack:                    -2.37 (stuck_at_cap)
  Total Negative Slack:                 -174.98
  No. of Violating Paths:                   110
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           13 (atspeed_cap)
  Critical Path Length:                    6.71 (atspeed_cap)
  Critical Path Slack:                    -4.13 (atspeed_cap)
  Total Negative Slack:                 -628.44
  No. of Violating Paths:                   285
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           15 (atspeed_cap)
  Critical Path Length:                    5.94 (atspeed_cap)
  Critical Path Slack:                    -6.87 (atspeed_cap)
  Total Negative Slack:               -15174.18
  No. of Violating Paths:                  2857
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (atspeed_cap)
  Critical Path Length:                    0.86 (atspeed_cap)
  Critical Path Slack:                    -1.16 (atspeed_cap)
  Total Negative Slack:                  -71.38
  No. of Violating Paths:                    78
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           14 (atspeed_cap)
  Critical Path Length:                    7.10 (atspeed_cap)
  Critical Path Slack:                    -7.04 (atspeed_cap)
  Total Negative Slack:                 -624.32
  No. of Violating Paths:                   414
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           40 (atspeed_cap)
  Critical Path Length:                    4.85 (atspeed_cap)
  Critical Path Slack:                    -4.73 (atspeed_cap)
  Total Negative Slack:                -3910.59
  No. of Violating Paths:                  1772
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           14 (atspeed_cap)
  Critical Path Length:                    7.60 (atspeed_cap)
  Critical Path Slack:                    -8.04 (atspeed_cap)
  Total Negative Slack:               -24541.83
  No. of Violating Paths:                  5711
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_cap)
  Critical Path Length:                    4.03 (stuck_at_cap)
  Critical Path Slack:                     3.38 (stuck_at_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_cap)
  Critical Path Length:                    4.10 (stuck_at_cap)
  Critical Path Slack:                    -0.03 (stuck_at_cap)
  Total Negative Slack:                   -0.03
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_cap)
  Critical Path Length:                    4.76 (stuck_at_cap)
  Critical Path Slack:                     5.48 (stuck_at_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (stuck_at_cap)
  Critical Path Length:                    2.89 (stuck_at_cap)
  Critical Path Slack:                     0.20 (stuck_at_cap)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (atspeed_cap)
  Critical Path Length:                    0.51 (atspeed_cap)
  Critical Path Slack:                    -0.61 (atspeed_cap)
  Total Negative Slack:                  -18.97
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5 (func_fastslow)
  Critical Path Length:                 3059.00 (func_fastslow)
  Critical Path Slack:                 -5637.04 (func_fastslow)
  Total Negative Slack:             -3405734.50
  No. of Violating Paths:                  2603
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                   93.27 (func_fastslow)
  Critical Path Slack:                   -11.52 (func_fastslow)
  Total Negative Slack:                  -77.73
  No. of Violating Paths:                     9
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0 (stuck_at_shift)
  Critical Path Length:                    4.08 (stuck_at_shift)
  Critical Path Slack:                 -3725.74 (stuck_at_shift)
  Total Negative Slack:                -4904.03
  No. of Violating Paths:                     5
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            6 (atspeed_shift)
  Critical Path Length:                    0.57 (atspeed_shift)
  Critical Path Slack:                     1.17 (atspeed_shift)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                  676.25 (func_fastslow)
  Critical Path Slack:                 -2825.54 (func_fastslow)
  Total Negative Slack:              -335001.88
  No. of Violating Paths:                   606
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (test_best)
  Critical Path Length:                   27.94 (test_best)
  Critical Path Slack:                 -3914.55 (test_best)
  Total Negative Slack:             -4129827.50
  No. of Violating Paths:                  5259
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (atspeed_cap)
  Critical Path Length:                    0.41 (atspeed_cap)
  Critical Path Slack:                    -0.14 (atspeed_cap)
  Total Negative Slack:                   -9.14
  No. of Violating Paths:                    78
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            6 (func_fastslow)
  Critical Path Length:                    3.64 (func_fastslow)
  Critical Path Slack:                  -827.26 (func_fastslow)
  Total Negative Slack:               -40090.90
  No. of Violating Paths:                   321
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                           20 (func_fastslow)
  Critical Path Length:                   76.47 (func_fastslow)
  Critical Path Slack:                 -8619.28 (func_fastslow)
  Total Negative Slack:             -2939710.25
  No. of Violating Paths:                  3199
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                  111.20 (stuck_at_shift)
  Critical Path Slack:                 -8585.07 (stuck_at_shift)
  Total Negative Slack:             -3057560.25
  No. of Violating Paths:                  5160
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    2.65 (stuck_at_shift)
  Critical Path Slack:                    -0.45 (stuck_at_shift)
  Total Negative Slack:                   -2.18
  No. of Violating Paths:                     6
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    2.42 (stuck_at_shift)
  Critical Path Slack:                    -0.45 (stuck_at_shift)
  Total Negative Slack:                   -1.83
  No. of Violating Paths:                     6
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    2.33 (stuck_at_shift)
  Critical Path Slack:                    -0.45 (stuck_at_shift)
  Total Negative Slack:                   -1.83
  No. of Violating Paths:                     6
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (stuck_at_shift)
  Critical Path Length:                    4.07 (stuck_at_shift)
  Critical Path Slack:                    -0.29 (stuck_at_shift)
  Total Negative Slack:                   -0.94
  No. of Violating Paths:                     6
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3 (atspeed_cap)
  Critical Path Length:                    0.38 (atspeed_cap)
  Critical Path Slack:                    -1.12 (atspeed_cap)
  Total Negative Slack:                  -34.67
  No. of Violating Paths:                    32
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63 (stuck_at_shift, atspeed_shift, test_best, test_worst, test_fastslow, test_slowfast, func_min, stuck_at_cap, func_fastslow, func_slowfast, func_max, atspeed_cap)
  Hierarchical Port Count:                 3295 (stuck_at_shift, atspeed_shift, test_best, test_worst, test_fastslow, test_slowfast, func_min, stuck_at_cap, func_fastslow, func_slowfast, func_max, atspeed_cap)
  Leaf Cell Count:                        48424 (stuck_at_shift, atspeed_shift, test_best, test_worst, test_fastslow, test_slowfast, func_min, stuck_at_cap, func_fastslow, func_slowfast, func_max, atspeed_cap)
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect Area:               68088.55 (stuck_at_shift, atspeed_shift, test_best, test_worst, test_fastslow, test_slowfast, func_min, stuck_at_cap, func_fastslow, func_slowfast, func_max, atspeed_cap)
  Total Cell Area:                    390720.50 (stuck_at_shift, atspeed_shift, test_best, test_worst, test_fastslow, test_slowfast, func_min, stuck_at_cap, func_fastslow, func_slowfast, func_max, atspeed_cap)
  Design Area:                        458809.06 (stuck_at_shift, atspeed_shift, test_best, test_worst, test_fastslow, test_slowfast, func_min, stuck_at_cap, func_fastslow, func_slowfast, func_max, atspeed_cap)
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  max_capacitance Count:                     31
  min_capacitance Count:                     16
  clock_gating_setup Count:                  18
  clock_gating_hold Count:                    9
  sequential_clock_pulse_width Count:      9616
  max_capacitance Cost:                  678.66
  min_capacitance Cost:                    1.42
  clock_gating_setup Cost:                69.09
  clock_gating_hold Cost:                 77.73
  sequential_clock_pulse_width Cost:  241355.42
  Total DRC Cost:                     242182.33
  ---------------------------------------------
1
pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Tue May 23 21:12:22 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_cap'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: ate_clk
  Path Type: max
  Scenario: atspeed_cap
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                           19.20      19.20
  clock network delay (ideal)                             0.50      19.70
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)
                                                          0.00      19.70 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/Q (SDFFX2_LVT)
                                                          0.40      20.10 f
  I_RISC_CORE/ZBUF_532_inst_27139/Y (NBUFFX2_HVT)         0.28      20.38 f
  I_RISC_CORE/U300/Y (OR2X1_HVT)                          0.44      20.82 f
  I_RISC_CORE/U301/Y (NOR2X0_HVT)                         0.53      21.35 r
  I_RISC_CORE/U302/Y (AND2X1_HVT)                         0.39      21.75 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                         0.41      22.16 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                         0.54      22.70 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                         0.53      23.24 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                        0.61      23.84 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                         0.83      24.68 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                         0.49      25.17 r
  I_RISC_CORE/U988/Y (NAND4X0_HVT)                        0.51      25.68 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                        0.69      26.37 r
  I_RISC_CORE/U990/Y (NOR2X1_HVT)                         0.43      26.80 f
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                                          0.00      26.80 f
  data arrival time                                                 26.80

  clock ate_clk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock reconvergence pessimism                           0.00      20.00
  clock uncertainty                                      -0.10      19.90
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)            19.90 r
  library setup time                                     -1.13      18.77
  data required time                                                18.77
  ------------------------------------------------------------------------------
  data required time                                                18.77
  data arrival time                                                -26.80
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.04


1
pt_shell> report_timing -all
Error: unknown option '-all' (CMD-010)
pt_shell> report_timing --all
Warning: Nothing implicitly matched '--all' (SEL-003)
Error: Nothing matched for object_list (SEL-005)
****************************************
Report : timing
        collection of 0 path(s)
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Tue May 23 21:12:59 2023
****************************************

0
pt_shell> report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Tue May 23 21:16:13 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_min'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.97 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.23 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.41 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.44 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.46 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.47 f
  data arrival time                                                 76.47

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


1
pt_shell> report_timing -delay_type min nworst 100
Error: extra positional option '100' (CMD-012)
pt_shell> report_timing -delay_type min -nworst 100
****************************************
Report : timing
        -path_type full
        -delay_type min
        -nworst 100
        -slack_lesser_than 0.00
        -max_paths 100
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Tue May 23 21:16:42 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_min'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.97 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.23 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.41 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.44 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.46 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.47 f
  data arrival time                                                 76.47

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.24 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.41 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.44 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.47 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.47 f
  data arrival time                                                 76.47

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.97 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.23 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.41 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.44 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.47 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 r
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.24 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.41 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.44 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.47 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 r
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.04 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.24 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.30 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.47 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 f
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.04 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.24 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.47 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 f
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.04 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.24 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.30 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 r
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.04 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.24 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.30 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 r
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.28


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.24 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.31 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.47 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 f
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.24 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.47 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 f
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.05 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.25 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.31 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.48 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 f
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.97 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.24 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.48 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.48 f
  data arrival time                                                 76.48

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.24 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.24 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.31 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.05 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.25 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.31 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.47 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.50 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.97 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.24 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.25 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.45 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.48 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 f
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.33 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.17      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.74 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.79 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.81 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.92 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.98 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.04 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.19 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.25 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.42 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.48 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.21 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.25 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.48 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 f
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.21 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.25 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.31 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.48 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 f
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.27


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.48 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 f
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.21 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.25 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.31 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.05 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.21 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.25 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.31 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 r
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.05 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.25 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.32 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.49 f
  data arrival time                                                 76.49

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.49 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.51 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.75 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.80 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.82 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.88 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.93 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      75.99 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.05 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.20 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.25 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.32 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.43 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.46 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.49 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.26


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.26 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.49 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.26 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.32 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 r
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.26 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.10 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.50 f
  data arrival time                                                 76.50

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.18      75.52 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.91 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.08 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.10 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/S (FADDX1_LVT)                         0.06      75.86 r
  I_BLENDER_0/ctmTdsLR_3_80711/Y (XOR3X2_LVT)             0.07      75.93 f
  I_BLENDER_0/U2146/Y (AO22X1_LVT)                        0.14      76.06 f
  I_BLENDER_0/U1898/Y (NAND2X0_LVT)                       0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_81719/Y (AND2X1_LVT)             0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_80909/Y (NAND2X0_LVT)            0.04      76.20 f
  I_BLENDER_0/ctmTdsLR_1_80908/Y (OR2X2_LVT)              0.03      76.23 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.25      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4611/Y (OR2X1_LVT)                         0.13      75.99 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.02      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/S (FADDX1_LVT)                         0.06      75.86 r
  I_BLENDER_0/ctmTdsLR_3_80711/Y (XOR3X2_LVT)             0.07      75.93 f
  I_BLENDER_0/U2146/Y (AO22X1_LVT)                        0.14      76.06 f
  I_BLENDER_0/U1898/Y (NAND2X0_LVT)                       0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_81719/Y (AND2X1_LVT)             0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_80909/Y (NAND2X0_LVT)            0.04      76.20 f
  I_BLENDER_0/ctmTdsLR_1_80908/Y (OR2X2_LVT)              0.03      76.23 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.25      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.26 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.10 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.07 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.18      75.52 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.91 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.08 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.47 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/S (FADDX1_LVT)                         0.06      75.86 f
  I_BLENDER_0/ctmTdsLR_3_80711/Y (XOR3X2_LVT)             0.07      75.93 f
  I_BLENDER_0/U2146/Y (AO22X1_LVT)                        0.14      76.07 f
  I_BLENDER_0/U1898/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_81719/Y (AND2X1_LVT)             0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_80909/Y (NAND2X0_LVT)            0.04      76.20 f
  I_BLENDER_0/ctmTdsLR_1_80908/Y (OR2X2_LVT)              0.03      76.23 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.25      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4611/Y (OR2X1_LVT)                         0.13      75.99 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.02      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.16 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.44 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/S (FADDX1_LVT)                         0.06      75.86 f
  I_BLENDER_0/ctmTdsLR_3_80711/Y (XOR3X2_LVT)             0.07      75.93 f
  I_BLENDER_0/U2146/Y (AO22X1_LVT)                        0.14      76.07 f
  I_BLENDER_0/U1898/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_81719/Y (AND2X1_LVT)             0.05      76.16 r
  I_BLENDER_0/ctmTdsLR_2_80909/Y (NAND2X0_LVT)            0.04      76.20 f
  I_BLENDER_0/ctmTdsLR_1_80908/Y (OR2X2_LVT)              0.03      76.23 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.25      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.17      75.52 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.54 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.78 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.96 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.08 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4611/Y (OR2X1_LVT)                         0.13      75.99 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.02      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.10 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.50 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.11 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.17 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.17      75.52 f
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.02      75.54 f
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.24      75.78 r
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 f
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 r
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 r
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.96 r
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.08 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.25


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.34 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.18      75.52 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.91 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.08 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.34 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.30 f
  I_BLENDER_0/ctmTdsLR_4_39188/Y (AOI21X1_LVT)            0.18      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.81 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.94 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.20      75.81 r
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.02 r
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.08 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.13 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.28 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 r
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.02 r
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.13 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.33 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.18      75.52 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.91 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.08 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.50 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4611/Y (OR2X1_LVT)                         0.13      75.99 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.02      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.12 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.00 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.06 r
  I_BLENDER_0/U6775/Y (NAND2X0_LVT)                       0.05      76.11 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.06      76.18 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.28 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.51 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.86 f
  I_BLENDER_0/U4611/Y (OR2X1_LVT)                         0.13      75.99 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.02      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.28 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.51 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.33 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 r
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.29 r
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.31 r
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.03      75.33 r
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.20      75.53 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.82 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.01 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 f
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.12 f
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.17 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.10      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.34 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.51 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.18      75.52 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.91 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.08 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.52 r
  data arrival time                                                 76.52

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.52
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.52 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.81 r
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.02 r
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.07 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.13 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.27 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.52 r
  data arrival time                                                 76.52

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.52
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.10      75.29 r
  I_BLENDER_0/U2502/Y (OR2X2_LVT)                         0.06      75.34 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.18      75.52 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.85 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.91 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.01 f
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.06      76.08 f
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.23 r
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.04      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.34 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.52 r
  data arrival time                                                 76.52

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.52
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/HFSINV_72_5626/Y (INVX1_LVT)                0.09      75.28 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.06      75.34 f
  I_BLENDER_0/ctmTdsLR_1_40700/Y (NAND2X0_LVT)            0.19      75.53 r
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.58 r
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.60 f
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.63 f
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.19      75.83 f
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.88 f
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.02 f
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.08 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.13 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.28 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 f
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.02      76.51 f
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.51 f
  data arrival time                                                 76.51

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.04      74.98 f
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 f
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.06      75.09 r
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.09      75.18 r
  I_BLENDER_0/U171/Y (NAND2X0_LVT)                        0.10      75.28 f
  I_BLENDER_0/U173/Y (AND3X1_LVT)                         0.02      75.30 f
  I_BLENDER_0/U1221/Y (OA21X1_LVT)                        0.02      75.33 f
  I_BLENDER_0/U6613/Y (OR2X1_LVT)                         0.19      75.52 f
  I_BLENDER_0/U913/Y (AO21X1_LVT)                         0.05      75.57 f
  I_BLENDER_0/U5987/Y (NAND3X0_LVT)                       0.02      75.59 r
  I_BLENDER_0/U5976/Y (OA21X2_LVT)                        0.03      75.62 r
  I_BLENDER_0/U919/Y (XOR3X2_LVT)                         0.20      75.81 r
  I_BLENDER_0/U954/CO (FADDX1_LVT)                        0.06      75.87 r
  I_BLENDER_0/U4609/Y (AO22X1_LVT)                        0.14      76.02 r
  I_BLENDER_0/U1415/S (FADDX1_LVT)                        0.06      76.08 r
  I_BLENDER_0/U1975/Y (OR2X2_LVT)                         0.05      76.13 r
  I_BLENDER_0/ctmTdsLR_1_38781/Y (NAND2X4_LVT)            0.05      76.18 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.09      76.28 f
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.06      76.34 f
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 f
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.52 r
  data arrival time                                                 76.52

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.52
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


  Startpoint: I_BLENDER_0/s3_op1_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/s4_op2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  Path Group: SYS_CLK
  Path Type: min
  Scenario: func_fastslow
  Max Clock Paths Derating Factor : 1.05

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                       74.95      74.95
  I_BLENDER_0/s3_op1_reg_10_/CLK (SDFFARX2_LVT)           0.00      74.95 r
  I_BLENDER_0/s3_op1_reg_10_/QN (SDFFARX2_LVT)            0.05      74.99 r
  I_BLENDER_0/U131/Y (AND2X1_LVT)                         0.05      75.04 r
  I_BLENDER_0/U1211/Y (NAND2X1_LVT)                       0.05      75.09 f
  I_BLENDER_0/U168/Y (AND3X1_LVT)                         0.10      75.19 f
  I_BLENDER_0/U2499/Y (AOI21X2_LVT)                       0.12      75.31 r
  I_BLENDER_0/ctmTdsLR_2_39186/Y (AND2X1_LVT)             0.17      75.48 r
  I_BLENDER_0/ctmTdsLR_1_39185/Y (AO21X2_LVT)             0.03      75.51 r
  I_BLENDER_0/U674/Y (NOR2X2_LVT)                         0.25      75.77 f
  I_BLENDER_0/U775/Y (NAND2X0_LVT)                        0.05      75.82 r
  I_BLENDER_0/U777/Y (NAND3X0_LVT)                        0.02      75.84 f
  I_BLENDER_0/U905/CO (FADDX1_LVT)                        0.06      75.90 f
  I_BLENDER_0/U992/CO (FADDX1_LVT)                        0.05      75.95 f
  I_BLENDER_0/U1382/S (FADDX1_LVT)                        0.06      76.00 r
  I_BLENDER_0/U1408/Y (AO22X1_LVT)                        0.07      76.07 r
  I_BLENDER_0/ctmTdsLR_4_40354/Y (INVX1_LVT)              0.15      76.22 f
  I_BLENDER_0/ctmTdsLR_2_81131/Y (XNOR2X2_LVT)            0.05      76.27 r
  I_BLENDER_0/ctmTdsLR_1_81130/Y (OR2X1_LVT)              0.07      76.34 r
  I_BLENDER_0/ctmTdsLR_2_42953/Y (AND2X1_LVT)             0.11      76.45 r
  I_BLENDER_0/ctmTdsLR_1_42952/Y (XOR2X2_LVT)             0.03      76.48 r
  I_BLENDER_0/ctmTdsLR_1_82532/Y (AO21X1_LVT)             0.03      76.51 r
  I_BLENDER_0/s4_op2_reg_18_/D (SDFFX1_LVT)               0.01      76.52 r
  data arrival time                                                 76.52

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                     8696.22    8696.22
  clock reconvergence pessimism                          -0.44    8695.78
  I_BLENDER_0/s4_op2_reg_18_/CLK (SDFFX1_LVT)                     8695.78 r
  library hold time                                      -0.02    8695.76
  data required time                                              8695.76
  ------------------------------------------------------------------------------
  data required time                                              8695.76
  data arrival time                                                -76.52
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                               -8619.24


1
pt_shell> report_timing -group SD_DDR_CLK
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -group SD_DDR_CLK
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Tue May 23 21:18:07 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'atspeed_cap'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'atspeed_cap'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Path Group: SD_DDR_CLK
  Path Type: max
  Scenario: atspeed_cap
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ate_clk (fall edge)                             330.00     330.00
  clock network delay (ideal)                             0.00     330.00
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/CLK (DFFNARX1_RVT)
                                                          0.00     330.00 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/Q (DFFNARX1_RVT)
                                                          0.67     330.67 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)            0.19     330.86 r
  sd_DQ_out[23] (out)                                     0.00     330.86 r
  data arrival time                                                330.86

  clock SD_DDR_CLK (fall edge)                          330.05     330.05
  clock network delay (ideal)                             0.50     330.55
  clock reconvergence pessimism                           0.00     330.55
  clock uncertainty                                      -0.10     330.45
  output external delay                                  -0.75     329.70
  data required time                                               329.70
  ------------------------------------------------------------------------------
  data required time                                               329.70
  data arrival time                                               -330.86
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.16


1
pt_shell> exit
Maximum memory usage for distributed processes:
my_opts1        1   mo                 647.56 MB
                2   mo                 655.96 MB
                3   mo                 667.32 MB
                4   mo                 646.75 MB
                5   mo                 666.48 MB
                6   mo                 660.30 MB
                7   mo                 663.04 MB
                8   mo                 659.18 MB
                9   mo                 764.23 MB
                10  mo                 643.43 MB
                11  mo                 764.25 MB
                12  mo                 675.46 MB
                13  mo                 660.58 MB
                14  mo                 672.72 MB
CPU time usage for distributed processes:
my_opts1        1   mo                 111 seconds
                2   mo                 99 seconds
                3   mo                 127 seconds
                4   mo                 111 seconds
                5   mo                 125 seconds
                6   mo                 111 seconds
                7   mo                 108 seconds
                8   mo                 104 seconds
                9   mo                 2 seconds
                10  mo                 89 seconds
                11  mo                 2 seconds
                12  mo                 93 seconds
                13  mo                 101 seconds
                14  mo                 104 seconds
Elapsed time for distributed processes:
my_opts1        1   mo                 1207 seconds
                2   mo                 1207 seconds
                3   mo                 1207 seconds
                4   mo                 1207 seconds
                5   mo                 1207 seconds
                6   mo                 1207 seconds
                7   mo                 1207 seconds
                8   mo                 1207 seconds
                9   mo                 1207 seconds
                10  mo                 1207 seconds
                11  mo                 1206 seconds
                12  mo                 1207 seconds
                13  mo                 1207 seconds
                14  mo                 1207 seconds
Maximum memory usage for this session: 878.48 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 1236 seconds
Shutting down worker processes ...
 Shutdown Process 1
 Shutdown Process 2
 Shutdown Process 3
 Shutdown Process 4
 Shutdown Process 5
 Shutdown Process 6
 Shutdown Process 7
 Shutdown Process 8
 Shutdown Process 9
 Shutdown Process 10
 Shutdown Process 11
 Shutdown Process 12
 Shutdown Process 13
 Shutdown Process 14
Diagnostics summary: 4 errors, 1 warning, 36 informationals

Thank you for using pt_shell!

