#include <linux/config.h>
#include <linux/mm.h>
#include <linux/miscdevice.h>
#include <linux/ioport.h>
#include <linux/proc_fs.h>
#include <linux/module.h>
#include <asm/dma.h>
#include <asm/uaccess.h>

#define MODULE_VER		"v0.1"

static spinlock_t coreb_lock = SPIN_LOCK_UNLOCKED;
static wait_queue_head_t coreb_dma_wait;

#define COREB_IS_OPEN		0x00000001
#define COREB_IS_RUNNING	0x00000010

#define CMD_COREB_INDEX		1
#define CMD_COREB_START		2
#define CMD_COREB_STOP		3
#define CMD_COREB_RESET		4

static unsigned long coreb_status = 0;
static unsigned long coreb_base = 0xff600000;
static unsigned long coreb_size = 0x4000;

static loff_t coreb_lseek(struct file *file, loff_t offset, int origin);
static ssize_t coreb_read(struct file *file, char *buf, size_t count,
			  loff_t * ppos);
static ssize_t coreb_write(struct file *file, const char *buf, size_t count,
			   loff_t * ppos);
static int coreb_ioctl(struct inode *inode, struct file *file, unsigned int cmd,
		       unsigned long arg);
static int coreb_open(struct inode *inode, struct file *file);
static int coreb_release(struct inode *inode, struct file *file);

static irqreturn_t coreb_dma_interrupt(int irq, void *dev_id,
				       struct pt_regs *regs)
{
	clear_dma_irqstat(CH_MEM_STREAM2_DEST);
	wake_up(&coreb_dma_wait);
	return IRQ_HANDLED;
}

static ssize_t coreb_write(struct file *file, const char *buf, size_t count,
			   loff_t * ppos)
{
	unsigned long p = *ppos;
	ssize_t wrote = 0;

	if (p + count > coreb_size)
		return -EFAULT;

	while (count > 0) {
		int len = count;

		if (len > PAGE_SIZE)
			len = PAGE_SIZE;

		/* Source Channel */
		set_dma_start_addr(CH_MEM_STREAM2_SRC, (unsigned long)buf);
		set_dma_x_count(CH_MEM_STREAM2_SRC, len);
		set_dma_x_modify(CH_MEM_STREAM2_SRC, sizeof(char));
		set_dma_config(CH_MEM_STREAM2_SRC, RESTART);
		/* Destination Channel */
		set_dma_start_addr(CH_MEM_STREAM2_DEST, coreb_base + p);
		set_dma_x_count(CH_MEM_STREAM2_DEST, len);
		set_dma_x_modify(CH_MEM_STREAM2_DEST, sizeof(char));
		set_dma_config(CH_MEM_STREAM2_DEST, WNR | RESTART | DI_EN);

		enable_dma(CH_MEM_STREAM2_SRC);
		enable_dma(CH_MEM_STREAM2_DEST);

		interruptible_sleep_on(&coreb_dma_wait);

		disable_dma(CH_MEM_STREAM2_SRC);
		disable_dma(CH_MEM_STREAM2_DEST);

		count -= len;
		wrote += len;
		buf += len;
		p += len;
	}
	*ppos = p;
	return wrote;
}

static ssize_t coreb_read(struct file *file, char *buf, size_t count,
			  loff_t * ppos)
{
	unsigned long p = *ppos;
	ssize_t read = 0;

	if ((p + count) > coreb_size)
		return -EFAULT;

	while (count > 0) {
		int len = count;
		if (len > PAGE_SIZE)
			len = PAGE_SIZE;

		/* Source Channel */
		set_dma_start_addr(CH_MEM_STREAM2_SRC, coreb_base + p);
		set_dma_x_count(CH_MEM_STREAM2_SRC, len);
		set_dma_x_modify(CH_MEM_STREAM2_SRC, sizeof(char));
		set_dma_config(CH_MEM_STREAM2_SRC, RESTART);
		/* Destination Channel */
		set_dma_start_addr(CH_MEM_STREAM2_DEST, (unsigned long)buf);
		set_dma_x_count(CH_MEM_STREAM2_DEST, len);
		set_dma_x_modify(CH_MEM_STREAM2_DEST, sizeof(char));
		set_dma_config(CH_MEM_STREAM2_DEST, WNR | RESTART | DI_EN);

		enable_dma(CH_MEM_STREAM2_SRC);
		enable_dma(CH_MEM_STREAM2_DEST);

		interruptible_sleep_on(&coreb_dma_wait);

		disable_dma(CH_MEM_STREAM2_SRC);
		disable_dma(CH_MEM_STREAM2_DEST);

		count -= len;
		read += len;
		buf += len;
		p += len;
	}

	return read;
}

static loff_t coreb_lseek(struct file *file, loff_t offset, int origin)
{
	loff_t ret;

	down(&file->f_dentry->d_inode->i_sem);

	switch (origin) {
	case 0 /* SEEK_SET */ :
		if (offset < coreb_size) {
			file->f_pos = offset;
			ret = file->f_pos;
		} else
			ret = -EINVAL;
		break;
	case 1 /* SEEK_CUR */ :
		if ((offset + file->f_pos) < coreb_size) {
			file->f_pos += offset;
			ret = file->f_pos;
		} else
			ret = -EINVAL;
	default:
		ret = -EINVAL;
	}
	up(&file->f_dentry->d_inode->i_sem);
	return ret;
}

static int coreb_open(struct inode *inode, struct file *file)
{
	spin_lock_irq(&coreb_lock);

	if (coreb_status & COREB_IS_OPEN)
		goto out_busy;

	coreb_status |= COREB_IS_OPEN;

	spin_unlock_irq(&coreb_lock);
	return 0;

      out_busy:
	spin_unlock_irq(&coreb_lock);
	return -EBUSY;
}

static int coreb_release(struct inode *inode, struct file *file)
{
	spin_lock_irq(&coreb_lock);
	coreb_status &= ~COREB_IS_OPEN;
	spin_unlock_irq(&coreb_lock);
	return 0;
}

static int coreb_ioctl(struct inode *inode, struct file *file,
		       unsigned int cmd, unsigned long arg)
{
	int retval = 0;
	int coreb_index = 0;

	spin_lock_irq(&coreb_lock);

	switch (cmd) {
	case CMD_COREB_INDEX:
		if (copy_from_user(&coreb_index, (int *)arg, sizeof(int))) {
			retval - -EFAULT;
			break;
		}
		switch (coreb_index) {
		case 0:
			coreb_base = 0xff600000;
			coreb_size = 0x4000;
			break;
		case 1:
			coreb_base = 0xff610000;
			coreb_size = 0x4000;
			break;
		case 2:
			coreb_base = 0xff500000;
			coreb_size = 0x8000;
			break;
		case 3:
			coreb_base = 0xff400000;
			coreb_size = 0x8000;
			break;
		default:
			retval = -EINVAL;
			break;
		}
		down(&file->f_dentry->d_inode->i_sem);
		file->f_pos = 0;
		up(&file->f_dentry->d_inode->i_sem);
		break;
	case CMD_COREB_START:
		if (coreb_status & COREB_IS_RUNNING) {
			retval = -EBUSY;
			break;
		}
		printk(KERN_INFO "Starting Core B\n");
		coreb_status |= COREB_IS_RUNNING;
		*pSICA_SYSCR &= ~0x0020;
		__builtin_bfin_ssync();
		break;
#if defined(CONFIG_BF561_COREB_RESET)
	case CMD_COREB_STOP:
		printk(KERN_INFO "Stopping Core B\n");
		*pSICA_SYSCR |= 0x0020;
		*pSICB_SYSCR |= 0x0080;
		coreb_status &= ~COREB_IS_RUNNING;
		break;
	case CMD_COREB_RESET:
		printk(KERN_INFO "Resetting Core B\n");
		*pSICB_SYSCR |= 0x0080;
		break;
#endif
	}

	spin_unlock_irq(&coreb_lock);

	return retval;
}

static struct file_operations coreb_fops = {
      owner:THIS_MODULE,
      llseek:coreb_lseek,
      read:coreb_read,
      write:coreb_write,
      ioctl:coreb_ioctl,
      open:coreb_open,
      release:coreb_release
};

static struct miscdevice coreb_dev = {
	COREB_MINOR,
	"coreb",
	&coreb_fops
};

static int coreb_read_status(char *page, char **start, off_t off, int count,
			     int *eof, void *data)
{
	int len = 0;

	if (off)
		return 0;

	len += sprintf(page,
		       "Base Address:\t0x%08x\n"
		       "Core B is %s\n"
		       "SICA_SYSCR:\t%04x\n"
		       "SICB_SYSCR:\t%04x\n"
		       "\n"
		       "IRQ Status:\tCore A\t\tCore B\n"
		       "ISR0:\t\t%08lx\t\t%08lx\n"
		       "ISR1:\t\t%08lx\t\t%08lx\n"
		       "IMASK0:\t\t%08lx\t\t%08lx\n"
		       "IMASK1:\t\t%08lx\t\t%08lx\n",
		       coreb_base,
		       coreb_status & COREB_IS_RUNNING ? "running" : "stalled",
		       *pSICA_SYSCR, *pSICB_SYSCR,
		       *pSICA_ISR0, *pSICB_ISR0,
		       *pSICA_ISR1, *pSICB_ISR0,
		       *pSICA_IMASK0, *pSICB_IMASK0,
		       *pSICA_IMASK1, *pSICB_IMASK1);
	return len;
}

static struct proc_dir_entry *coreb_proc_entry = NULL;

int __init bf561_coreb_init(void)
{
	struct proc_dir_entry *proc_entry;
	init_waitqueue_head(&coreb_dma_wait);

	/* Request the core memory regions for Core B */
	if (request_mem_region(0xff600000, 0x4000,
			       "Core B - Instruction SRAM") == NULL)
		goto exit;

	if (request_mem_region(0xFF610000, 0x4000,
			       "Core B - Instruction SRAM") == NULL)
		goto release_instruction_a_sram;

	if (request_mem_region(0xFF500000, 0x8000,
			       "Core B - Data Bank B SRAM") == NULL)
		goto release_instruction_b_sram;

	if (request_mem_region(0xff400000, 0x8000,
			       "Core B - Data Bank A SRAM") == NULL)
		goto release_data_b_sram;

	if (request_dma(CH_MEM_STREAM2_DEST, "Core B - DMA Destination") < 0)
		goto release_data_a_sram;

	if (request_dma(CH_MEM_STREAM2_SRC, "Core B - DMA Source") < 0)
		goto release_dma_dest;

	set_dma_callback(CH_MEM_STREAM2_DEST, coreb_dma_interrupt, NULL);

	misc_register(&coreb_dev);

	printk(KERN_INFO "Core B: Initializing /proc\n");
	coreb_proc_entry = create_proc_entry("coreb", 0, NULL);
	if (coreb_proc_entry) {
		coreb_proc_entry->owner = THIS_MODULE;
		coreb_proc_entry->read_proc = coreb_read_status;
	} else {
		printk(KERN_ERR "Core B: Unable to register /proc/coreb\n");
		goto release_dma_src;
	}
	printk(KERN_INFO "BF561 Core B driver %s initialized.\n", MODULE_VER);
	return 0;

      release_dma_src:
	free_dma(CH_MEM_STREAM2_SRC);
      release_dma_dest:
	free_dma(CH_MEM_STREAM2_DEST);
      release_data_a_sram:
	release_mem_region(0xff400000, 0x8000);
      release_data_b_sram:
	release_mem_region(0xff500000, 0x8000);
      release_instruction_b_sram:
	release_mem_region(0xff610000, 0x4000);
      release_instruction_a_sram:
	release_mem_region(0xff600000, 0x4000);
      exit:
	return -ENOMEM;
}

void __exit bf561_coreb_exit(void)
{
	remove_proc_entry("coreb/status", coreb_proc_entry);
	remove_proc_entry("coreb", NULL);

	misc_deregister(&coreb_dev);

	release_mem_region(0xff610000, 0x4000);
	release_mem_region(0xff600000, 0x4000);
	release_mem_region(0xff500000, 0x8000);
	release_mem_region(0xff400000, 0x8000);

	free_dma(CH_MEM_STREAM2_DEST);
	free_dma(CH_MEM_STREAM2_SRC);
}

module_init(bf561_coreb_init);
module_exit(bf561_coreb_exit);

MODULE_AUTHOR("Bas Vermeulen <bvermeul@blackstar.xs4all.nl>");
MODULE_DESCRIPTION("BF561 Core B Support");
