{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700506774290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700506774290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 12:59:34 2023 " "Processing started: Mon Nov 20 12:59:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700506774290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506774290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506774290 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1700506774754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Test_TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Test_TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_TopModule " "Found entity 1: Test_TopModule" {  } { { "src/Test_TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Test_TopModule.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Comparators/Equal_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Comparators/Equal_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_N " "Found entity 1: Equal_N" {  } { { "src/Comparators/Equal_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Comparators/Equal_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Comparators/Equal_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_with_enabler_N " "Found entity 1: Equal_with_enabler_N" {  } { { "src/Comparators/Equal_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Complements/A1_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Complements/A1_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A1_N " "Found entity 1: A1_N" {  } { { "src/Complements/A1_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Complements/A1_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "src/Decoders/Decoder_3x8.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_3x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_N " "Found entity 1: Decoder_N" {  } { { "src/Decoders/Decoder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_with_enabler_3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_with_enabler_3x8 " "Found entity 1: Decoder_with_enabler_3x8" {  } { { "src/Decoders/Decoder_with_enabler_3x8.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_3x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_with_enabler_N " "Found entity 1: Decoder_with_enabler_N" {  } { { "src/Decoders/Decoder_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Encoder_15x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_15x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder_15x4 " "Found entity 1: Encoder_15x4" {  } { { "src/Decoders/Encoder_15x4.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Encoder_5x3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_5x3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder_5x3 " "Found entity 1: Encoder_5x3" {  } { { "src/Decoders/Encoder_5x3.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Test_Decoder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Decoder_N " "Found entity 1: Test_Decoder_N" {  } { { "src/Decoders/Test_Decoder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Test_Decoder_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Decoder_with_enabler_N " "Found entity 1: Test_Decoder_with_enabler_N" {  } { { "src/Decoders/Test_Decoder_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Display/pixelPrinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Display/pixelPrinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixelPrinter " "Found entity 1: pixelPrinter" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Display/vgaHdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Display/vgaHdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaHdmi " "Found entity 1: vgaHdmi" {  } { { "src/Display/vgaHdmi.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Enablers/Enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Enablers/Enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Enabler_N " "Found entity 1: Enabler_N" {  } { { "src/Enablers/Enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Enablers/Enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_Tri_Latch_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_Tri_Latch_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_Tri_Latch_vP " "Found entity 1: DFF_Tri_Latch_vP" {  } { { "src/Flip Flops/DFF_Tri_Latch_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_Tri_Latch_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_vN " "Found entity 1: DFF_vN" {  } { { "src/Flip Flops/DFF_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_vP " "Found entity 1: DFF_vP" {  } { { "src/Flip Flops/DFF_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/Test_DFF_Tri_Latch_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_DFF_Tri_Latch_vP " "Found entity 1: Test_DFF_Tri_Latch_vP" {  } { { "src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Handlers/Exception.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Handlers/Exception.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Exception " "Found entity 1: Exception" {  } { { "src/Handlers/Exception.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Handlers/Exception.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/i2c/I2C_Controller.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_HDMI_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_HDMI_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "src/i2c/I2C_HDMI_Config.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "src/i2c/I2C_WRITE_WDATA.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Absolute_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Absolute_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Absolute_N " "Found entity 1: Absolute_N" {  } { { "src/Integer Arithmetic/Absolute_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Absolute_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_N " "Found entity 1: Adder_N" {  } { { "src/Integer Arithmetic/Adder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_Subtractor_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_Subtractor_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor_N " "Found entity 1: Adder_Subtractor_N" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_with_carries_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carries_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_with_carries_N " "Found entity 1: Adder_with_carries_N" {  } { { "src/Integer Arithmetic/Adder_with_carries_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carries_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_with_carry_in_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carry_in_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_with_carry_in_N " "Found entity 1: Adder_with_carry_in_N" {  } { { "src/Integer Arithmetic/Adder_with_carry_in_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carry_in_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/SLT_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_N " "Found entity 1: SLT_N" {  } { { "src/Integer Arithmetic/SLT_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/SLT_U_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_U_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_U_N " "Found entity 1: SLT_U_N" {  } { { "src/Integer Arithmetic/SLT_U_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_U_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Test_Adder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Test_Adder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Adder_N " "Found entity 1: Test_Adder_N" {  } { { "src/Integer Arithmetic/Test_Adder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Test_Adder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _4_Bit_Rotator_Left " "Found entity 1: _4_Bit_Rotator_Left" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Offset " "Found entity 1: Address_Offset" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Byte_Rotator_Left " "Found entity 1: Byte_Rotator_Left" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Byte_Rotator_Right " "Found entity 1: Byte_Rotator_Right" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRL bRL RAM_1p_32w_18a_8b.sv(58) " "Verilog HDL Declaration information at RAM_1p_32w_18a_8b.sv(58): object \"BRL\" differs only in case from object \"bRL\" in the same scope" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700506782309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1p_32w_18a_8b " "Found entity 1: RAM_1p_32w_18a_8b" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRL_1 bRL_1 RAM_2p_32w_18a_8b.sv(97) " "Verilog HDL Declaration information at RAM_2p_32w_18a_8b.sv(97): object \"BRL_1\" differs only in case from object \"bRL_1\" in the same scope" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700506782310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRL_2 bRL_2 RAM_2p_32w_18a_8b.sv(109) " "Verilog HDL Declaration information at RAM_2p_32w_18a_8b.sv(109): object \"BRL_2\" differs only in case from object \"bRL_2\" in the same scope" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700506782310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2p_32w_18a_8b " "Found entity 1: RAM_2p_32w_18a_8b" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_offset_16_byte " "Found entity 1: Address_offset_16_byte" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_left_byte_N " "Found entity 1: Circular_shifter_left_byte_N" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_left_N_byte_test " "Found entity 1: Circular_shifter_left_N_byte_test" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_right_byte_N " "Found entity 1: Circular_shifter_right_byte_N" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_right_N_byte_test " "Found entity 1: Circular_shifter_right_N_byte_test" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1p_8g_20a_128b " "Found entity 1: RAM_1p_8g_20a_128b" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1p_8w_16a_8b_from_file " "Found entity 1: RAM_1p_8w_16a_8b_from_file" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782316 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v " "Can't analyze file -- file src/Memory/IP_Catalog_RAMs/Primitive/RAM_2p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700506782317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1p_32w_8a_32b " "Found entity 1: ROM_1p_32w_8a_32b" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Multiplexer_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_MxN " "Found entity 1: Multiplexer_MxN" {  } { { "src/Multiplexers/Multiplexer_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_MxN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Multiplexer_with_enabler_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_with_enabler_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_with_enabler_MxN " "Found entity 1: Multiplexer_with_enabler_MxN" {  } { { "src/Multiplexers/Multiplexer_with_enabler_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_with_enabler_MxN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Test_Multiplexer_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Multiplexer_MxN " "Found entity 1: Test_Multiplexer_MxN" {  } { { "src/Multiplexers/Test_Multiplexer_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_MxN.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Multiplexer_with_enabler_MxN " "Found entity 1: Test_Multiplexer_with_enabler_MxN" {  } { { "src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25 " "Found entity 1: pll_25" {  } { { "src/pll/pll_25.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_25/pll_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_25/pll_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25_0002 " "Found entity 1: pll_25_0002" {  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_vN " "Found entity 1: Register_N_vN" {  } { { "src/Registers/Register_N_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_vP " "Found entity 1: Register_N_vP" {  } { { "src/Registers/Register_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_with_enabler_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_with_enabler_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_with_enabler_vP " "Found entity 1: Register_N_with_enabler_vP" {  } { { "src/Registers/Register_N_with_enabler_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_with_enabler_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Test_Register_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Register_N_vP " "Found entity 1: Test_Register_N_vP" {  } { { "src/Registers/Test_Register_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Test_Register_N_with_enabler_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_with_enabler_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Register_N_with_enabler_vP " "Found entity 1: Test_Register_N_with_enabler_vP" {  } { { "src/Registers/Test_Register_N_with_enabler_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_with_enabler_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/ALU_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/ALU_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder_RV32I " "Found entity 1: ALU_decoder_RV32I" {  } { { "src/RV32I/ALU_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/ALU_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/ALU_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32I " "Found entity 1: ALU_RV32I" {  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Branch_condition_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Branch_condition_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_condition_decoder_RV32I " "Found entity 1: Branch_condition_decoder_RV32I" {  } { { "src/RV32I/Branch_condition_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Branch_condition_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Comparator_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Comparator_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_RV32I " "Found entity 1: Comparator_RV32I" {  } { { "src/RV32I/Comparator_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Comparison_unit_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Comparison_unit_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparison_unit_RV32I " "Found entity 1: Comparison_unit_RV32I" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_stage " "Found entity 1: Decode_stage" {  } { { "src/RV32I/Decode_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Decoder_f7_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Decoder_f7_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_f7_RV32I " "Found entity 1: Decoder_f7_RV32I" {  } { { "src/RV32I/Decoder_f7_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decoder_f7_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_stage " "Found entity 1: Execute_stage" {  } { { "src/RV32I/Execute_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "src/RV32I/Fetch_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Hazard_unit_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Hazard_unit_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit_RV32I " "Found entity 1: Hazard_unit_RV32I" {  } { { "src/RV32I/Hazard_unit_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Input_byte_handler_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Input_byte_handler_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Input_byte_handler_RV32I " "Found entity 1: Input_byte_handler_RV32I" {  } { { "src/RV32I/Input_byte_handler_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Input_byte_handler_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Instruction_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_decoder_RV32I " "Found entity 1: Instruction_decoder_RV32I" {  } { { "src/RV32I/Instruction_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Instruction_splitter_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_splitter_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_splitter_RV32I " "Found entity 1: Instruction_splitter_RV32I" {  } { { "src/RV32I/Instruction_splitter_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_splitter_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Load_store_width_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Load_store_width_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Load_store_width_decoder_RV32I " "Found entity 1: Load_store_width_decoder_RV32I" {  } { { "src/RV32I/Load_store_width_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "src/RV32I/Main_decoder.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/MT_FSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/MT_FSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MT_FSM " "Found entity 1: MT_FSM" {  } { { "src/RV32I/MT_FSM.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Output_byte_handler_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Output_byte_handler_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output_byte_handler_RV32I " "Found entity 1: Output_byte_handler_RV32I" {  } { { "src/RV32I/Output_byte_handler_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Output_byte_handler_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/PC_RV32I_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/PC_RV32I_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RV32I_N_vP " "Found entity 1: PC_RV32I_N_vP" {  } { { "src/RV32I/PC_RV32I_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/PC_RV32I_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_decode_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_decode_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_decode_vP " "Found entity 1: Pipe_decode_vP" {  } { { "src/RV32I/Pipe_decode_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_decode_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_execute_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_execute_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_execute_vP " "Found entity 1: Pipe_execute_vP" {  } { { "src/RV32I/Pipe_execute_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_execute_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_memory_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_memory_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_memory_vP " "Found entity 1: Pipe_memory_vP" {  } { { "src/RV32I/Pipe_memory_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_memory_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_writeback_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_writeback_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_writeback_vP " "Found entity 1: Pipe_writeback_vP" {  } { { "src/RV32I/Pipe_writeback_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_writeback_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_32x32_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_32x32_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_32x32_vN " "Found entity 1: Regfile_32x32_vN" {  } { { "src/RV32I/Regfile_32x32_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_32x32_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_file_32x32_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_file_32x32_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_file_32x32_vN " "Found entity 1: Regfile_file_32x32_vN" {  } { { "src/RV32I/Regfile_file_32x32_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_file_32x32_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_vector_32x128_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_vector_32x128_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector_32x128_vN " "Found entity 1: Regfile_vector_32x128_vN" {  } { { "src/RV32I/Regfile_vector_32x128_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_vector_32x128_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Rerouting_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Rerouting_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rerouting_decoder_RV32I " "Found entity 1: Rerouting_decoder_RV32I" {  } { { "src/RV32I/Rerouting_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Rerouting_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Result_source_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Result_source_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Result_source_decoder_RV32I " "Found entity 1: Result_source_decoder_RV32I" {  } { { "src/RV32I/Result_source_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Result_source_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Router_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Router_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Router_RV32I " "Found entity 1: Router_RV32I" {  } { { "src/RV32I/Router_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Router_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "src/RV32I/RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/RV32I_Harvard.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/RV32I_Harvard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_Harvard " "Found entity 1: RV32I_Harvard" {  } { { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Sign_extend_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Sign_extend_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_extend_RV32I " "Found entity 1: Sign_extend_RV32I" {  } { { "src/RV32I/Sign_extend_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Test_Pipe_Decoder_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Test_Pipe_Decoder_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Pipe_Decoder_vP " "Found entity 1: Test_Pipe_Decoder_vP" {  } { { "src/RV32I/Test_Pipe_Decoder_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_Pipe_Decoder_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Test_RV32I_Harvard.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Test_RV32I_Harvard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_RV32I_Harvard " "Found entity 1: Test_RV32I_Harvard" {  } { { "src/RV32I/Test_RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_RV32I_Harvard.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/VALU_4xN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/VALU_4xN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VALU_4xN " "Found entity 1: VALU_4xN" {  } { { "src/RV32I/VALU_4xN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700506782438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 TopModule.sv(142) " "Verilog HDL assignment warning at TopModule.sv(142): truncated value with size 128 to match size of target (8)" {  } { { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700506782441 "|TopModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I RV32I:RV " "Elaborating entity \"RV32I\" for hierarchy \"RV32I:RV\"" {  } { { "src/TopModule.sv" "RV" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage RV32I:RV\|Fetch_stage:FS " "Elaborating entity \"Fetch_stage\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\"" {  } { { "src/RV32I/RV32I.sv" "FS" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_PC_source " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_PC_source\"" {  } { { "src/RV32I/Fetch_stage.sv" "mux_PC_source" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N_with_enabler_vP RV32I:RV\|Fetch_stage:FS\|Register_N_with_enabler_vP:PC " "Elaborating entity \"Register_N_with_enabler_vP\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Register_N_with_enabler_vP:PC\"" {  } { { "src/RV32I/Fetch_stage.sv" "PC" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_prediction " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_prediction\"" {  } { { "src/RV32I/Fetch_stage.sv" "mux_prediction" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N RV32I:RV\|Fetch_stage:FS\|Adder_N:adder_pc_plus_4 " "Elaborating entity \"Adder_N\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Adder_N:adder_pc_plus_4\"" {  } { { "src/RV32I/Fetch_stage.sv" "adder_pc_plus_4" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_decode_vP RV32I:RV\|Pipe_decode_vP:PD " "Elaborating entity \"Pipe_decode_vP\" for hierarchy \"RV32I:RV\|Pipe_decode_vP:PD\"" {  } { { "src/RV32I/RV32I.sv" "PD" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_stage RV32I:RV\|Decode_stage:DS " "Elaborating entity \"Decode_stage\" for hierarchy \"RV32I:RV\|Decode_stage:DS\"" {  } { { "src/RV32I/RV32I.sv" "DS" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_splitter_RV32I RV32I:RV\|Decode_stage:DS\|Instruction_splitter_RV32I:instruction_splitter " "Elaborating entity \"Instruction_splitter_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Instruction_splitter_RV32I:instruction_splitter\"" {  } { { "src/RV32I/Decode_stage.sv" "instruction_splitter" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_decoder RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec " "Elaborating entity \"Main_decoder\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\"" {  } { { "src/RV32I/Decode_stage.sv" "main_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Instruction_decoder_RV32I:id " "Elaborating entity \"Instruction_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Instruction_decoder_RV32I:id\"" {  } { { "src/RV32I/Main_decoder.sv" "id" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_N:dec_f3 " "Elaborating entity \"Decoder_N\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_N:dec_f3\"" {  } { { "src/RV32I/Main_decoder.sv" "dec_f3" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_f7_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_f7_RV32I:dec_f7 " "Elaborating entity \"Decoder_f7_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_f7_RV32I:dec_f7\"" {  } { { "src/RV32I/Main_decoder.sv" "dec_f7" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Result_source_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Result_source_decoder_RV32I:rsd " "Elaborating entity \"Result_source_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Result_source_decoder_RV32I:rsd\"" {  } { { "src/RV32I/Main_decoder.sv" "rsd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Load_store_width_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd " "Elaborating entity \"Load_store_width_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\"" {  } { { "src/RV32I/Main_decoder.sv" "lsd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_5x3 RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\|Encoder_5x3:enc " "Elaborating entity \"Encoder_5x3\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\|Encoder_5x3:enc\"" {  } { { "src/RV32I/Load_store_width_decoder_RV32I.sv" "enc" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782485 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder_5x3.sv(11) " "Verilog HDL Case Statement information at Encoder_5x3.sv(11): all case item expressions in this case statement are onehot" {  } { { "src/Decoders/Encoder_5x3.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700506782488 "|TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd|Encoder_5x3:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec " "Elaborating entity \"ALU_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\"" {  } { { "src/RV32I/Main_decoder.sv" "ALU_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_15x4 RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\|Encoder_15x4:cod " "Elaborating entity \"Encoder_15x4\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\|Encoder_15x4:cod\"" {  } { { "src/RV32I/ALU_decoder_RV32I.sv" "cod" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782495 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder_15x4.sv(11) " "Verilog HDL Case Statement information at Encoder_15x4.sv(11): all case item expressions in this case statement are onehot" {  } { { "src/Decoders/Encoder_15x4.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700506782496 "|TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_condition_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Branch_condition_decoder_RV32I:bcd " "Elaborating entity \"Branch_condition_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Branch_condition_decoder_RV32I:bcd\"" {  } { { "src/RV32I/Main_decoder.sv" "bcd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rerouting_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Rerouting_decoder_RV32I:Rerouting_dec " "Elaborating entity \"Rerouting_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Rerouting_decoder_RV32I:Rerouting_dec\"" {  } { { "src/RV32I/Main_decoder.sv" "Rerouting_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extend_RV32I RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext " "Elaborating entity \"Sign_extend_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\"" {  } { { "src/RV32I/Decode_stage.sv" "sign_ext" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\|Multiplexer_MxN:mux_o " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\|Multiplexer_MxN:mux_o\"" {  } { { "src/RV32I/Sign_extend_RV32I.sv" "mux_o" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_32x32_vN RV32I:RV\|Decode_stage:DS\|Regfile_32x32_vN:scalar_reg_file " "Elaborating entity \"Regfile_32x32_vN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Regfile_32x32_vN:scalar_reg_file\"" {  } { { "src/RV32I/Decode_stage.sv" "scalar_reg_file" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector_32x128_vN RV32I:RV\|Decode_stage:DS\|Regfile_vector_32x128_vN:vector_reg_file " "Elaborating entity \"Regfile_vector_32x128_vN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Regfile_vector_32x128_vN:vector_reg_file\"" {  } { { "src/RV32I/Decode_stage.sv" "vector_reg_file" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_execute_vP RV32I:RV\|Pipe_execute_vP:PE " "Elaborating entity \"Pipe_execute_vP\" for hierarchy \"RV32I:RV\|Pipe_execute_vP:PE\"" {  } { { "src/RV32I/RV32I.sv" "PE" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_stage RV32I:RV\|Execute_stage:ES " "Elaborating entity \"Execute_stage\" for hierarchy \"RV32I:RV\|Execute_stage:ES\"" {  } { { "src/RV32I/RV32I.sv" "ES" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_forward_0 " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_forward_0\"" {  } { { "src/RV32I/Execute_stage.sv" "mux_forward_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison_unit_RV32I RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp " "Elaborating entity \"Comparison_unit_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\"" {  } { { "src/RV32I/Execute_stage.sv" "comp" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_RV32I RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp " "Elaborating entity \"Comparator_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\"" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "comp" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carries_N RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\|Adder_with_carries_N:add " "Elaborating entity \"Adder_with_carries_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\|Adder_with_carries_N:add\"" {  } { { "src/RV32I/Comparator_RV32I.sv" "add" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Multiplexer_MxN:mux_ " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Multiplexer_MxN:mux_\"" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "mux_" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_operand_0 " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_operand_0\"" {  } { { "src/RV32I/Execute_stage.sv" "mux_operand_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALU_4xN RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU " "Elaborating entity \"VALU_4xN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\"" {  } { { "src/RV32I/Execute_stage.sv" "VALU" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_RV32I RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0 " "Elaborating entity \"ALU_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\"" {  } { { "src/RV32I/VALU_4xN.sv" "ALU_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub " "Elaborating entity \"Adder_Subtractor_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\"" {  } { { "src/RV32I/ALU_RV32I.sv" "add_sub" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|A1_N:a1 " "Elaborating entity \"A1_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|A1_N:a1\"" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "a1" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carry_in_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|Adder_with_carry_in_N:adder " "Elaborating entity \"Adder_with_carry_in_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|Adder_with_carry_in_N:adder\"" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "adder" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT_U_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|SLT_U_N:slt " "Elaborating entity \"SLT_U_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|SLT_U_N:slt\"" {  } { { "src/RV32I/ALU_RV32I.sv" "slt" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Absolute_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Absolute_N:abs " "Elaborating entity \"Absolute_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Absolute_N:abs\"" {  } { { "src/RV32I/ALU_RV32I.sv" "abs" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Multiplexer_MxN:mux " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Multiplexer_MxN:mux\"" {  } { { "src/RV32I/ALU_RV32I.sv" "mux" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router_RV32I RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|Router_RV32I:router " "Elaborating entity \"Router_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|Router_RV32I:router\"" {  } { { "src/RV32I/VALU_4xN.sv" "router" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RV32I:RV\|Decoder_N:dec " "Elaborating entity \"Decoder_N\" for hierarchy \"RV32I:RV\|Decoder_N:dec\"" {  } { { "src/RV32I/RV32I.sv" "dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_memory_vP RV32I:RV\|Pipe_memory_vP:PM " "Elaborating entity \"Pipe_memory_vP\" for hierarchy \"RV32I:RV\|Pipe_memory_vP:PM\"" {  } { { "src/RV32I/RV32I.sv" "PM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_byte_handler_RV32I RV32I:RV\|Output_byte_handler_RV32I:OBH " "Elaborating entity \"Output_byte_handler_RV32I\" for hierarchy \"RV32I:RV\|Output_byte_handler_RV32I:OBH\"" {  } { { "src/RV32I/RV32I.sv" "OBH" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_byte_handler_RV32I RV32I:RV\|Input_byte_handler_RV32I:IBH " "Elaborating entity \"Input_byte_handler_RV32I\" for hierarchy \"RV32I:RV\|Input_byte_handler_RV32I:IBH\"" {  } { { "src/RV32I/RV32I.sv" "IBH" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_writeback_vP RV32I:RV\|Pipe_writeback_vP:PW " "Elaborating entity \"Pipe_writeback_vP\" for hierarchy \"RV32I:RV\|Pipe_writeback_vP:PW\"" {  } { { "src/RV32I/RV32I.sv" "PW" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit_RV32I RV32I:RV\|Hazard_unit_RV32I:HU " "Elaborating entity \"Hazard_unit_RV32I\" for hierarchy \"RV32I:RV\|Hazard_unit_RV32I:HU\"" {  } { { "src/RV32I/RV32I.sv" "HU" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception RV32I:RV\|Hazard_unit_RV32I:HU\|Exception:ex_r1 " "Elaborating entity \"Exception\" for hierarchy \"RV32I:RV\|Hazard_unit_RV32I:HU\|Exception:ex_r1\"" {  } { { "src/RV32I/Hazard_unit_RV32I.sv" "ex_r1" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MT_FSM MT_FSM:FSM " "Elaborating entity \"MT_FSM\" for hierarchy \"MT_FSM:FSM\"" {  } { { "src/TopModule.sv" "FSM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N_vP MT_FSM:FSM\|Register_N_vP:regn " "Elaborating entity \"Register_N_vP\" for hierarchy \"MT_FSM:FSM\|Register_N_vP:regn\"" {  } { { "src/RV32I/MT_FSM.sv" "regn" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1p_32w_8a_32b ROM_1p_32w_8a_32b:ROM " "Elaborating entity \"ROM_1p_32w_8a_32b\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\"" {  } { { "src/TopModule.sv" "ROM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "altsyncram_component" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif " "Parameter \"init_file\" = \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782669 ""}  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700506782669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uho1 " "Found entity 1: altsyncram_uho1" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uho1 ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated " "Elaborating entity \"altsyncram_uho1\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1p_8g_20a_128b RAM_1p_8g_20a_128b:RAM " "Elaborating entity \"RAM_1p_8g_20a_128b\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\"" {  } { { "src/TopModule.sv" "RAM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_offset_16_byte RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO " "Elaborating entity \"Address_offset_16_byte\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "AO" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Decoder_N:dec " "Elaborating entity \"Decoder_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Decoder_N:dec\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" "dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carry_in_N RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Adder_with_carry_in_N:add0 " "Elaborating entity \"Adder_with_carry_in_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Adder_with_carry_in_N:add0\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" "add0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_shifter_left_byte_N RAM_1p_8g_20a_128b:RAM\|Circular_shifter_left_byte_N:cslb " "Elaborating entity \"Circular_shifter_left_byte_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Circular_shifter_left_byte_N:cslb\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "cslb" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1p_8w_16a_8b_from_file RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0 " "Elaborating entity \"RAM_1p_8w_16a_8b_from_file\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "sub_RAM_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "altsyncram_component" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif " "Parameter \"init_file\" = \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506782738 ""}  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700506782738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff12 " "Found entity 1: altsyncram_ff12" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ff12 RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated " "Elaborating entity \"altsyncram_ff12\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_ff12.tdf" "decode3" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_ff12.tdf" "rden_decode" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506782870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506782870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_ff12.tdf" "mux2" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506782870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_shifter_right_byte_N RAM_1p_8g_20a_128b:RAM\|Circular_shifter_right_byte_N:csrb " "Elaborating entity \"Circular_shifter_right_byte_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Circular_shifter_right_byte_N:csrb\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "csrb" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25 pll_25:pll_25 " "Elaborating entity \"pll_25\" for hierarchy \"pll_25:pll_25\"" {  } { { "src/TopModule.sv" "pll_25" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25_0002 pll_25:pll_25\|pll_25_0002:pll_25_inst " "Elaborating entity \"pll_25_0002\" for hierarchy \"pll_25:pll_25\|pll_25_0002:pll_25_inst\"" {  } { { "src/pll/pll_25.v" "pll_25_inst" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll/pll_25/pll_25_0002.v" "altera_pll_i" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783123 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700506783126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506783126 ""}  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700506783126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaHdmi vgaHdmi:vgaHdmi " "Elaborating entity \"vgaHdmi\" for hierarchy \"vgaHdmi:vgaHdmi\"" {  } { { "src/TopModule.sv" "vgaHdmi" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vgaHdmi.v(115) " "Verilog HDL assignment warning at vgaHdmi.v(115): truncated value with size 32 to match size of target (19)" {  } { { "src/Display/vgaHdmi.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700506783129 "|TopModule|vgaHdmi:vgaHdmi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelPrinter pixelPrinter:pixelPrinter " "Elaborating entity \"pixelPrinter\" for hierarchy \"pixelPrinter:pixelPrinter\"" {  } { { "src/TopModule.sv" "pixelPrinter" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783129 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 9 pixelPrinter.sv(39) " "Verilog HDL warning at pixelPrinter.sv(39): number of words (8) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1700506783130 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.data_a 0 pixelPrinter.sv(17) " "Net \"palette.data_a\" at pixelPrinter.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700506783131 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.waddr_a 0 pixelPrinter.sv(17) " "Net \"palette.waddr_a\" at pixelPrinter.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700506783131 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.we_a 0 pixelPrinter.sv(17) " "Net \"palette.we_a\" at pixelPrinter.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700506783131 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\"" {  } { { "src/TopModule.sv" "I2C_HDMI_Config" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "src/i2c/I2C_HDMI_Config.v" "u0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "src/i2c/I2C_Controller.v" "wrd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506783138 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pixelPrinter:pixelPrinter\|palette " "RAM logic \"pixelPrinter:pixelPrinter\|palette\" is uninferred due to inappropriate RAM size" {  } { { "src/Display/pixelPrinter.sv" "palette" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700506786328 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700506786328 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1700506786330 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1700506786330 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|Div0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Div0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|Mod0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Mod0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_2\|Div0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Div0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_2\|Mod0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Mod0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_1\|Div0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Div0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_1\|Mod0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Mod0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Div0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Div0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Mod0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "Mod0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700506792524 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700506792524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Div0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506792572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Div0 " "Instantiated megafunction \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792572 ""}  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700506792572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506792612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506792612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506792617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506792617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506792685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506792685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Mod0\"" {  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506792714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Mod0 " "Instantiated megafunction \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700506792714 ""}  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700506792714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700506792757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506792757 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700506793677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700506813901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700506842810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.map.smsg " "Generated suppressed messages file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506843748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700506845672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700506845672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24218 " "Implemented 24218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700506847541 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700506847541 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700506847541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23114 " "Implemented 23114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700506847541 ""} { "Info" "ICUT_CUT_TM_RAMS" "1056 " "Implemented 1056 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700506847541 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700506847541 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700506847541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700506847541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700506847625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 13:00:47 2023 " "Processing ended: Mon Nov 20 13:00:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700506847625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700506847625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700506847625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700506847625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700506849095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700506849096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:00:48 2023 " "Processing started: Mon Nov 20 13:00:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700506849096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700506849096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaHdmi -c vgaHdmi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaHdmi -c vgaHdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700506849096 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700506849128 ""}
{ "Info" "0" "" "Project  = vgaHdmi" {  } {  } 0 0 "Project  = vgaHdmi" 0 0 "Fitter" 0 0 1700506849129 ""}
{ "Info" "0" "" "Revision = vgaHdmi" {  } {  } 0 0 "Revision = vgaHdmi" 0 0 "Fitter" 0 0 1700506849129 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1700506849554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaHdmi 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"vgaHdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700506849697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700506849749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700506849749 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700506850537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700506850558 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700506851385 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700506852156 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1700506864815 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 23 global CLKCTRL_G4 " "pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 23 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700506865531 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock50~inputCLKENA0 7264 global CLKCTRL_G7 " "clock50~inputCLKENA0 with 7264 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700506865531 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1700506865531 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset_n~inputCLKENA0 6173 global CLKCTRL_G6 " "reset_n~inputCLKENA0 with 6173 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1700506865531 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700506865531 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1700506865531 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset_n~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset_n~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset_n PIN_AH17 " "Refclk input I/O pad reset_n is placed onto PIN_AH17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1700506865531 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1700506865531 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1700506865531 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700506865533 ""}
{ "Info" "ISTA_SDC_FOUND" "vgaHdmi.sdc " "Reading SDC File: 'vgaHdmi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700506867532 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700506867661 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700506867661 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1700506867661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1700506867661 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vgaHdmi:vgaHdmi\|vgaClock " "Node: vgaHdmi:vgaHdmi\|vgaClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pixelPrinter:pixelPrinter\|blue\[0\] vgaHdmi:vgaHdmi\|vgaClock " "Register pixelPrinter:pixelPrinter\|blue\[0\] is being clocked by vgaHdmi:vgaHdmi\|vgaClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1700506867760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1700506867760 "|TopModule|vgaHdmi:vgaHdmi|vgaClock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700506867786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700506867786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700506867786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700506867786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700506868019 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1700506868025 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700506868025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700506868025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700506868025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "50000.000 i2c_20k_clock " "50000.000 i2c_20k_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700506868025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700506868025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 pll_25\|pll_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700506868025 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1700506868025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700506868795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700506868827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700506868894 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700506868958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700506868959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700506868992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700506872260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700506872293 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700506872293 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switchB " "Node \"switchB\" is assigned to location or region, but does not exist in design" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switchB" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700506873314 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switchG " "Node \"switchG\" is assigned to location or region, but does not exist in design" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switchG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700506873314 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switchR " "Node \"switchR\" is assigned to location or region, but does not exist in design" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switchR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700506873314 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1700506873314 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700506873314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700506882401 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "553 M10K block 1025 " "Selected device has 553 memory locations of type M10K block. The current design requires 1025 memory locations of type M10K block to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Design Software" 0 -1 1700506886666 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "185% M10K block memory block locations required " "Memory usage required for the design in the current device: 185% M10K block memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Design Software" 0 -1 1700506886666 ""} { "Info" "IFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_AND_INFORM_ABOUT_PAUSED_READ_ACF" "" "The Fitter setting for Equivalent RAM and MLAB Paused Read Capabilities is currently set to Care. More RAMs may be placed in MLAB locations if a different paused read behavior is allowed." {  } {  } 0 170043 "The Fitter setting for Equivalent RAM and MLAB Paused Read Capabilities is currently set to Care. More RAMs may be placed in MLAB locations if a different paused read behavior is allowed." 0 0 "Design Software" 0 -1 1700506886666 ""}  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1700506886666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700506886670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700506886670 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700506909683 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_I2S0 VCC " "Pin HDMI_I2S0 has VCC driving its datain port" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_I2S0 } } } { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S0" } } } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1700506909706 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_MCLK VCC " "Pin HDMI_MCLK has VCC driving its datain port" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1700506909706 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_LRCLK VCC " "Pin HDMI_LRCLK has VCC driving its datain port" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1700506909706 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_SCLK VCC " "Pin HDMI_SCLK has VCC driving its datain port" {  } { { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jachm/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1700506909706 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1700506909706 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1700506909707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.fit.smsg " "Generated suppressed messages file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700506910935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 12 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1297 " "Peak virtual memory: 1297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700506911396 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 13:01:51 2023 " "Processing ended: Mon Nov 20 13:01:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700506911396 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700506911396 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700506911396 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700506911396 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700506912303 ""}
