vendor_name = ModelSim
source_file = 1, C:/project/VHDL/DESIGN/TOP/write_controller_pkg.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/write_controller.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/wishbone_slave.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/wishbone_master.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/uart_tx_gen_model.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/uart_tx.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/uart_trans_gen_model.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/uart_rx.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/tx_path.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer_tb.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/timer.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/signal_generator_registers.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/signal_generator.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/rx_path.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/read_controller.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/ram_simple.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/ram_generic_pkg.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/ram_generic.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/output_block.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/mux_generic.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/mp_enc.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/mp_dec.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/in_small_out_cordinator.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/in_equal_out_cordinator.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/in_big_out_cordinator.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/generic_ram_tb.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/general_fifo.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/error_register.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/enable_fsm.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/dec_generic.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/data_input_small.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/data_input_generic.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/data_input_big.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/crc_gen.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/core_registers.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/top_internal_logic_analyzer.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/altsyncram_oog1.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/altsyncram_8ig1.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/altsyncram_v7i1.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/altsyncram_e2h1.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/decode_9oa.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/mux_pib.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/altsyncram_4lg1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/lpm_divide_eem.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/sign_div_unsign_olh.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/alt_u_div_i2f.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/add_sub_lkc.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/add_sub_mkc.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/add_sub_8ch.tdf
source_file = 1, C:/project/VHDL/DESIGN/TOP/db/add_sub_3ch.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf
design_name = top_internal_logic_analyzer
instance = comp, \rx_path_unit|uart_rx_inst|stop_bit_err\, rx_path_unit|uart_rx_inst|stop_bit_err, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[0]\, rx_path_unit|crc_gen_inst|crc_r[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[5]\, intercon|adr_sig[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0\, tx_path_unit|tx_fifo_inst|mem_rtl_0|auto_generated|ram_block1a0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~0\, tx_path_unit|tx_uart_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~2\, tx_path_unit|tx_uart_inst|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~4\, tx_path_unit|tx_uart_inst|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~6\, tx_path_unit|tx_uart_inst|Add0~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~8\, tx_path_unit|tx_uart_inst|Add0~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~10\, tx_path_unit|tx_uart_inst|Add0~10, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~12\, tx_path_unit|tx_uart_inst|Add0~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~14\, tx_path_unit|tx_uart_inst|Add0~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add0~16\, tx_path_unit|tx_uart_inst|Add0~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[4]\, output_block_unit|output_block_wm|addr_reg[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[1]\, output_block_unit|output_block_wm|addr_reg[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[1]\, tx_path_unit|wishbone_master_inst|len_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[0]\, tx_path_unit|wishbone_master_inst|len_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[2]\, tx_path_unit|wishbone_master_inst|len_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[3]\, tx_path_unit|wishbone_master_inst|len_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[4]\, tx_path_unit|wishbone_master_inst|len_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[5]\, tx_path_unit|wishbone_master_inst|len_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[6]\, tx_path_unit|wishbone_master_inst|len_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[7]\, tx_path_unit|wishbone_master_inst|len_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[8]\, tx_path_unit|wishbone_master_inst|len_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[6]\, output_block_unit|fifo|count[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~0\, tx_path_unit|wishbone_master_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~2\, tx_path_unit|wishbone_master_inst|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~4\, tx_path_unit|wishbone_master_inst|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[3]\, tx_path_unit|wishbone_master_inst|ack_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~6\, tx_path_unit|wishbone_master_inst|Add0~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[6]\, tx_path_unit|wishbone_master_inst|ack_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[3]\, output_block_unit|output_block_wm|len_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[5]\, output_block_unit|output_block_wm|len_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[2]\, output_block_unit|output_block_wm|ack_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[4]\, output_block_unit|output_block_wm|ack_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[6]\, output_block_unit|output_block_wm|ack_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~0\, rx_path_unit|wishbone_master_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~4\, rx_path_unit|wishbone_master_inst|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~10\, rx_path_unit|wishbone_master_inst|Add0~10, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[8]\, rx_path_unit|wishbone_master_inst|ack_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[5]\, rx_path_unit|wishbone_master_inst|ack_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[1]\, rx_path_unit|wishbone_master_inst|len_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[0]\, rx_path_unit|wishbone_master_inst|len_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[3]\, rx_path_unit|wishbone_master_inst|len_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~0\, rx_path_unit|uart_rx_inst|Add2~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~6\, rx_path_unit|uart_rx_inst|Add2~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~14\, rx_path_unit|uart_rx_inst|Add2~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~16\, rx_path_unit|uart_rx_inst|Add2~16, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|pos_cnt[2]\, rx_path_unit|uart_rx_inst|pos_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~14\, rx_path_unit|mp_dec_inst|Add1~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~16\, rx_path_unit|mp_dec_inst|Add1~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~6\, tx_path_unit|wishbone_master_inst|Add1~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~8\, tx_path_unit|wishbone_master_inst|Add1~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~10\, tx_path_unit|wishbone_master_inst|Add1~10, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~12\, tx_path_unit|wishbone_master_inst|Add1~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~14\, tx_path_unit|wishbone_master_inst|Add1~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[1]~10\, output_block_unit|output_block_wm|addr_reg[1]~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[4]~16\, output_block_unit|output_block_wm|addr_reg[4]~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[0]~9\, tx_path_unit|wishbone_master_inst|len_cnt[0]~9, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[1]~11\, tx_path_unit|wishbone_master_inst|len_cnt[1]~11, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[2]~14\, tx_path_unit|wishbone_master_inst|len_cnt[2]~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[3]~16\, tx_path_unit|wishbone_master_inst|len_cnt[3]~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[4]~18\, tx_path_unit|wishbone_master_inst|len_cnt[4]~18, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[5]~20\, tx_path_unit|wishbone_master_inst|len_cnt[5]~20, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[6]~22\, tx_path_unit|wishbone_master_inst|len_cnt[6]~22, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[7]~24\, tx_path_unit|wishbone_master_inst|len_cnt[7]~24, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[8]~26\, tx_path_unit|wishbone_master_inst|len_cnt[8]~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[6]~28\, output_block_unit|fifo|count[6]~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~12\, output_block_unit|fifo|Add2~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[3]~16\, tx_path_unit|wishbone_master_inst|ack_cnt[3]~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[6]~22\, tx_path_unit|wishbone_master_inst|ack_cnt[6]~22, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[3]\, intercon|watchdog_timer_inst|counter[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[12]\, intercon|watchdog_timer_inst|counter[12], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[14]\, intercon|watchdog_timer_inst|counter[14], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[15]\, intercon|watchdog_timer_inst|counter[15], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[17]\, intercon|watchdog_timer_inst|counter[17], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[3]~15\, output_block_unit|output_block_wm|len_cnt[3]~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[5]~19\, output_block_unit|output_block_wm|len_cnt[5]~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[2]~13\, output_block_unit|output_block_wm|ack_cnt[2]~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[4]~17\, output_block_unit|output_block_wm|ack_cnt[4]~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[6]~21\, output_block_unit|output_block_wm|ack_cnt[6]~21, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[5]~19\, rx_path_unit|wishbone_master_inst|ack_cnt[5]~19, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[7]~23\, rx_path_unit|wishbone_master_inst|ack_cnt[7]~23, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[8]~25\, rx_path_unit|wishbone_master_inst|ack_cnt[8]~25, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[0]~9\, rx_path_unit|wishbone_master_inst|len_cnt[0]~9, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[1]~11\, rx_path_unit|wishbone_master_inst|len_cnt[1]~11, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[3]~16\, rx_path_unit|wishbone_master_inst|len_cnt[3]~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[0]\, tx_path_unit|tx_ram_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~6\, tx_path_unit|tx_mpe_inst|Add1~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~8\, tx_path_unit|tx_mpe_inst|Add1~8, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[3]~26\, intercon|watchdog_timer_inst|counter[3]~26, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[12]~44\, intercon|watchdog_timer_inst|counter[12]~44, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[14]~48\, intercon|watchdog_timer_inst|counter[14]~48, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[15]~50\, intercon|watchdog_timer_inst|counter[15]~50, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[17]~54\, intercon|watchdog_timer_inst|counter[17]~54, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[0]\, tx_path_unit|tx_crc_inst|crc_r[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0\, tx_path_unit|tx_ram_inst|ram_data_rtl_0|auto_generated|ram_block1a0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[0]~0\, tx_path_unit|tx_ram_inst|data_out[0]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[1]\, tx_path_unit|tx_ram_inst|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[4]\, rx_path_unit|ram_simple_inst|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~16\, output_block_unit|Add6~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~18\, output_block_unit|Add6~18, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|read_controller_counter_s[2]\, core_inst|read_controller_inst|read_controller_counter_s[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~2\, output_block_unit|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~4\, output_block_unit|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~8\, output_block_unit|Add0~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~6\, output_block_unit|Add1~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~0\, output_block_unit|Add3~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~2\, output_block_unit|Add3~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~6\, output_block_unit|Add3~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~12\, output_block_unit|Add3~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~16\, output_block_unit|Add0~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~10\, output_block_unit|Add1~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~0\, output_block_unit|Add5~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~4\, output_block_unit|Add5~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~8\, output_block_unit|Add5~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~10\, output_block_unit|Add5~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~14\, output_block_unit|Add5~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~20\, output_block_unit|Add5~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~30\, output_block_unit|Add5~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~36\, output_block_unit|Add5~36, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~38\, output_block_unit|Add5~38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~40\, output_block_unit|Add5~40, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[1]~1\, tx_path_unit|tx_ram_inst|data_out[1]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[2]\, tx_path_unit|tx_ram_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[5]\, tx_path_unit|tx_fifo_inst|dout[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0\, rx_path_unit|ram_simple_inst|ram_data_rtl_0|auto_generated|ram_block1a0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[4]~4\, rx_path_unit|ram_simple_inst|data_out[4]~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~0\, core_inst|read_controller_inst|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~5\, core_inst|read_controller_inst|Add1~5, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~7\, core_inst|read_controller_inst|Add1~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a40, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a32, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a56, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a48, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[1]\, output_block_unit|fifo|dout[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[2]~2\, tx_path_unit|tx_ram_inst|data_out[2]~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[2]\, tx_path_unit|tx_crc_inst|crc_r[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[5]~5\, tx_path_unit|tx_fifo_inst|dout[5]~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~2\, rx_path_unit|wishbone_master_inst|Add2~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~6\, rx_path_unit|wishbone_master_inst|Add2~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~10\, rx_path_unit|wishbone_master_inst|Add2~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a41, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a33, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a57, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a49, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[1]~1\, output_block_unit|fifo|dout[1]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[7]\, tx_path_unit|tx_fifo_inst|dout[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a42, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a34, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a58, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a50, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[3]\, tx_path_unit|tx_mpe_inst|data_crc[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[4]\, tx_path_unit|tx_crc_inst|crc_r[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[5]\, tx_path_unit|tx_ram_inst|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[7]~7\, tx_path_unit|tx_fifo_inst|dout[7]~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[3]~0\, tx_path_unit|tx_mpe_inst|data_crc[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a43, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a35, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[4]\, tx_path_unit|tx_mpe_inst|data_crc[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[4]\, output_block_unit|fifo|dout[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[5]~5\, tx_path_unit|tx_ram_inst|data_out[5]~5, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[0]\, core_inst|write_controller_inst|all_data_rec_count_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[1]\, core_inst|write_controller_inst|all_data_rec_count_s[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[4]~1\, tx_path_unit|tx_mpe_inst|data_crc[4]~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a44, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a36, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a60, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a52, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[4]~4\, output_block_unit|fifo|dout[4]~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[5]\, output_block_unit|fifo|dout[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[5]\, tx_path_unit|tx_mpe_inst|data_crc[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[0]~6\, core_inst|write_controller_inst|all_data_rec_count_s[0]~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[1]~11\, core_inst|write_controller_inst|all_data_rec_count_s[1]~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_type_s[2]\, core_inst|write_controller_inst|trigger_type_s[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a29, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a21, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a45, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a37, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a61, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a53, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[5]~5\, output_block_unit|fifo|dout[5]~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[5]~2\, tx_path_unit|tx_mpe_inst|data_crc[5]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[6]\, output_block_unit|fifo|dout[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a46, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a62, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a54, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[6]~6\, output_block_unit|fifo|dout[6]~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0|auto_generated|ram_block1a0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~6\, signal_generator_inst|signal_generator_inst|Add0~6, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~12\, signal_generator_inst|signal_generator_inst|Add0~12, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~14\, signal_generator_inst|signal_generator_inst|Add0~14, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~16\, signal_generator_inst|signal_generator_inst|Add0~16, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[1]~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[6]\, core_inst|write_controller_inst|trigger_position_s[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[3]\, core_inst|write_controller_inst|trigger_position_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[1]\, core_inst|write_controller_inst|trigger_position_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_8~12, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_9~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~5, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~7, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_1~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add5~0\, core_inst|write_controller_inst|Add5~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[4]~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[5]~5, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[6]~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[7]~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg[0]\, rx_path_unit|error_register_inst|err_reg[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|read_sig\, rx_path_unit|error_register_inst|read_sig, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg~4\, rx_path_unit|error_register_inst|err_reg~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[1]\, tx_path_unit|tx_fifo_inst|count[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[6]\, tx_path_unit|tx_uart_inst|sample_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[8]\, tx_path_unit|tx_uart_inst|sample_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[7]\, tx_path_unit|tx_uart_inst|sample_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[5]\, tx_path_unit|tx_uart_inst|sample_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Equal0~0\, tx_path_unit|tx_uart_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[2]\, tx_path_unit|tx_uart_inst|sample_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt[0]\, tx_path_unit|tx_uart_inst|pos_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[0]\, rx_path_unit|mp_dec_inst|crc_blk[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[1]\, rx_path_unit|mp_dec_inst|crc_blk[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[1]\, rx_path_unit|crc_gen_inst|crc_r[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal4~0\, rx_path_unit|mp_dec_inst|Equal4~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[2]\, rx_path_unit|mp_dec_inst|crc_blk[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[4]\, rx_path_unit|mp_dec_inst|crc_blk[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[6]\, rx_path_unit|crc_gen_inst|crc_r[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal0~0\, core_inst|core_registers_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal0~1\, core_inst|core_registers_inst|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|read_proc~0\, rx_path_unit|error_register_inst|read_proc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st\, rx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|CYC_O~1\, output_block_unit|output_block_wm|CYC_O~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|stb_sig~0\, intercon|stb_sig~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[8]\, rx_path_unit|uart_rx_inst|sample_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|stop_bit_err~2\, rx_path_unit|uart_rx_inst|stop_bit_err~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[1]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[7]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[5]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~23\, tx_path_unit|tx_fifo_inst|mem~23, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[1]~1\, tx_path_unit|tx_fifo_inst|count[1]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[1]~3\, tx_path_unit|tx_fifo_inst|count[1]~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~1\, tx_path_unit|tx_uart_inst|sample_cnt~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~2\, tx_path_unit|tx_uart_inst|sample_cnt~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~3\, tx_path_unit|tx_uart_inst|sample_cnt~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~4\, tx_path_unit|tx_uart_inst|sample_cnt~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~6\, tx_path_unit|tx_uart_inst|sample_cnt~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add1~0\, tx_path_unit|tx_uart_inst|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt~2\, tx_path_unit|tx_uart_inst|pos_cnt~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Add1~1\, tx_path_unit|tx_uart_inst|Add1~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[0]\, rx_path_unit|mp_dec_inst|data_crc[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_c[0]\, rx_path_unit|crc_gen_inst|crc_c[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[1]\, rx_path_unit|mp_dec_inst|data_crc[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r~1\, rx_path_unit|crc_gen_inst|crc_r~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[3]\, rx_path_unit|mp_dec_inst|data_crc[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[6]\, rx_path_unit|mp_dec_inst|data_crc[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r~4\, rx_path_unit|crc_gen_inst|crc_r~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[7]\, tx_path_unit|wishbone_master_inst|addr_reg[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[6]\, tx_path_unit|wishbone_master_inst|addr_reg[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[5]\, tx_path_unit|wishbone_master_inst|addr_reg[5], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~2\, intercon|adr_sig~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[3]\, tx_path_unit|wishbone_master_inst|addr_reg[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal1~0\, tx_path_unit|wishbone_master_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[2]\, tx_path_unit|wishbone_master_inst|len_reg[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal1~1\, tx_path_unit|wishbone_master_inst|Equal1~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[5]\, tx_path_unit|wishbone_master_inst|len_reg[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal1~2\, tx_path_unit|wishbone_master_inst|Equal1~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[6]\, tx_path_unit|wishbone_master_inst|len_reg[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal1~3\, tx_path_unit|wishbone_master_inst|Equal1~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal1~4\, tx_path_unit|wishbone_master_inst|Equal1~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal1~5\, tx_path_unit|wishbone_master_inst|Equal1~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~17\, tx_path_unit|wishbone_master_inst|wm_state~17, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal0~1\, tx_path_unit|wishbone_master_inst|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~18\, tx_path_unit|wishbone_master_inst|wm_state~18, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~19\, tx_path_unit|wishbone_master_inst|wm_state~19, top_internal_logic_analyzer, 1
instance = comp, \intercon|STALL_I_M2~0\, intercon|STALL_I_M2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~12\, output_block_unit|output_block_wm|wm_state~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~16\, output_block_unit|output_block_wm|wm_state~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|Equal0~1\, output_block_unit|output_block_wm|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[0]\, rx_path_unit|wishbone_master_inst|len_reg[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal0~0\, rx_path_unit|wishbone_master_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal1~0\, rx_path_unit|wishbone_master_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal1~1\, rx_path_unit|wishbone_master_inst|Equal1~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal1~2\, rx_path_unit|wishbone_master_inst|Equal1~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~15\, rx_path_unit|wishbone_master_inst|wm_state~15, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~16\, rx_path_unit|wishbone_master_inst|wm_state~16, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~21\, rx_path_unit|wishbone_master_inst|wm_state~21, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal4~0\, rx_path_unit|uart_rx_inst|Equal4~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~5\, rx_path_unit|uart_rx_inst|one_cnt[2]~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add0~0\, rx_path_unit|uart_rx_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[1]~6\, rx_path_unit|uart_rx_inst|one_cnt[1]~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt~8\, rx_path_unit|uart_rx_inst|one_cnt~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector12~1\, rx_path_unit|uart_rx_inst|Selector12~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add0~1\, rx_path_unit|uart_rx_inst|Add0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~9\, rx_path_unit|uart_rx_inst|one_cnt[2]~9, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~10\, rx_path_unit|uart_rx_inst|one_cnt[2]~10, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~11\, rx_path_unit|uart_rx_inst|one_cnt[2]~11, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector18~1\, rx_path_unit|uart_rx_inst|Selector18~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout_valid_i~2\, tx_path_unit|tx_mpe_inst|dout_valid_i~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[0]\, rx_path_unit|mp_dec_inst|len_blk[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~0\, rx_path_unit|mp_dec_inst|data_crc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~1\, rx_path_unit|mp_dec_inst|data_crc~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~3\, rx_path_unit|mp_dec_inst|data_crc~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~6\, rx_path_unit|mp_dec_inst|data_crc~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~0\, tx_path_unit|wishbone_master_inst|addr_reg~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~2\, tx_path_unit|wishbone_master_inst|addr_reg~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[5]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~3\, tx_path_unit|wishbone_master_inst|addr_reg~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~5\, tx_path_unit|wishbone_master_inst|addr_reg~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_cnt[4]~13\, tx_path_unit|wishbone_master_inst|len_cnt[4]~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~62\, output_block_unit|fifo|count~62, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_signal_router_mux_proc~1\, intercon|slave_signal_router_mux_proc~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|Equal0~3\, intercon|watchdog_timer_inst|Equal0~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~24\, output_block_unit|output_block_wm|wm_state~24, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[0]\, rx_path_unit|mp_dec_inst|len_reg[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector1~1\, rx_path_unit|uart_rx_inst|Selector1~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add3~1\, rx_path_unit|uart_rx_inst|Add3~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[0]\, tx_path_unit|tx_mpe_inst|crc_blk[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[0]\, tx_path_unit|tx_mpe_inst|addr_blk[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|blk_pos[1]\, tx_path_unit|tx_mpe_inst|blk_pos[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector0~0\, tx_path_unit|tx_mpe_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Equal1~1\, tx_path_unit|tx_mpe_inst|Equal1~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[7]\, tx_path_unit|tx_mpe_inst|len_blk[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[19]\, output_block_unit|wait_cycles[19], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[15]\, output_block_unit|wait_cycles[15], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[10]\, output_block_unit|wait_cycles[10], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[5]\, output_block_unit|wait_cycles[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~3\, output_block_unit|Equal3~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[4]\, output_block_unit|wait_cycles[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[2]\, output_block_unit|wait_cycles[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~5\, output_block_unit|Equal3~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[5]\, rx_path_unit|wishbone_master_inst|type_reg[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[6]\, rx_path_unit|wishbone_master_inst|type_reg[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~0\, tx_path_unit|tx_mpe_inst|crc_blk~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~18\, tx_path_unit|tx_ram_inst|ram_data~18, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[7]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[5]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~26\, tx_path_unit|tx_ram_inst|ram_data~26, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[1]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[3]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~27\, tx_path_unit|tx_ram_inst|ram_data~27, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~28\, tx_path_unit|tx_ram_inst|ram_data~28, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[11]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[11], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[1]\, tx_path_unit|tx_mpe_inst|crc_blk[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~17\, tx_path_unit|tx_fifo_inst|mem~17, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector20~0\, tx_path_unit|tx_mpe_inst|Selector20~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector21~1\, tx_path_unit|tx_mpe_inst|Selector21~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~7\, tx_path_unit|tx_mpe_inst|ram_addr_i~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[3]~0\, output_block_unit|short_fifo|count[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~0\, output_block_unit|requested_bytes~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal4~0\, output_block_unit|Equal4~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal4~1\, output_block_unit|Equal4~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal4~2\, output_block_unit|Equal4~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes_to_send_proc~0\, output_block_unit|requested_bytes_to_send_proc~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][11]~0\, output_block_unit|Mult0|mult_core|romout[1][11]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][10]~1\, output_block_unit|Mult0|mult_core|romout[1][10]~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][8]~3\, output_block_unit|Mult0|mult_core|romout[1][8]~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[0][11]~5\, output_block_unit|Mult0|mult_core|romout[0][11]~5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[0][10]~6\, output_block_unit|Mult0|mult_core|romout[0][10]~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[0][9]~7\, output_block_unit|Mult0|mult_core|romout[0][9]~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][4]\, output_block_unit|Mult0|mult_core|romout[1][4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[0][7]~10\, output_block_unit|Mult0|mult_core|romout[0][7]~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|_~0\, output_block_unit|Mult0|mult_core|_~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|_~1\, output_block_unit|Mult0|mult_core|_~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[2][2]~13\, output_block_unit|Mult0|mult_core|romout[2][2]~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~6\, output_block_unit|wait_cycles~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~10\, output_block_unit|wait_cycles~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~15\, output_block_unit|wait_cycles~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~16\, output_block_unit|wait_cycles~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~19\, output_block_unit|wait_cycles~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~23\, output_block_unit|wait_cycles~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~24\, output_block_unit|wait_cycles~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[0][4]~14\, output_block_unit|Mult0|mult_core|romout[0][4]~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~25\, output_block_unit|wait_cycles~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~26\, output_block_unit|wait_cycles~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~28\, output_block_unit|wait_cycles~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~29\, output_block_unit|wait_cycles~29, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[5]\, rx_path_unit|mp_dec_inst|type_reg[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[6]\, rx_path_unit|mp_dec_inst|type_reg[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[0]\, tx_path_unit|tx_mpe_inst|data_crc[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_c[0]\, tx_path_unit|tx_crc_inst|crc_c[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[0]\, core_inst|core_registers_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[1]\, tx_path_unit|tx_crc_inst|crc_r[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~2\, tx_path_unit|tx_mpe_inst|crc_blk~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~19\, tx_path_unit|tx_ram_inst|ram_data~19, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[2]\, tx_path_unit|tx_mpe_inst|crc_blk[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[5]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~27\, rx_path_unit|ram_simple_inst|ram_data~27, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[11]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[11], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[9]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[9], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~29\, rx_path_unit|ram_simple_inst|ram_data~29, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~21\, rx_path_unit|ram_simple_inst|ram_data~21, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~20\, rx_path_unit|ram_simple_inst|ram_data~20, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~22\, rx_path_unit|ram_simple_inst|ram_data~22, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~25\, rx_path_unit|ram_simple_inst|ram_data~25, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~24\, rx_path_unit|ram_simple_inst|ram_data~24, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~12\, core_inst|read_controller_inst|Add1~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[5]\, rx_path_unit|mp_dec_inst|type_blk[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[6]\, rx_path_unit|mp_dec_inst|type_blk[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[2]~5\, tx_path_unit|tx_mpe_inst|data_crc[2]~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[2]~6\, tx_path_unit|tx_mpe_inst|data_crc[2]~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[2]~7\, tx_path_unit|tx_mpe_inst|data_crc[2]~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~8\, tx_path_unit|tx_mpe_inst|data_crc~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~9\, tx_path_unit|tx_mpe_inst|data_crc~9, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~10\, tx_path_unit|tx_mpe_inst|data_crc~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[0]~5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[2]\, output_block_unit|fifo|read_addr_dup[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[4]\, output_block_unit|fifo|read_addr_dup[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[5]\, output_block_unit|fifo|read_addr_dup[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[11]\, output_block_unit|fifo|mem_rtl_0_bypass[11], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[9]\, output_block_unit|fifo|mem_rtl_0_bypass[9], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~35\, output_block_unit|fifo|mem~35, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[7]\, output_block_unit|fifo|read_addr_dup[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[9]\, output_block_unit|fifo|read_addr_dup[9], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[11]\, output_block_unit|fifo|read_addr_dup[11], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[23]\, output_block_unit|fifo|mem_rtl_0_bypass[23], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[21]\, output_block_unit|fifo|mem_rtl_0_bypass[21], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~39\, output_block_unit|fifo|mem~39, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[25]\, output_block_unit|fifo|mem_rtl_0_bypass[25], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[0]\, core_inst|core_registers_inst|clk_to_start_reg_3[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[0]\, core_inst|core_registers_inst|enable_reg_4[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~2\, core_inst|core_registers_inst|data_out~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~3\, core_inst|core_registers_inst|data_out~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~6\, core_inst|core_registers_inst|data_out~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[0]~13\, tx_path_unit|wishbone_master_inst|addr_rd[0]~13, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[1]\, tx_path_unit|tx_mpe_inst|data_crc[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r~1\, tx_path_unit|tx_crc_inst|crc_r~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~20\, tx_path_unit|tx_ram_inst|ram_data~20, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~3\, tx_path_unit|tx_mpe_inst|crc_blk~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[3]\, tx_path_unit|tx_mpe_inst|crc_blk[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~19\, tx_path_unit|tx_fifo_inst|mem~19, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[14]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[14], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[8]\, tx_path_unit|tx_uart_inst|sr[8], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector27~0\, core_inst|read_controller_inst|Selector27~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~46\, output_block_unit|fifo|mem~46, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode559w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode579w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode569w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode599w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode589w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode619w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0\, output_block_unit|fifo|mem_rtl_0|auto_generated|decode2|w_anode609w[3]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4~0\, core_inst|core_registers_inst|enable_reg_4~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~11\, tx_path_unit|tx_mpe_inst|data_crc~11, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~12\, tx_path_unit|tx_mpe_inst|data_crc~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~13\, tx_path_unit|tx_mpe_inst|data_crc~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~26\, output_block_unit|fifo|mem~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[1]~11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[32]\, output_block_unit|fifo|mem_rtl_0_bypass[32], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[1]\, core_inst|core_registers_inst|clk_to_start_reg_3[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[1]\, core_inst|core_registers_inst|enable_reg_4[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~7\, core_inst|core_registers_inst|data_out~7, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[1]\, core_inst|core_registers_inst|trigger_type_reg_1[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~8\, core_inst|core_registers_inst|data_out~8, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[2]\, signal_generator_inst|registers_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[2]\, core_inst|core_registers_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[2]\, tx_path_unit|tx_mpe_inst|data_crc[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_c[2]\, tx_path_unit|tx_crc_inst|crc_c[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[3]\, tx_path_unit|tx_crc_inst|crc_r[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~4\, tx_path_unit|tx_mpe_inst|crc_blk~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[4]\, tx_path_unit|tx_mpe_inst|crc_blk[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~20\, tx_path_unit|tx_fifo_inst|mem~20, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[9]\, tx_path_unit|tx_uart_inst|sr[9], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~10\, tx_path_unit|tx_uart_inst|sr~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector2~0\, core_inst|read_controller_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~52\, output_block_unit|short_fifo|mem~52, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~68\, output_block_unit|short_fifo|mem~68, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~28\, output_block_unit|short_fifo|mem~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[1]\, output_block_unit|short_fifo|dout[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[2]~17, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[2]\, signal_generator_inst|registers_inst|enable_reg_2[2], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~4\, signal_generator_inst|registers_inst|data_out~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[2]\, core_inst|core_registers_inst|en_reg[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[2]\, core_inst|core_registers_inst|clk_to_start_reg_3[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[2]\, core_inst|core_registers_inst|enable_reg_4[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~10\, core_inst|core_registers_inst|data_out~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[2]\, core_inst|core_registers_inst|trigger_type_reg_1[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~11\, core_inst|core_registers_inst|data_out~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~12\, core_inst|core_registers_inst|data_out~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~14\, tx_path_unit|tx_mpe_inst|data_crc~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~15\, tx_path_unit|tx_mpe_inst|data_crc~15, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc~16\, tx_path_unit|tx_mpe_inst|data_crc~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r~2\, tx_path_unit|tx_crc_inst|crc_r~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|data_out[3]\, rx_path_unit|error_register_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[3]\, core_inst|core_registers_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~5\, tx_path_unit|tx_mpe_inst|crc_blk~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~22\, tx_path_unit|tx_ram_inst|ram_data~22, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector12~0\, tx_path_unit|tx_mpe_inst|Selector12~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[5]\, tx_path_unit|tx_mpe_inst|addr_blk[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~21\, tx_path_unit|tx_fifo_inst|mem~21, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~82\, output_block_unit|short_fifo|mem~82, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~61\, output_block_unit|short_fifo|mem~61, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~53\, output_block_unit|short_fifo|mem~53, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~45\, output_block_unit|short_fifo|mem~45, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~89\, output_block_unit|short_fifo|mem~89, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~69\, output_block_unit|short_fifo|mem~69, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~90\, output_block_unit|short_fifo|mem~90, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~21\, output_block_unit|short_fifo|mem~21, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~29\, output_block_unit|short_fifo|mem~29, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~13\, output_block_unit|short_fifo|mem~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~91\, output_block_unit|short_fifo|mem~91, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~37\, output_block_unit|short_fifo|mem~37, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~92\, output_block_unit|short_fifo|mem~92, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~93\, output_block_unit|short_fifo|mem~93, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[7]~17\, tx_path_unit|tx_mpe_inst|data_crc[7]~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~28\, output_block_unit|fifo|mem~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~21, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[3]\, signal_generator_inst|registers_inst|enable_reg_2[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|data_out~2\, rx_path_unit|error_register_inst|data_out~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[3]\, core_inst|core_registers_inst|en_reg[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[3]\, core_inst|core_registers_inst|clk_to_start_reg_3[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[3]\, core_inst|core_registers_inst|enable_reg_4[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~13\, core_inst|core_registers_inst|data_out~13, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[3]\, core_inst|core_registers_inst|trigger_type_reg_1[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~14\, core_inst|core_registers_inst|data_out~14, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~15\, core_inst|core_registers_inst|data_out~15, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_c[4]\, tx_path_unit|tx_crc_inst|crc_c[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[4]\, signal_generator_inst|registers_inst|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[4]~28\, intercon|DAT_I_M1[4]~28, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~23\, tx_path_unit|tx_ram_inst|ram_data~23, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[5]\, tx_path_unit|tx_crc_inst|crc_r[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector11~1\, tx_path_unit|tx_mpe_inst|Selector11~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State_machine~0\, core_inst|write_controller_inst|State_machine~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~62\, output_block_unit|short_fifo|mem~62, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~54\, output_block_unit|short_fifo|mem~54, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~46\, output_block_unit|short_fifo|mem~46, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~94\, output_block_unit|short_fifo|mem~94, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~70\, output_block_unit|short_fifo|mem~70, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~95\, output_block_unit|short_fifo|mem~95, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~30\, output_block_unit|short_fifo|mem~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~14\, output_block_unit|short_fifo|mem~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~96\, output_block_unit|short_fifo|mem~96, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[4]\, signal_generator_inst|registers_inst|enable_reg_2[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~6\, signal_generator_inst|registers_inst|data_out~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~29\, output_block_unit|fifo|mem~29, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[4]~29, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[35]\, output_block_unit|fifo|mem_rtl_0_bypass[35], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[5]\, signal_generator_inst|registers_inst|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[5]~30\, intercon|DAT_I_M1[5]~30, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r~3\, tx_path_unit|tx_crc_inst|crc_r~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|State.system_is_enable\, core_inst|enable_fsm_inst|State.system_is_enable, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~65, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~66, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~69, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~71, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~72, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~75, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~81, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~82, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~84, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~88, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~90, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~91, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[5]~8\, core_inst|write_controller_inst|all_data_rec_count_s[5]~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[1]\, core_inst|read_controller_inst|data_out_to_WBM[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~55\, output_block_unit|short_fifo|mem~55, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~23\, output_block_unit|short_fifo|mem~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[4]\, output_block_unit|short_fifo|dout[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[5]\, signal_generator_inst|registers_inst|enable_reg_2[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~7\, signal_generator_inst|registers_inst|data_out~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~30\, output_block_unit|fifo|mem~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~31, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~32, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~33, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~34, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[5]~35, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[36]\, output_block_unit|fifo|mem_rtl_0_bypass[36], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[6]\, signal_generator_inst|registers_inst|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[6]~32\, intercon|DAT_I_M1[6]~32, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|enable_trig_s\, core_inst|enable_fsm_inst|enable_trig_s, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|State.wait_for_enable_rise\, core_inst|enable_fsm_inst|State.wait_for_enable_rise, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|Selector3~0\, core_inst|enable_fsm_inst|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Mux0~0\, core_inst|write_controller_inst|Mux0~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Mux0~1\, core_inst|write_controller_inst|Mux0~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector25~0\, core_inst|write_controller_inst|Selector25~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[1]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector25~0\, core_inst|read_controller_inst|Selector25~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~64\, output_block_unit|short_fifo|mem~64, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~56\, output_block_unit|short_fifo|mem~56, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~48\, output_block_unit|short_fifo|mem~48, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~104\, output_block_unit|short_fifo|mem~104, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~72\, output_block_unit|short_fifo|mem~72, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~105\, output_block_unit|short_fifo|mem~105, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~24\, output_block_unit|short_fifo|mem~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~32\, output_block_unit|short_fifo|mem~32, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~16\, output_block_unit|short_fifo|mem~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~106\, output_block_unit|short_fifo|mem~106, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~40\, output_block_unit|short_fifo|mem~40, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~107\, output_block_unit|short_fifo|mem~107, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~108\, output_block_unit|short_fifo|mem~108, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[5]\, output_block_unit|short_fifo|dout[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[6]\, signal_generator_inst|registers_inst|enable_reg_2[6], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~8\, signal_generator_inst|registers_inst|data_out~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~31\, output_block_unit|fifo|mem~31, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~36, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~37, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~39, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~40, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[6]~41, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[37]\, output_block_unit|fifo|mem_rtl_0_bypass[37], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[7]\, core_inst|core_registers_inst|data_out[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~14\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~14, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|enable_d1_s\, core_inst|enable_fsm_inst|enable_d1_s, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|enable_trig_s~0\, core_inst|enable_fsm_inst|enable_trig_s~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|State.idle\, core_inst|enable_fsm_inst|State.idle, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|Selector0~0\, core_inst|enable_fsm_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~1\, signal_generator_inst|signal_generator_inst|Selector19~1, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[3]\, signal_generator_inst|signal_generator_inst|data_counter_s[3], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[8]\, signal_generator_inst|signal_generator_inst|data_counter_s[8], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~6\, signal_generator_inst|signal_generator_inst|Selector19~6, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[3]\, signal_generator_inst|signal_generator_inst|scene_number_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector34~0\, core_inst|read_controller_inst|Selector34~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~65\, output_block_unit|short_fifo|mem~65, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~57\, output_block_unit|short_fifo|mem~57, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~49\, output_block_unit|short_fifo|mem~49, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~109\, output_block_unit|short_fifo|mem~109, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~73\, output_block_unit|short_fifo|mem~73, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~110\, output_block_unit|short_fifo|mem~110, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~25\, output_block_unit|short_fifo|mem~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~33\, output_block_unit|short_fifo|mem~33, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~17\, output_block_unit|short_fifo|mem~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~111\, output_block_unit|short_fifo|mem~111, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~41\, output_block_unit|short_fifo|mem~41, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~112\, output_block_unit|short_fifo|mem~112, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~113\, output_block_unit|short_fifo|mem~113, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[6]\, output_block_unit|short_fifo|dout[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[7]\, core_inst|core_registers_inst|en_reg[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[7]\, core_inst|core_registers_inst|trigger_position_reg_2[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[7]\, core_inst|core_registers_inst|clk_to_start_reg_3[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[7]\, core_inst|core_registers_inst|enable_reg_4[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~25\, core_inst|core_registers_inst|data_out~25, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[7]\, core_inst|core_registers_inst|trigger_type_reg_1[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~26\, core_inst|core_registers_inst|data_out~26, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~27\, core_inst|core_registers_inst|data_out~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~32\, output_block_unit|fifo|mem~32, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~25\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~25, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~26\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~26, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|State.read_controller_finish\, core_inst|enable_fsm_inst|State.read_controller_finish, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|State~10\, core_inst|enable_fsm_inst|State~10, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector20~0\, signal_generator_inst|signal_generator_inst|Selector20~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector32~0\, signal_generator_inst|signal_generator_inst|Selector32~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Equal0~0\, signal_generator_inst|signal_generator_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector27~0\, signal_generator_inst|signal_generator_inst|Selector27~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector27~1\, signal_generator_inst|signal_generator_inst|Selector27~1, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector27~2\, signal_generator_inst|signal_generator_inst|Selector27~2, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector23~0\, signal_generator_inst|signal_generator_inst|Selector23~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~15, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[4]\, core_inst|read_controller_inst|data_out_to_WBM[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[5]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~66\, output_block_unit|short_fifo|mem~66, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~58\, output_block_unit|short_fifo|mem~58, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~50\, output_block_unit|short_fifo|mem~50, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~114\, output_block_unit|short_fifo|mem~114, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~74\, output_block_unit|short_fifo|mem~74, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~115\, output_block_unit|short_fifo|mem~115, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~26\, output_block_unit|short_fifo|mem~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~34\, output_block_unit|short_fifo|mem~34, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~18\, output_block_unit|short_fifo|mem~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~116\, output_block_unit|short_fifo|mem~116, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~42\, output_block_unit|short_fifo|mem~42, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~117\, output_block_unit|short_fifo|mem~117, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~118\, output_block_unit|short_fifo|mem~118, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|start_addr_out[0]\, core_inst|write_controller_inst|start_addr_out[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|start_addr_out[1]\, core_inst|write_controller_inst|start_addr_out[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[2]~3\, core_inst|read_controller_inst|current_address_s[2]~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|State.write_controller_finish\, core_inst|enable_fsm_inst|State.write_controller_finish, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|Selector2~0\, core_inst|enable_fsm_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~16\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~16, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[4]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector22~0\, core_inst|read_controller_inst|Selector22~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[5]\, core_inst|read_controller_inst|data_out_to_WBM[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~59\, output_block_unit|short_fifo|mem~59, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~75\, output_block_unit|short_fifo|mem~75, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~27\, output_block_unit|short_fifo|mem~27, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~64, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~66, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~68, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~70, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~73, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~74, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~76, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~77, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~78, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~79, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~80, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[58]~81, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[0]\, core_inst|write_controller_inst|trigger_position_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~82, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[57]~83, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~84, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~85, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~86, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~87, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~88, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~89, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~90, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~91, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~92, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector16~0\, core_inst|write_controller_inst|Selector16~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector15~0\, core_inst|write_controller_inst|Selector15~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_row_s\, core_inst|write_controller_inst|trigger_row_s, top_internal_logic_analyzer, 1
instance = comp, \core_inst|enable_fsm_inst|Selector1~0\, core_inst|enable_fsm_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[1]\, core_inst|write_controller_inst|current_data_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~17\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~17, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector31~0\, core_inst|read_controller_inst|Selector31~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[5]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector21~0\, core_inst|read_controller_inst|Selector21~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[6]\, core_inst|read_controller_inst|data_out_to_WBM[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector18~1\, core_inst|write_controller_inst|Selector18~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector21~0\, core_inst|write_controller_inst|Selector21~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector23~0\, core_inst|write_controller_inst|Selector23~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector24~0\, core_inst|write_controller_inst|Selector24~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[1]\, signal_generator_inst|signal_generator_inst|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector34~0\, core_inst|write_controller_inst|Selector34~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~18, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector30~0\, core_inst|read_controller_inst|Selector30~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[6]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector20~0\, core_inst|read_controller_inst|Selector20~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[1]\, signal_generator_inst|signal_generator_inst|data_out_s[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector8~0\, signal_generator_inst|signal_generator_inst|Selector8~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~19, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector29~0\, core_inst|read_controller_inst|Selector29~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[7]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[7], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector17~0\, signal_generator_inst|signal_generator_inst|Selector17~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[2]\, signal_generator_inst|signal_generator_inst|data_out_s[2], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[3]\, signal_generator_inst|signal_generator_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~20, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector28~1\, core_inst|read_controller_inst|Selector28~1, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector16~0\, signal_generator_inst|signal_generator_inst|Selector16~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[3]\, signal_generator_inst|signal_generator_inst|data_out_s[3], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector6~0\, signal_generator_inst|signal_generator_inst|Selector6~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~21, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector15~0\, signal_generator_inst|signal_generator_inst|Selector15~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[5]\, signal_generator_inst|signal_generator_inst|data_out_s[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector13~0\, signal_generator_inst|signal_generator_inst|Selector13~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[0]~28\, core_inst|core_registers_inst|data_out[0]~28, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~94, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~95, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~96, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[70]~93, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[69]~94, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[68]~95, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[78]~96, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[77]~97, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[76]~98, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~99, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~100, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~101, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~102, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[62]~99, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[61]~100, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[60]~101, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[59]~102, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[67]~103, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[66]~104, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~105, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[75]~105, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[3]~24\, intercon|DAT_I_M1[3]~24, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[3]~38\, intercon|DAT_I_M1[3]~38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[25]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[11]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[2]~feeder\, rx_path_unit|mp_dec_inst|crc_blk[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[6]~feeder\, rx_path_unit|mp_dec_inst|type_blk[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[4]~feeder\, rx_path_unit|mp_dec_inst|crc_blk[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[0]~feeder\, rx_path_unit|mp_dec_inst|len_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[7]~feeder\, tx_path_unit|tx_mpe_inst|len_blk[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[0]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[2]~feeder\, signal_generator_inst|registers_inst|enable_reg_2[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder\, core_inst|core_registers_inst|trigger_type_reg_1[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[2]~feeder\, core_inst|core_registers_inst|en_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[4]~feeder\, signal_generator_inst|registers_inst|enable_reg_2[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[5]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[6]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[17]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~17feeder\, tx_path_unit|tx_fifo_inst|mem~17feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[6]~feeder\, rx_path_unit|mp_dec_inst|type_reg[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[18]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~21feeder\, rx_path_unit|ram_simple_inst|ram_data~21feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~20feeder\, rx_path_unit|ram_simple_inst|ram_data~20feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~22feeder\, rx_path_unit|ram_simple_inst|ram_data~22feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[21]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~24feeder\, rx_path_unit|ram_simple_inst|ram_data~24feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[19]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~26feeder\, output_block_unit|fifo|mem~26feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[32]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~28feeder\, output_block_unit|short_fifo|mem~28feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~68feeder\, output_block_unit|short_fifo|mem~68feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~22feeder\, tx_path_unit|tx_ram_inst|ram_data~22feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~21feeder\, tx_path_unit|tx_fifo_inst|mem~21feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[16]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~29feeder\, output_block_unit|short_fifo|mem~29feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~69feeder\, output_block_unit|short_fifo|mem~69feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~53feeder\, output_block_unit|short_fifo|mem~53feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~23feeder\, tx_path_unit|tx_ram_inst|ram_data~23feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[22]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~30feeder\, output_block_unit|short_fifo|mem~30feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~70feeder\, output_block_unit|short_fifo|mem~70feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~29feeder\, output_block_unit|fifo|mem~29feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[35]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[36]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~30feeder\, output_block_unit|fifo|mem~30feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~32feeder\, output_block_unit|short_fifo|mem~32feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~72feeder\, output_block_unit|short_fifo|mem~72feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~31feeder\, output_block_unit|fifo|mem~31feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[37]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~33feeder\, output_block_unit|short_fifo|mem~33feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~73feeder\, output_block_unit|short_fifo|mem~73feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~15feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~75feeder\, output_block_unit|short_fifo|mem~75feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~59feeder\, output_block_unit|short_fifo|mem~59feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~18feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~19feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~20feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~21feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[9]~feeder\, tx_path_unit|tx_uart_inst|sr[9]~feeder, top_internal_logic_analyzer, 1
instance = comp, \clk~I\, clk, top_internal_logic_analyzer, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~9\, tx_path_unit|tx_uart_inst|sample_cnt~9, top_internal_logic_analyzer, 1
instance = comp, \reset~I\, reset, top_internal_logic_analyzer, 1
instance = comp, \reset~clkctrl\, reset~clkctrl, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[0]\, tx_path_unit|tx_uart_inst|sample_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[8]~0\, tx_path_unit|tx_uart_inst|sample_cnt[8]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~7\, tx_path_unit|tx_uart_inst|sample_cnt~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[4]\, tx_path_unit|tx_uart_inst|sample_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~8\, tx_path_unit|tx_uart_inst|sample_cnt~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[1]\, tx_path_unit|tx_uart_inst|sample_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt~5\, tx_path_unit|tx_uart_inst|sample_cnt~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sample_cnt[3]\, tx_path_unit|tx_uart_inst|sample_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Equal0~1\, tx_path_unit|tx_uart_inst|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|uart_clk~1\, tx_path_unit|tx_uart_inst|uart_clk~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|uart_clk\, tx_path_unit|tx_uart_inst|uart_clk, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt~3\, tx_path_unit|tx_uart_inst|pos_cnt~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt[2]~1\, tx_path_unit|tx_uart_inst|pos_cnt[2]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt[2]\, tx_path_unit|tx_uart_inst|pos_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt~4\, tx_path_unit|tx_uart_inst|pos_cnt~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt[1]\, tx_path_unit|tx_uart_inst|pos_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt~0\, tx_path_unit|tx_uart_inst|pos_cnt~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|pos_cnt[3]\, tx_path_unit|tx_uart_inst|pos_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|cur_st~7\, tx_path_unit|tx_uart_inst|cur_st~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|cur_st~8\, tx_path_unit|tx_uart_inst|cur_st~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Selector2~0\, tx_path_unit|tx_uart_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|cur_st.TX_ST\, tx_path_unit|tx_uart_inst|cur_st.TX_ST, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Selector0~0\, tx_path_unit|tx_uart_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|cur_st.IDLE_ST\, tx_path_unit|tx_uart_inst|cur_st.IDLE_ST, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|fifo_rd_en~1\, tx_path_unit|tx_uart_inst|fifo_rd_en~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|fifo_rd_en\, tx_path_unit|tx_uart_inst|fifo_rd_en, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[2]~6\, tx_path_unit|tx_fifo_inst|count[2]~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[1]~2\, tx_path_unit|tx_fifo_inst|count[1]~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[2]~7\, tx_path_unit|tx_fifo_inst|count[2]~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[2]\, tx_path_unit|tx_fifo_inst|count[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[3]~4\, tx_path_unit|tx_fifo_inst|count[3]~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[3]~5\, tx_path_unit|tx_fifo_inst|count[3]~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[3]\, tx_path_unit|tx_fifo_inst|count[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|Equal3~0\, tx_path_unit|tx_fifo_inst|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|fsm_proc~0\, tx_path_unit|tx_mpe_inst|fsm_proc~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.data_st\, tx_path_unit|tx_mpe_inst|cur_st.data_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|pos_cnt~1\, rx_path_unit|uart_rx_inst|pos_cnt~1, top_internal_logic_analyzer, 1
instance = comp, \rx_din~I\, rx_din, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|din_d1~0\, rx_path_unit|uart_rx_inst|din_d1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|din_d1\, rx_path_unit|uart_rx_inst|din_d1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|din_d2~feeder\, rx_path_unit|uart_rx_inst|din_d2~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|din_d2\, rx_path_unit|uart_rx_inst|din_d2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal0~0\, rx_path_unit|uart_rx_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal4~1\, rx_path_unit|uart_rx_inst|Equal4~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector13~0\, rx_path_unit|uart_rx_inst|Selector13~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|cur_st.IDLE_ST\, rx_path_unit|uart_rx_inst|cur_st.IDLE_ST, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~4\, rx_path_unit|uart_rx_inst|one_cnt[2]~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~12\, rx_path_unit|uart_rx_inst|one_cnt[2]~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal3~0\, rx_path_unit|uart_rx_inst|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal3~2\, rx_path_unit|uart_rx_inst|Equal3~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[3]~1\, rx_path_unit|uart_rx_inst|sample_cnt[3]~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|cur_st~14\, rx_path_unit|uart_rx_inst|cur_st~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~2\, rx_path_unit|uart_rx_inst|Add2~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector25~0\, rx_path_unit|uart_rx_inst|Selector25~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[5]~2\, rx_path_unit|uart_rx_inst|sample_cnt[5]~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[1]\, rx_path_unit|uart_rx_inst|sample_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~4\, rx_path_unit|uart_rx_inst|Add2~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector24~0\, rx_path_unit|uart_rx_inst|Selector24~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[2]\, rx_path_unit|uart_rx_inst|sample_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|uart_fsm_proc~0\, rx_path_unit|uart_rx_inst|uart_fsm_proc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector17~0\, rx_path_unit|uart_rx_inst|Selector17~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector17~2\, rx_path_unit|uart_rx_inst|Selector17~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST\, rx_path_unit|uart_rx_inst|cur_st.STOPBIT_ST, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[5]~0\, rx_path_unit|uart_rx_inst|sample_cnt[5]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal3~1\, rx_path_unit|uart_rx_inst|Equal3~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|LessThan3~0\, rx_path_unit|uart_rx_inst|LessThan3~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~2\, rx_path_unit|uart_rx_inst|one_cnt[2]~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~0\, rx_path_unit|uart_rx_inst|one_cnt[2]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~1\, rx_path_unit|uart_rx_inst|one_cnt[2]~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~3\, rx_path_unit|uart_rx_inst|one_cnt[2]~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]~13\, rx_path_unit|uart_rx_inst|one_cnt[2]~13, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[2]\, rx_path_unit|uart_rx_inst|one_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector23~0\, rx_path_unit|uart_rx_inst|Selector23~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector23~1\, rx_path_unit|uart_rx_inst|Selector23~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[3]\, rx_path_unit|uart_rx_inst|sample_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~8\, rx_path_unit|uart_rx_inst|Add2~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector18~0\, rx_path_unit|uart_rx_inst|Selector18~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector22~0\, rx_path_unit|uart_rx_inst|Selector22~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[4]\, rx_path_unit|uart_rx_inst|sample_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~10\, rx_path_unit|uart_rx_inst|Add2~10, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector21~0\, rx_path_unit|uart_rx_inst|Selector21~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[5]\, rx_path_unit|uart_rx_inst|sample_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add2~12\, rx_path_unit|uart_rx_inst|Add2~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector20~0\, rx_path_unit|uart_rx_inst|Selector20~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[6]\, rx_path_unit|uart_rx_inst|sample_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector19~0\, rx_path_unit|uart_rx_inst|Selector19~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[7]\, rx_path_unit|uart_rx_inst|sample_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal1~0\, rx_path_unit|uart_rx_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal1~1\, rx_path_unit|uart_rx_inst|Equal1~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Equal1~2\, rx_path_unit|uart_rx_inst|Equal1~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector14~0\, rx_path_unit|uart_rx_inst|Selector14~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST\, rx_path_unit|uart_rx_inst|cur_st.STARTBIT_ST, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[1]~7\, rx_path_unit|uart_rx_inst|one_cnt[1]~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[1]\, rx_path_unit|uart_rx_inst|one_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector12~2\, rx_path_unit|uart_rx_inst|Selector12~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector12~0\, rx_path_unit|uart_rx_inst|Selector12~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector12~3\, rx_path_unit|uart_rx_inst|Selector12~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|one_cnt[0]\, rx_path_unit|uart_rx_inst|one_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector26~0\, rx_path_unit|uart_rx_inst|Selector26~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|sample_cnt[0]\, rx_path_unit|uart_rx_inst|sample_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|stop_bit_err~1\, rx_path_unit|uart_rx_inst|stop_bit_err~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|pos_cnt[1]~0\, rx_path_unit|uart_rx_inst|pos_cnt[1]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|pos_cnt[0]\, rx_path_unit|uart_rx_inst|pos_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add3~2\, rx_path_unit|uart_rx_inst|Add3~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|pos_cnt[1]\, rx_path_unit|uart_rx_inst|pos_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Add3~0\, rx_path_unit|uart_rx_inst|Add3~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|pos_cnt[3]\, rx_path_unit|uart_rx_inst|pos_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector17~1\, rx_path_unit|uart_rx_inst|Selector17~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector15~0\, rx_path_unit|uart_rx_inst|Selector15~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|cur_st.RX_ST\, rx_path_unit|uart_rx_inst|cur_st.RX_ST, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector1~0\, rx_path_unit|uart_rx_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|stop_bit_err~0\, rx_path_unit|uart_rx_inst|stop_bit_err~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector0~0\, rx_path_unit|uart_rx_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[7]\, rx_path_unit|uart_rx_inst|dout_i[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector1~2\, rx_path_unit|uart_rx_inst|Selector1~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[6]\, rx_path_unit|uart_rx_inst|dout_i[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector2~0\, rx_path_unit|uart_rx_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[5]\, rx_path_unit|uart_rx_inst|dout_i[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector3~0\, rx_path_unit|uart_rx_inst|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[4]\, rx_path_unit|uart_rx_inst|dout_i[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector4~0\, rx_path_unit|uart_rx_inst|Selector4~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[3]\, rx_path_unit|uart_rx_inst|dout_i[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[7]~0\, rx_path_unit|uart_rx_inst|dout[7]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[3]\, rx_path_unit|uart_rx_inst|dout[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[5]~feeder\, rx_path_unit|uart_rx_inst|dout[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[5]\, rx_path_unit|uart_rx_inst|dout[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector5~0\, rx_path_unit|uart_rx_inst|Selector5~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[2]\, rx_path_unit|uart_rx_inst|dout_i[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector6~0\, rx_path_unit|uart_rx_inst|Selector6~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[1]\, rx_path_unit|uart_rx_inst|dout_i[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[1]\, rx_path_unit|uart_rx_inst|dout[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[6]\, rx_path_unit|uart_rx_inst|dout[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal0~0\, rx_path_unit|mp_dec_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|Selector7~0\, rx_path_unit|uart_rx_inst|Selector7~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout_i[0]\, rx_path_unit|uart_rx_inst|dout_i[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[0]~feeder\, rx_path_unit|uart_rx_inst|dout[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[0]\, rx_path_unit|uart_rx_inst|dout[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[4]\, rx_path_unit|uart_rx_inst|dout[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal0~1\, rx_path_unit|mp_dec_inst|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal0~2\, rx_path_unit|mp_dec_inst|Equal0~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector0~0\, rx_path_unit|mp_dec_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[2]\, rx_path_unit|uart_rx_inst|dout[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|valid~0\, rx_path_unit|uart_rx_inst|valid~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|valid\, rx_path_unit|uart_rx_inst|valid, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|eof_blk[0]~0\, rx_path_unit|mp_dec_inst|eof_blk[0]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|eof_blk[0]\, rx_path_unit|mp_dec_inst|eof_blk[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal2~0\, rx_path_unit|mp_dec_inst|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|uart_rx_inst|dout[7]\, rx_path_unit|uart_rx_inst|dout[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal2~1\, rx_path_unit|mp_dec_inst|Equal2~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal2~2\, rx_path_unit|mp_dec_inst|Equal2~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|blk_pos[2]~0\, rx_path_unit|mp_dec_inst|blk_pos[2]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector7~0\, rx_path_unit|mp_dec_inst|Selector7~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector9~0\, rx_path_unit|mp_dec_inst|Selector9~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|blk_pos[1]\, rx_path_unit|mp_dec_inst|blk_pos[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add0~0\, rx_path_unit|mp_dec_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector7~1\, rx_path_unit|mp_dec_inst|Selector7~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|blk_pos[3]\, rx_path_unit|mp_dec_inst|blk_pos[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector10~0\, rx_path_unit|mp_dec_inst|Selector10~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st~11\, rx_path_unit|mp_dec_inst|cur_st~11, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.addr_st\, rx_path_unit|mp_dec_inst|cur_st.addr_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector10~1\, rx_path_unit|mp_dec_inst|Selector10~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector10~2\, rx_path_unit|mp_dec_inst|Selector10~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|blk_pos[0]\, rx_path_unit|mp_dec_inst|blk_pos[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector8~0\, rx_path_unit|mp_dec_inst|Selector8~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|blk_pos[2]\, rx_path_unit|mp_dec_inst|blk_pos[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal1~0\, rx_path_unit|mp_dec_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector4~1\, rx_path_unit|mp_dec_inst|Selector4~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.data_st\, rx_path_unit|mp_dec_inst|cur_st.data_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~0\, rx_path_unit|mp_dec_inst|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~8\, rx_path_unit|mp_dec_inst|w_addr~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[4]~1\, rx_path_unit|mp_dec_inst|w_addr[4]~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[0]\, rx_path_unit|mp_dec_inst|w_addr[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~2\, rx_path_unit|mp_dec_inst|Add1~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~7\, rx_path_unit|mp_dec_inst|w_addr~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[1]\, rx_path_unit|mp_dec_inst|w_addr[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~4\, rx_path_unit|mp_dec_inst|Add1~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~6\, rx_path_unit|mp_dec_inst|Add1~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~5\, rx_path_unit|mp_dec_inst|w_addr~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[3]\, rx_path_unit|mp_dec_inst|w_addr[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal3~1\, rx_path_unit|mp_dec_inst|Equal3~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~8\, rx_path_unit|mp_dec_inst|Add1~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~4\, rx_path_unit|mp_dec_inst|w_addr~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[4]\, rx_path_unit|mp_dec_inst|w_addr[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~10\, rx_path_unit|mp_dec_inst|Add1~10, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~3\, rx_path_unit|mp_dec_inst|w_addr~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[5]\, rx_path_unit|mp_dec_inst|w_addr[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Add1~12\, rx_path_unit|mp_dec_inst|Add1~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~2\, rx_path_unit|mp_dec_inst|w_addr~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[6]\, rx_path_unit|mp_dec_inst|w_addr[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal3~0\, rx_path_unit|mp_dec_inst|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~0\, rx_path_unit|mp_dec_inst|w_addr~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[7]\, rx_path_unit|mp_dec_inst|w_addr[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.len_st\, rx_path_unit|mp_dec_inst|cur_st.len_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[0]~0\, rx_path_unit|mp_dec_inst|len_blk[0]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[6]\, rx_path_unit|mp_dec_inst|len_blk[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[5]\, rx_path_unit|mp_dec_inst|len_blk[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[3]\, rx_path_unit|mp_dec_inst|len_blk[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[2]\, rx_path_unit|mp_dec_inst|len_blk[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[1]\, rx_path_unit|mp_dec_inst|len_blk[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~1\, rx_path_unit|mp_dec_inst|LessThan0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~3\, rx_path_unit|mp_dec_inst|LessThan0~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~5\, rx_path_unit|mp_dec_inst|LessThan0~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~7\, rx_path_unit|mp_dec_inst|LessThan0~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~9\, rx_path_unit|mp_dec_inst|LessThan0~9, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~11\, rx_path_unit|mp_dec_inst|LessThan0~11, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~13\, rx_path_unit|mp_dec_inst|LessThan0~13, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|LessThan0~14\, rx_path_unit|mp_dec_inst|LessThan0~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector4~0\, rx_path_unit|mp_dec_inst|Selector4~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector5~0\, rx_path_unit|mp_dec_inst|Selector5~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.crc_st\, rx_path_unit|mp_dec_inst|cur_st.crc_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector6~0\, rx_path_unit|mp_dec_inst|Selector6~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.eof_st\, rx_path_unit|mp_dec_inst|cur_st.eof_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector0~1\, rx_path_unit|mp_dec_inst|Selector0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.sof_st\, rx_path_unit|mp_dec_inst|cur_st.sof_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Selector1~0\, rx_path_unit|mp_dec_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|cur_st.type_st\, rx_path_unit|mp_dec_inst|cur_st.type_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[3]~0\, rx_path_unit|mp_dec_inst|type_blk[3]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[3]\, rx_path_unit|mp_dec_inst|type_blk[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[3]~feeder\, rx_path_unit|mp_dec_inst|type_reg[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|tx_regs~0\, rx_path_unit|mp_dec_inst|tx_regs~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|tx_regs\, rx_path_unit|mp_dec_inst|tx_regs, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[3]\, rx_path_unit|mp_dec_inst|type_reg[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[3]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|mp_done\, rx_path_unit|mp_dec_inst|mp_done, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0\, rx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[3]\, rx_path_unit|wishbone_master_inst|type_reg[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~2\, intercon|tga_sig~2, top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[3]\, intercon|tga_sig[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector1~0\, intercon|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector1~1\, intercon|Selector1~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|intercon_state.master_2_st\, intercon|intercon_state.master_2_st, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~11\, core_inst|read_controller_inst|Add1~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State.idle~feeder\, core_inst|read_controller_inst|State.idle~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State.idle\, core_inst|read_controller_inst|State.idle, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State~14\, core_inst|read_controller_inst|State~14, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|read_controller_counter_s[3]\, core_inst|read_controller_inst|read_controller_counter_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~3\, core_inst|read_controller_inst|Add1~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~13\, core_inst|read_controller_inst|Add1~13, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|read_controller_counter_s[1]\, core_inst|read_controller_inst|read_controller_counter_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~9\, core_inst|read_controller_inst|Add1~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector5~2\, core_inst|read_controller_inst|Selector5~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector5~3\, core_inst|read_controller_inst|Selector5~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|read_controller_counter_s[4]\, core_inst|read_controller_inst|read_controller_counter_s[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Equal1~0\, core_inst|read_controller_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add1~2\, core_inst|read_controller_inst|Add1~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|read_controller_counter_s[0]\, core_inst|read_controller_inst|read_controller_counter_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector2~1\, core_inst|read_controller_inst|Selector2~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State.send_current_address_to_ram\, core_inst|read_controller_inst|State.send_current_address_to_ram, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector18~0\, core_inst|read_controller_inst|Selector18~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|aout_valid\, core_inst|read_controller_inst|aout_valid, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|dout_valid\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|dout_valid, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[2]~0\, core_inst|read_controller_inst|current_address_s[2]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address\, core_inst|read_controller_inst|State.get_data_from_ram_and_calc_next_address, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector0~1\, core_inst|read_controller_inst|Selector0~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State.send_data_to_wbm\, core_inst|read_controller_inst|State.send_data_to_wbm, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector0~0\, core_inst|read_controller_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector36~2\, core_inst|read_controller_inst|Selector36~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|read_controller_finish\, core_inst|read_controller_inst|read_controller_finish, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[0]~16\, output_block_unit|fifo|count[0]~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~0\, output_block_unit|fifo|Add2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[3]~22\, output_block_unit|fifo|count[3]~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~2\, output_block_unit|fifo|Add2~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~4\, output_block_unit|fifo|Add2~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~6\, output_block_unit|fifo|Add2~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~59\, output_block_unit|fifo|count~59, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[12]~49\, output_block_unit|fifo|count[12]~49, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[3]\, output_block_unit|fifo|count[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Equal3~0\, output_block_unit|fifo|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[4]~24\, output_block_unit|fifo|count[4]~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[5]~26\, output_block_unit|fifo|count[5]~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[7]~30\, output_block_unit|fifo|count[7]~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~8\, output_block_unit|fifo|Add2~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~10\, output_block_unit|fifo|Add2~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~61\, output_block_unit|fifo|count~61, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[5]\, output_block_unit|fifo|count[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~14\, output_block_unit|fifo|Add2~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~63\, output_block_unit|fifo|count~63, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[7]\, output_block_unit|fifo|count[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[8]~32\, output_block_unit|fifo|count[8]~32, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[9]~34\, output_block_unit|fifo|count[9]~34, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~16\, output_block_unit|fifo|Add2~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~50\, output_block_unit|fifo|count~50, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[8]\, output_block_unit|fifo|count[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~18\, output_block_unit|fifo|Add2~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~51\, output_block_unit|fifo|count~51, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[9]\, output_block_unit|fifo|count[9], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[10]~36\, output_block_unit|fifo|count[10]~36, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[11]~38\, output_block_unit|fifo|count[11]~38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~20\, output_block_unit|fifo|Add2~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~52\, output_block_unit|fifo|count~52, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[10]\, output_block_unit|fifo|count[10], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~22\, output_block_unit|fifo|Add2~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~53\, output_block_unit|fifo|count~53, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[11]\, output_block_unit|fifo|count[11], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[12]~40\, output_block_unit|fifo|count[12]~40, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[13]~42\, output_block_unit|fifo|count[13]~42, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~24\, output_block_unit|fifo|Add2~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~26\, output_block_unit|fifo|Add2~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~55\, output_block_unit|fifo|count~55, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[13]\, output_block_unit|fifo|count[13], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[14]~44\, output_block_unit|fifo|count[14]~44, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~28\, output_block_unit|fifo|Add2~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~56\, output_block_unit|fifo|count~56, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[14]\, output_block_unit|fifo|count[14], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[15]~46\, output_block_unit|fifo|count[15]~46, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add2~30\, output_block_unit|fifo|Add2~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~48\, output_block_unit|fifo|count~48, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[15]\, output_block_unit|fifo|count[15], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Equal3~2\, output_block_unit|fifo|Equal3~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector27~1\, core_inst|read_controller_inst|Selector27~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM_valid\, core_inst|read_controller_inst|data_out_to_WBM_valid, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out_valid\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out_valid, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count_proc~0\, output_block_unit|short_fifo|count_proc~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count~7\, output_block_unit|short_fifo|count~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[0]\, output_block_unit|short_fifo|count[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[3]~1\, output_block_unit|short_fifo|count[3]~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[3]~2\, output_block_unit|short_fifo|count[3]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[3]~3\, output_block_unit|short_fifo|count[3]~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[3]\, output_block_unit|short_fifo|count[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[2]~5\, output_block_unit|short_fifo|count[2]~5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[2]~4\, output_block_unit|short_fifo|count[2]~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[2]~6\, output_block_unit|short_fifo|count[2]~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[2]\, output_block_unit|short_fifo|count[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|Equal3~0\, output_block_unit|short_fifo|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[1]~8\, output_block_unit|short_fifo|count[1]~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[1]~9\, output_block_unit|short_fifo|count[1]~9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|count[1]\, output_block_unit|short_fifo|count[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|Equal2~0\, output_block_unit|short_fifo|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|data_valid_proc~0\, output_block_unit|short_fifo|data_valid_proc~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout_valid~feeder\, output_block_unit|short_fifo|dout_valid~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout_valid\, output_block_unit|short_fifo|dout_valid, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[0]\, output_block_unit|fifo|count[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[1]~18\, output_block_unit|fifo|count[1]~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~57\, output_block_unit|fifo|count~57, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[1]\, output_block_unit|fifo|count[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[2]~20\, output_block_unit|fifo|count[2]~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~58\, output_block_unit|fifo|count~58, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[2]\, output_block_unit|fifo|count[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~60\, output_block_unit|fifo|count~60, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[4]\, output_block_unit|fifo|count[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Equal3~1\, output_block_unit|fifo|Equal3~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Equal2~0\, output_block_unit|fifo|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fsm_in_state~0\, output_block_unit|fsm_in_state~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fsm_in_state\, output_block_unit|fsm_in_state, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|LessThan0~0\, output_block_unit|LessThan0~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count~54\, output_block_unit|fifo|count~54, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count[12]\, output_block_unit|fifo|count[12], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|LessThan0~1\, output_block_unit|LessThan0~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[0]~4\, output_block_unit|requested_bytes[0]~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~0\, output_block_unit|Add6~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~2\, output_block_unit|Add6~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~12\, output_block_unit|requested_bytes~12, top_internal_logic_analyzer, 1
instance = comp, \intercon|Equal3~0\, intercon|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[0]~19\, intercon|watchdog_timer_inst|counter[0]~19, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[8]~21\, intercon|watchdog_timer_inst|counter[8]~21, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[0]\, intercon|watchdog_timer_inst|counter[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[1]~22\, intercon|watchdog_timer_inst|counter[1]~22, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[2]~24\, intercon|watchdog_timer_inst|counter[2]~24, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[2]\, intercon|watchdog_timer_inst|counter[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[4]~28\, intercon|watchdog_timer_inst|counter[4]~28, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[4]\, intercon|watchdog_timer_inst|counter[4], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[5]~30\, intercon|watchdog_timer_inst|counter[5]~30, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[6]~32\, intercon|watchdog_timer_inst|counter[6]~32, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[6]\, intercon|watchdog_timer_inst|counter[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[7]~34\, intercon|watchdog_timer_inst|counter[7]~34, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[7]\, intercon|watchdog_timer_inst|counter[7], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[8]~36\, intercon|watchdog_timer_inst|counter[8]~36, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[8]\, intercon|watchdog_timer_inst|counter[8], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[9]~38\, intercon|watchdog_timer_inst|counter[9]~38, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[9]\, intercon|watchdog_timer_inst|counter[9], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[10]~40\, intercon|watchdog_timer_inst|counter[10]~40, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[10]\, intercon|watchdog_timer_inst|counter[10], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[11]~42\, intercon|watchdog_timer_inst|counter[11]~42, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[11]\, intercon|watchdog_timer_inst|counter[11], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|Equal0~2\, intercon|watchdog_timer_inst|Equal0~2, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[5]\, intercon|watchdog_timer_inst|counter[5], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|Equal0~1\, intercon|watchdog_timer_inst|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[1]\, intercon|watchdog_timer_inst|counter[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|Equal0~0\, intercon|watchdog_timer_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|Equal0~4\, intercon|watchdog_timer_inst|Equal0~4, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[13]~46\, intercon|watchdog_timer_inst|counter[13]~46, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[13]\, intercon|watchdog_timer_inst|counter[13], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[16]~52\, intercon|watchdog_timer_inst|counter[16]~52, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[16]\, intercon|watchdog_timer_inst|counter[16], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[18]~56\, intercon|watchdog_timer_inst|counter[18]~56, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|counter[18]\, intercon|watchdog_timer_inst|counter[18], top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|Equal0~5\, intercon|watchdog_timer_inst|Equal0~5, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|timer_tick~0\, intercon|watchdog_timer_inst|timer_tick~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|watchdog_timer_inst|timer_tick\, intercon|watchdog_timer_inst|timer_tick, top_internal_logic_analyzer, 1
instance = comp, \intercon|ERR_I_M3\, intercon|ERR_I_M3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~15\, output_block_unit|output_block_wm|wm_state~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.stall_wr_st\, output_block_unit|output_block_wm|wm_state.stall_wr_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~25\, output_block_unit|output_block_wm|wm_state~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.idle_st\, output_block_unit|output_block_wm|wm_state.idle_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ram_addr_sig_proc~0\, output_block_unit|output_block_wm|ram_addr_sig_proc~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~14\, output_block_unit|output_block_wm|wm_state~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.initiate_st\, output_block_unit|output_block_wm|wm_state.initiate_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|WideOr1~0\, output_block_unit|output_block_wm|WideOr1~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[0]~9\, output_block_unit|output_block_wm|len_cnt[0]~9, top_internal_logic_analyzer, 1
instance = comp, \intercon|STALL_I_M3~0\, intercon|STALL_I_M3~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~18\, output_block_unit|output_block_wm|wm_state~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.stall_rd_st\, output_block_unit|output_block_wm|wm_state.stall_rd_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~17\, output_block_unit|output_block_wm|wm_state~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.read_st\, output_block_unit|output_block_wm|wm_state.read_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[3]~27\, output_block_unit|output_block_wm|len_cnt[3]~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[0]\, output_block_unit|output_block_wm|len_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[1]~11\, output_block_unit|output_block_wm|len_cnt[1]~11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[1]\, output_block_unit|output_block_wm|len_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[2]~13\, output_block_unit|output_block_wm|len_cnt[2]~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[2]\, output_block_unit|output_block_wm|len_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[4]~17\, output_block_unit|output_block_wm|len_cnt[4]~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[4]\, output_block_unit|output_block_wm|len_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[6]~21\, output_block_unit|output_block_wm|len_cnt[6]~21, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[7]~23\, output_block_unit|output_block_wm|len_cnt[7]~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[7]\, output_block_unit|output_block_wm|len_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[8]~25\, output_block_unit|output_block_wm|len_cnt[8]~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[8]\, output_block_unit|output_block_wm|len_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|Equal1~0\, output_block_unit|output_block_wm|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|len_cnt[6]\, output_block_unit|output_block_wm|len_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|Equal1~1\, output_block_unit|output_block_wm|Equal1~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~20\, output_block_unit|output_block_wm|wm_state~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[0]~9\, output_block_unit|output_block_wm|ack_cnt[0]~9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[5]~27\, output_block_unit|output_block_wm|ack_cnt[5]~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[0]\, output_block_unit|output_block_wm|ack_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[1]~11\, output_block_unit|output_block_wm|ack_cnt[1]~11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[3]~15\, output_block_unit|output_block_wm|ack_cnt[3]~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[3]\, output_block_unit|output_block_wm|ack_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[5]~19\, output_block_unit|output_block_wm|ack_cnt[5]~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[5]\, output_block_unit|output_block_wm|ack_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[7]~23\, output_block_unit|output_block_wm|ack_cnt[7]~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[7]\, output_block_unit|output_block_wm|ack_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[8]~25\, output_block_unit|output_block_wm|ack_cnt[8]~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[8]\, output_block_unit|output_block_wm|ack_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|ack_cnt[1]\, output_block_unit|output_block_wm|ack_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|Equal0~0\, output_block_unit|output_block_wm|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~22\, output_block_unit|output_block_wm|wm_state~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~23\, output_block_unit|output_block_wm|wm_state~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.get_acks_rd_st\, output_block_unit|output_block_wm|wm_state.get_acks_rd_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~19\, output_block_unit|output_block_wm|wm_state~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~21\, output_block_unit|output_block_wm|wm_state~21, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.get_acks_wr_st\, output_block_unit|output_block_wm|wm_state.get_acks_wr_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|CYC_O~0\, output_block_unit|output_block_wm|CYC_O~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|CYC_O\, output_block_unit|output_block_wm|CYC_O, top_internal_logic_analyzer, 1
instance = comp, \intercon|cyc_sig~0\, intercon|cyc_sig~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|cyc_sig~1\, intercon|cyc_sig~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|cyc_sig\, intercon|cyc_sig, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|data_valid_proc~0\, output_block_unit|fifo|data_valid_proc~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout_valid~0\, output_block_unit|fifo|dout_valid~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout_valid\, output_block_unit|fifo|dout_valid, top_internal_logic_analyzer, 1
instance = comp, \intercon|stb_sig~1\, intercon|stb_sig~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|stb_sig\, intercon|stb_sig, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|valid_data_out~3\, signal_generator_inst|registers_inst|valid_data_out~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|WideOr1~1\, output_block_unit|output_block_wm|WideOr1~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state~13\, output_block_unit|output_block_wm|wm_state~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|wm_state.write_st\, output_block_unit|output_block_wm|wm_state.write_st, top_internal_logic_analyzer, 1
instance = comp, \intercon|we_sig~0\, intercon|we_sig~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~19\, rx_path_unit|wishbone_master_inst|wm_state~19, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.initiate_st\, rx_path_unit|wishbone_master_inst|wm_state.initiate_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|STB_O~0\, rx_path_unit|wishbone_master_inst|STB_O~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~20\, rx_path_unit|wishbone_master_inst|wm_state~20, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st\, rx_path_unit|wishbone_master_inst|wm_state.stall_wr_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[6]~feeder\, rx_path_unit|mp_dec_inst|len_reg[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[6]\, rx_path_unit|mp_dec_inst|len_reg[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[6]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[6]\, rx_path_unit|wishbone_master_inst|len_reg[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[2]~14\, rx_path_unit|wishbone_master_inst|len_cnt[2]~14, top_internal_logic_analyzer, 1
instance = comp, \intercon|ERR_I_M1\, intercon|ERR_I_M1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~24\, rx_path_unit|wishbone_master_inst|wm_state~24, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[2]~feeder\, rx_path_unit|mp_dec_inst|len_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[2]\, rx_path_unit|mp_dec_inst|len_reg[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[2]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[2]\, rx_path_unit|wishbone_master_inst|len_reg[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[1]~feeder\, rx_path_unit|mp_dec_inst|len_reg[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[1]\, rx_path_unit|mp_dec_inst|len_reg[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[1]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[1]\, rx_path_unit|wishbone_master_inst|len_reg[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~2\, rx_path_unit|wishbone_master_inst|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[0]~9\, rx_path_unit|wishbone_master_inst|ack_cnt[0]~9, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[1]~27\, rx_path_unit|wishbone_master_inst|ack_cnt[1]~27, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[0]\, rx_path_unit|wishbone_master_inst|ack_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[1]~11\, rx_path_unit|wishbone_master_inst|ack_cnt[1]~11, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[1]\, rx_path_unit|wishbone_master_inst|ack_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[2]~13\, rx_path_unit|wishbone_master_inst|ack_cnt[2]~13, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[2]\, rx_path_unit|wishbone_master_inst|ack_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[3]~15\, rx_path_unit|wishbone_master_inst|ack_cnt[3]~15, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[3]\, rx_path_unit|wishbone_master_inst|ack_cnt[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal0~1\, rx_path_unit|wishbone_master_inst|Equal0~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[7]\, rx_path_unit|mp_dec_inst|len_blk[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[7]~feeder\, rx_path_unit|mp_dec_inst|len_reg[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[7]\, rx_path_unit|mp_dec_inst|len_reg[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[7]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[7]\, rx_path_unit|wishbone_master_inst|len_reg[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_blk[4]\, rx_path_unit|mp_dec_inst|len_blk[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[4]~feeder\, rx_path_unit|mp_dec_inst|len_reg[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[4]\, rx_path_unit|mp_dec_inst|len_reg[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[4]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[4]\, rx_path_unit|wishbone_master_inst|len_reg[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[3]~feeder\, rx_path_unit|mp_dec_inst|len_reg[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[3]\, rx_path_unit|mp_dec_inst|len_reg[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[3]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[3]\, rx_path_unit|wishbone_master_inst|len_reg[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~6\, rx_path_unit|wishbone_master_inst|Add0~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~8\, rx_path_unit|wishbone_master_inst|Add0~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~12\, rx_path_unit|wishbone_master_inst|Add0~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[4]~17\, rx_path_unit|wishbone_master_inst|ack_cnt[4]~17, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[4]\, rx_path_unit|wishbone_master_inst|ack_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[6]~21\, rx_path_unit|wishbone_master_inst|ack_cnt[6]~21, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[7]\, rx_path_unit|wishbone_master_inst|ack_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ack_cnt[6]\, rx_path_unit|wishbone_master_inst|ack_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal0~3\, rx_path_unit|wishbone_master_inst|Equal0~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal0~2\, rx_path_unit|wishbone_master_inst|Equal0~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal0~4\, rx_path_unit|wishbone_master_inst|Equal0~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add0~14\, rx_path_unit|wishbone_master_inst|Add0~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal0~5\, rx_path_unit|wishbone_master_inst|Equal0~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~13\, rx_path_unit|wishbone_master_inst|wm_state~13, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~12\, rx_path_unit|wishbone_master_inst|wm_state~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~14\, rx_path_unit|wishbone_master_inst|wm_state~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st\, rx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~25\, rx_path_unit|wishbone_master_inst|wm_state~25, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.idle_st\, rx_path_unit|wishbone_master_inst|wm_state.idle_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[4]~13\, rx_path_unit|wishbone_master_inst|len_cnt[4]~13, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[2]\, rx_path_unit|wishbone_master_inst|len_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[4]~18\, rx_path_unit|wishbone_master_inst|len_cnt[4]~18, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[4]\, rx_path_unit|wishbone_master_inst|len_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[5]~20\, rx_path_unit|wishbone_master_inst|len_cnt[5]~20, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[6]~22\, rx_path_unit|wishbone_master_inst|len_cnt[6]~22, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[6]\, rx_path_unit|wishbone_master_inst|len_cnt[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[7]~24\, rx_path_unit|wishbone_master_inst|len_cnt[7]~24, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[7]\, rx_path_unit|wishbone_master_inst|len_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal1~4\, rx_path_unit|wishbone_master_inst|Equal1~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[5]~feeder\, rx_path_unit|mp_dec_inst|len_reg[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|len_reg[5]\, rx_path_unit|mp_dec_inst|len_reg[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[5]~feeder\, rx_path_unit|wishbone_master_inst|len_reg[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_reg[5]\, rx_path_unit|wishbone_master_inst|len_reg[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[5]\, rx_path_unit|wishbone_master_inst|len_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal1~3\, rx_path_unit|wishbone_master_inst|Equal1~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[8]~26\, rx_path_unit|wishbone_master_inst|len_cnt[8]~26, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|len_cnt[8]\, rx_path_unit|wishbone_master_inst|len_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Equal1~5\, rx_path_unit|wishbone_master_inst|Equal1~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~17\, rx_path_unit|wishbone_master_inst|wm_state~17, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~18\, rx_path_unit|wishbone_master_inst|wm_state~18, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.write_st\, rx_path_unit|wishbone_master_inst|wm_state.write_st, top_internal_logic_analyzer, 1
instance = comp, \intercon|we_sig\, intercon|we_sig, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[0]~8\, output_block_unit|output_block_wm|addr_reg[0]~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[1]~24\, output_block_unit|output_block_wm|addr_reg[1]~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[0]\, output_block_unit|output_block_wm|addr_reg[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[2]~12\, output_block_unit|output_block_wm|addr_reg[2]~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[2]\, output_block_unit|output_block_wm|addr_reg[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~7\, intercon|adr_sig~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~0\, rx_path_unit|wishbone_master_inst|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~2\, rx_path_unit|wishbone_master_inst|Add1~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[1]~feeder\, rx_path_unit|mp_dec_inst|addr_blk[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[7]~0\, rx_path_unit|mp_dec_inst|addr_blk[7]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[1]\, rx_path_unit|mp_dec_inst|addr_blk[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[1]~feeder\, rx_path_unit|mp_dec_inst|addr_reg[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[1]\, rx_path_unit|mp_dec_inst|addr_reg[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~24\, rx_path_unit|wishbone_master_inst|addr_reg~24, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[3]~16\, rx_path_unit|wishbone_master_inst|addr_reg[3]~16, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[1]\, rx_path_unit|wishbone_master_inst|addr_reg[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[1]\, intercon|adr_sig[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|CYC_I_S2~0\, intercon|CYC_I_S2~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|CYC_I_S2~1\, intercon|CYC_I_S2~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample\, tx_path_unit|bus_to_enc_fsm_inst|active_cycle_sample, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|req_crc_proc~0\, tx_path_unit|tx_mpe_inst|req_crc_proc~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|req_crc\, tx_path_unit|tx_mpe_inst|req_crc, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_valid~feeder\, tx_path_unit|tx_crc_inst|crc_valid~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_valid\, tx_path_unit|tx_crc_inst|crc_valid, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_ack_i~0\, tx_path_unit|tx_mpe_inst|crc_ack_i~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_ack_i\, tx_path_unit|tx_mpe_inst|crc_ack_i, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector7~1\, tx_path_unit|tx_mpe_inst|Selector7~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st\, tx_path_unit|tx_mpe_inst|cur_st.reg_crc_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector21~2\, tx_path_unit|tx_mpe_inst|Selector21~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|blk_pos[0]\, tx_path_unit|tx_mpe_inst|blk_pos[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector18~1\, tx_path_unit|tx_mpe_inst|Selector18~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector19~0\, tx_path_unit|tx_mpe_inst|Selector19~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|blk_pos[3]~0\, tx_path_unit|tx_mpe_inst|blk_pos[3]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|blk_pos[2]\, tx_path_unit|tx_mpe_inst|blk_pos[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add0~0\, tx_path_unit|tx_mpe_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector18~0\, tx_path_unit|tx_mpe_inst|Selector18~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|blk_pos[3]\, tx_path_unit|tx_mpe_inst|blk_pos[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Equal0~0\, tx_path_unit|tx_mpe_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector8~0\, tx_path_unit|tx_mpe_inst|Selector8~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.crc_st\, tx_path_unit|tx_mpe_inst|cur_st.crc_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st~13\, tx_path_unit|tx_mpe_inst|cur_st~13, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.eof_st\, tx_path_unit|tx_mpe_inst|cur_st.eof_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector3~0\, tx_path_unit|tx_mpe_inst|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.sof_st\, tx_path_unit|tx_mpe_inst|cur_st.sof_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~29\, tx_path_unit|wishbone_master_inst|wm_state~29, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st\, tx_path_unit|wishbone_master_inst|wm_state.get_acks_rd_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample\, tx_path_unit|wishbone_master_inst|get_acks_rd_st_sample, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~28\, tx_path_unit|wishbone_master_inst|wm_state~28, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st\, tx_path_unit|wishbone_master_inst|wm_state.get_acks_wr_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample\, tx_path_unit|wishbone_master_inst|get_acks_wr_st_sample, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~24feeder\, output_block_unit|fifo|mem~24feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~24\, output_block_unit|fifo|mem~24, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[0]~feeder\, rx_path_unit|mp_dec_inst|dout[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_en~0\, rx_path_unit|mp_dec_inst|write_en~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[0]\, rx_path_unit|mp_dec_inst|dout[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[0]\, rx_path_unit|mp_dec_inst|write_addr[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[1]\, rx_path_unit|mp_dec_inst|write_addr[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr~6\, rx_path_unit|mp_dec_inst|w_addr~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|w_addr[2]\, rx_path_unit|mp_dec_inst|w_addr[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[2]\, rx_path_unit|mp_dec_inst|write_addr[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[3]\, rx_path_unit|mp_dec_inst|write_addr[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[4]\, rx_path_unit|mp_dec_inst|write_addr[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[5]\, rx_path_unit|mp_dec_inst|write_addr[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[6]\, rx_path_unit|mp_dec_inst|write_addr[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_addr[7]\, rx_path_unit|mp_dec_inst|write_addr[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[0]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~0\, rx_path_unit|wishbone_master_inst|Add2~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~0\, rx_path_unit|wishbone_master_inst|ram_addr_sig~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~1\, rx_path_unit|wishbone_master_inst|ram_addr_sig~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[1]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~2\, rx_path_unit|wishbone_master_inst|ram_addr_sig~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[2]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~4\, rx_path_unit|wishbone_master_inst|Add2~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~3\, rx_path_unit|wishbone_master_inst|ram_addr_sig~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[3]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~4\, rx_path_unit|wishbone_master_inst|ram_addr_sig~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[4]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~8\, rx_path_unit|wishbone_master_inst|Add2~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~5\, rx_path_unit|wishbone_master_inst|ram_addr_sig~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[5]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~6\, rx_path_unit|wishbone_master_inst|ram_addr_sig~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[6]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~12\, rx_path_unit|wishbone_master_inst|Add2~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~7\, rx_path_unit|wishbone_master_inst|ram_addr_sig~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig[7]\, rx_path_unit|wishbone_master_inst|ram_addr_sig[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add2~14\, rx_path_unit|wishbone_master_inst|Add2~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|ram_addr_sig~8\, rx_path_unit|wishbone_master_inst|ram_addr_sig~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[1]~feeder\, rx_path_unit|mp_dec_inst|dout[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[1]\, rx_path_unit|mp_dec_inst|dout[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[2]\, rx_path_unit|mp_dec_inst|dout[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[3]~feeder\, rx_path_unit|mp_dec_inst|dout[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[3]\, rx_path_unit|mp_dec_inst|dout[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[4]~feeder\, rx_path_unit|mp_dec_inst|dout[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[4]\, rx_path_unit|mp_dec_inst|dout[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[5]~feeder\, rx_path_unit|mp_dec_inst|dout[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[5]\, rx_path_unit|mp_dec_inst|dout[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[6]~feeder\, rx_path_unit|mp_dec_inst|dout[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[6]\, rx_path_unit|mp_dec_inst|dout[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|dout[7]\, rx_path_unit|mp_dec_inst|dout[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[7]~7\, rx_path_unit|ram_simple_inst|data_out[7]~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[24], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[15]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[15], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[13], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~30\, rx_path_unit|ram_simple_inst|ram_data~30, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_en~feeder\, rx_path_unit|mp_dec_inst|write_en~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|write_en\, rx_path_unit|mp_dec_inst|write_en, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[0]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[7]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[3]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~26\, rx_path_unit|ram_simple_inst|ram_data~26, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~28\, rx_path_unit|ram_simple_inst|ram_data~28, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~31\, rx_path_unit|ram_simple_inst|ram_data~31, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[7]\, rx_path_unit|ram_simple_inst|data_out[7], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~7\, intercon|dat_sig~7, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[7]\, intercon|dat_sig[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[7]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|Selector1~1\, tx_path_unit|bus_to_enc_fsm_inst|Selector1~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st\, tx_path_unit|bus_to_enc_fsm_inst|fsm_state.ws_read_req_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder\, tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample\, tx_path_unit|bus_to_enc_fsm_inst|ws_read_req_st_en_sample, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0\, tx_path_unit|wishbone_master_inst|ram_addr_sig_proc~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[7]\, tx_path_unit|wishbone_master_inst|len_reg[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~9\, output_block_unit|requested_bytes~9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[4]\, output_block_unit|requested_bytes[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~4\, output_block_unit|Add6~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~6\, output_block_unit|Add6~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~10\, output_block_unit|requested_bytes~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[3]\, output_block_unit|requested_bytes[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~8\, output_block_unit|Add6~8, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~6\, intercon|dat_sig~6, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[4]\, intercon|dat_sig[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[4]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[4]\, tx_path_unit|wishbone_master_inst|len_reg[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[3]~3\, rx_path_unit|ram_simple_inst|data_out[3]~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[20], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[3]\, rx_path_unit|ram_simple_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~3\, intercon|dat_sig~3, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[3]\, intercon|dat_sig[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[3]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[3]\, tx_path_unit|wishbone_master_inst|len_reg[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~19feeder\, rx_path_unit|ram_simple_inst|ram_data~19feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~33\, rx_path_unit|ram_simple_inst|ram_data~33, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~32\, rx_path_unit|ram_simple_inst|ram_data~32, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~34\, rx_path_unit|ram_simple_inst|ram_data~34, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~19\, rx_path_unit|ram_simple_inst|ram_data~19, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[1]~1\, rx_path_unit|ram_simple_inst|data_out[1]~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[18], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[1]\, rx_path_unit|ram_simple_inst|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~2\, intercon|dat_sig~2, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[1]\, intercon|dat_sig[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[1]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[1]\, tx_path_unit|wishbone_master_inst|len_reg[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~8\, tx_path_unit|wishbone_master_inst|Add0~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~10\, tx_path_unit|wishbone_master_inst|Add0~10, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~12\, tx_path_unit|wishbone_master_inst|Add0~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add0~14\, tx_path_unit|wishbone_master_inst|Add0~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[0]~9\, tx_path_unit|wishbone_master_inst|ack_cnt[0]~9, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[7]~13\, tx_path_unit|wishbone_master_inst|ack_cnt[7]~13, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[0]\, tx_path_unit|wishbone_master_inst|ack_cnt[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[1]~11\, tx_path_unit|wishbone_master_inst|ack_cnt[1]~11, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[1]\, tx_path_unit|wishbone_master_inst|ack_cnt[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[2]~14\, tx_path_unit|wishbone_master_inst|ack_cnt[2]~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[2]\, tx_path_unit|wishbone_master_inst|ack_cnt[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[4]~18\, tx_path_unit|wishbone_master_inst|ack_cnt[4]~18, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[4]\, tx_path_unit|wishbone_master_inst|ack_cnt[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[5]~20\, tx_path_unit|wishbone_master_inst|ack_cnt[5]~20, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[7]~24\, tx_path_unit|wishbone_master_inst|ack_cnt[7]~24, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[7]\, tx_path_unit|wishbone_master_inst|ack_cnt[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[8]~26\, tx_path_unit|wishbone_master_inst|ack_cnt[8]~26, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[8]\, tx_path_unit|wishbone_master_inst|ack_cnt[8], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ack_cnt[5]\, tx_path_unit|wishbone_master_inst|ack_cnt[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal0~2\, tx_path_unit|wishbone_master_inst|Equal0~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal0~3\, tx_path_unit|wishbone_master_inst|Equal0~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|len_reg[0]\, tx_path_unit|wishbone_master_inst|len_reg[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal0~0\, tx_path_unit|wishbone_master_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal0~4\, tx_path_unit|wishbone_master_inst|Equal0~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal0~5\, tx_path_unit|wishbone_master_inst|Equal0~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|Selector2~0\, tx_path_unit|bus_to_enc_fsm_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st\, tx_path_unit|bus_to_enc_fsm_inst|fsm_state.wm_read_st, top_internal_logic_analyzer, 1
instance = comp, \intercon|ERR_I_M2\, intercon|ERR_I_M2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~26\, tx_path_unit|wishbone_master_inst|wm_state~26, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~27\, tx_path_unit|wishbone_master_inst|wm_state~27, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.idle_st\, tx_path_unit|wishbone_master_inst|wm_state.idle_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_end~0\, tx_path_unit|wishbone_master_inst|wm_end~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|reg_ready_sig~0\, tx_path_unit|tx_mpe_inst|reg_ready_sig~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|reg_ready_sig\, tx_path_unit|tx_mpe_inst|reg_ready_sig, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector2~0\, tx_path_unit|tx_mpe_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.idle_st\, tx_path_unit|tx_mpe_inst|cur_st.idle_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder\, tx_path_unit|tx_mpe_inst|mp_done_blink_done~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|mp_done~1\, tx_path_unit|tx_mpe_inst|mp_done~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|mp_done_blink_done\, tx_path_unit|tx_mpe_inst|mp_done_blink_done, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|mp_done~0\, tx_path_unit|tx_mpe_inst|mp_done~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|mp_done\, tx_path_unit|tx_mpe_inst|mp_done, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|Selector3~0\, tx_path_unit|bus_to_enc_fsm_inst|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st\, tx_path_unit|bus_to_enc_fsm_inst|fsm_state.sending_packet_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|Selector1~0\, tx_path_unit|bus_to_enc_fsm_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|Selector0~0\, tx_path_unit|bus_to_enc_fsm_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st\, tx_path_unit|bus_to_enc_fsm_inst|fsm_state.idle_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[1]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~0\, tx_path_unit|wishbone_master_inst|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~5\, intercon|adr_sig~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[0]~feeder\, rx_path_unit|mp_dec_inst|addr_blk[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[0]\, rx_path_unit|mp_dec_inst|addr_blk[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[0]~feeder\, rx_path_unit|mp_dec_inst|addr_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[0]\, rx_path_unit|mp_dec_inst|addr_reg[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~22\, rx_path_unit|wishbone_master_inst|addr_reg~22, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[0]\, rx_path_unit|wishbone_master_inst|addr_reg[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[0]\, intercon|adr_sig[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[0]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~6\, tx_path_unit|wishbone_master_inst|addr_reg~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~23\, tx_path_unit|wishbone_master_inst|wm_state~23, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~25\, tx_path_unit|wishbone_master_inst|wm_state~25, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.read_st\, tx_path_unit|wishbone_master_inst|wm_state.read_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~22\, tx_path_unit|wishbone_master_inst|wm_state~22, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st\, tx_path_unit|wishbone_master_inst|wm_state.stall_wr_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~24\, tx_path_unit|wishbone_master_inst|wm_state~24, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.write_st\, tx_path_unit|wishbone_master_inst|wm_state.write_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[4]~1\, tx_path_unit|wishbone_master_inst|addr_reg[4]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[0]\, tx_path_unit|wishbone_master_inst|addr_reg[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~2\, tx_path_unit|wishbone_master_inst|Add1~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~8\, tx_path_unit|wishbone_master_inst|addr_reg~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[1]\, tx_path_unit|wishbone_master_inst|addr_reg[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Add1~4\, tx_path_unit|wishbone_master_inst|Add1~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[2]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~7\, tx_path_unit|wishbone_master_inst|addr_reg~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[2]\, tx_path_unit|wishbone_master_inst|addr_reg[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~6\, intercon|adr_sig~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~4\, rx_path_unit|wishbone_master_inst|Add1~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[2]~feeder\, rx_path_unit|mp_dec_inst|addr_blk[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[2]\, rx_path_unit|mp_dec_inst|addr_blk[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[2]~feeder\, rx_path_unit|mp_dec_inst|addr_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[2]\, rx_path_unit|mp_dec_inst|addr_reg[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~23\, rx_path_unit|wishbone_master_inst|addr_reg~23, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[2]\, rx_path_unit|wishbone_master_inst|addr_reg[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[2]\, intercon|adr_sig[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal3~0\, core_inst|core_registers_inst|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|valid_data_out~2\, signal_generator_inst|registers_inst|valid_data_out~2, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|valid_data_out\, signal_generator_inst|registers_inst|valid_data_out, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[0]~feeder\, rx_path_unit|mp_dec_inst|type_blk[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[0]\, rx_path_unit|mp_dec_inst|type_blk[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[0]~feeder\, rx_path_unit|mp_dec_inst|type_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[0]\, rx_path_unit|mp_dec_inst|type_reg[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[0]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[0]\, rx_path_unit|wishbone_master_inst|type_reg[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~4\, intercon|tga_sig~4, top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[5]\, intercon|tga_sig[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|type_reg[0]\, tx_path_unit|bus_to_enc_fsm_inst|type_reg[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|type_reg[0]~feeder\, tx_path_unit|wishbone_master_inst|type_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|type_reg[0]\, tx_path_unit|wishbone_master_inst|type_reg[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~0\, intercon|tga_sig~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[0]\, intercon|tga_sig[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_signal_router_mux_proc~0\, intercon|slave_signal_router_mux_proc~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_ack_sig~1\, intercon|slave_ack_sig~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|Equal2~0\, intercon|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|valid_data_out~2\, rx_path_unit|error_register_inst|valid_data_out~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|valid_data_out\, rx_path_unit|error_register_inst|valid_data_out, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_ack_sig~0\, intercon|slave_ack_sig~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_ack_sig~2\, intercon|slave_ack_sig~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo_rd_en~0\, output_block_unit|fifo_rd_en~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|valid_data_out~3\, core_inst|core_registers_inst|valid_data_out~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|valid_data_out~2\, core_inst|core_registers_inst|valid_data_out~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|valid_data_out\, core_inst|core_registers_inst|valid_data_out, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_ack_sig~3\, intercon|slave_ack_sig~3, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_ack_sig~4\, intercon|slave_ack_sig~4, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_ack_sig~5\, intercon|slave_ack_sig~5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Selector2~0\, output_block_unit|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Selector2~1\, output_block_unit|Selector2~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fsm_out_state.send_data_st\, output_block_unit|fsm_out_state.send_data_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[0]~6\, output_block_unit|requested_bytes[0]~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[1]\, output_block_unit|requested_bytes[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~11\, output_block_unit|requested_bytes~11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[2]\, output_block_unit|requested_bytes[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal2~1\, output_block_unit|Equal2~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~1\, output_block_unit|requested_bytes~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~10\, output_block_unit|Add6~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~12\, output_block_unit|Add6~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~7\, output_block_unit|requested_bytes~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[6]\, output_block_unit|requested_bytes[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add6~14\, output_block_unit|Add6~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~5\, output_block_unit|requested_bytes~5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[7]\, output_block_unit|requested_bytes[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~2\, output_block_unit|requested_bytes~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~3\, output_block_unit|requested_bytes~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[8]\, output_block_unit|requested_bytes[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~8\, output_block_unit|requested_bytes~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[5]\, output_block_unit|requested_bytes[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal2~0\, output_block_unit|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal2~2\, output_block_unit|Equal2~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Selector3~0\, output_block_unit|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fsm_out_state.wait_after_send_st\, output_block_unit|fsm_out_state.wait_after_send_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~31\, output_block_unit|wait_cycles~31, top_internal_logic_analyzer, 1
instance = comp, \~GND\, ~GND, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[0]\, output_block_unit|wait_cycles[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes~13\, output_block_unit|requested_bytes~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|requested_bytes[0]\, output_block_unit|requested_bytes[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~0\, output_block_unit|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~6\, output_block_unit|Add0~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~0\, output_block_unit|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~4\, output_block_unit|Add3~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~0\, output_block_unit|Add4~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~2\, output_block_unit|Add4~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~4\, output_block_unit|Add4~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~10\, output_block_unit|Add0~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~2\, output_block_unit|Add1~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~4\, output_block_unit|Add1~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~8\, output_block_unit|Add3~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~6\, output_block_unit|Add4~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~10\, output_block_unit|Add3~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~8\, output_block_unit|Add4~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][3]~9\, output_block_unit|Mult0|mult_core|romout[1][3]~9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][10]~11\, output_block_unit|Mult0|mult_core|romout[1][10]~11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~20\, output_block_unit|wait_cycles~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[4]~4\, output_block_unit|wait_cycles[4]~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[7]\, output_block_unit|wait_cycles[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~2\, output_block_unit|Add5~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~0\, output_block_unit|wait_cycles~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~30\, output_block_unit|wait_cycles~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[1]\, output_block_unit|wait_cycles[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~6\, output_block_unit|Add5~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[3]~5\, output_block_unit|wait_cycles[3]~5, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~27\, output_block_unit|wait_cycles~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[3]\, output_block_unit|wait_cycles[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~12\, output_block_unit|Add5~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~21\, output_block_unit|wait_cycles~21, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~22\, output_block_unit|wait_cycles~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[6]\, output_block_unit|wait_cycles[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~16\, output_block_unit|Add5~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[0][8]~8\, output_block_unit|Mult0|mult_core|romout[0][8]~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~18\, output_block_unit|wait_cycles~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[8]\, output_block_unit|wait_cycles[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~18\, output_block_unit|Add5~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~22\, output_block_unit|Add5~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][7]~4\, output_block_unit|Mult0|mult_core|romout[1][7]~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~12\, output_block_unit|Add0~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~14\, output_block_unit|Add0~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~8\, output_block_unit|Add1~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~14\, output_block_unit|Add3~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~10\, output_block_unit|Add4~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~12\, output_block_unit|Add4~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~14\, output_block_unit|wait_cycles~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[11]\, output_block_unit|wait_cycles[11], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~24\, output_block_unit|Add5~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~13\, output_block_unit|wait_cycles~13, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[12]\, output_block_unit|wait_cycles[12], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~26\, output_block_unit|Add5~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add0~18\, output_block_unit|Add0~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add1~12\, output_block_unit|Add1~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add3~16\, output_block_unit|Add3~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add4~14\, output_block_unit|Add4~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[2][7]~12\, output_block_unit|Mult0|mult_core|romout[2][7]~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~12\, output_block_unit|wait_cycles~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[13]\, output_block_unit|wait_cycles[13], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~28\, output_block_unit|Add5~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|romout[1][9]~2\, output_block_unit|Mult0|mult_core|romout[1][9]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~11\, output_block_unit|wait_cycles~11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[14]\, output_block_unit|wait_cycles[14], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~32\, output_block_unit|Add5~32, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~9\, output_block_unit|wait_cycles~9, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[16]\, output_block_unit|wait_cycles[16], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~1\, output_block_unit|Equal3~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~17\, output_block_unit|wait_cycles~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[9]\, output_block_unit|wait_cycles[9], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~2\, output_block_unit|Equal3~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~1\, output_block_unit|wait_cycles~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Add5~34\, output_block_unit|Add5~34, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~8\, output_block_unit|wait_cycles~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[17]\, output_block_unit|wait_cycles[17], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~2\, output_block_unit|wait_cycles~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\, output_block_unit|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\, output_block_unit|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~3\, output_block_unit|wait_cycles~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[20]\, output_block_unit|wait_cycles[20], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles~7\, output_block_unit|wait_cycles~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|wait_cycles[18]\, output_block_unit|wait_cycles[18], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~0\, output_block_unit|Equal3~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~4\, output_block_unit|Equal3~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Equal3~6\, output_block_unit|Equal3~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Selector0~0\, output_block_unit|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fsm_out_state.idle_st\, output_block_unit|fsm_out_state.idle_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|Selector1~0\, output_block_unit|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fsm_out_state.wm_request_st\, output_block_unit|fsm_out_state.wm_request_st, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|type_reg[6]~0\, output_block_unit|output_block_wm|type_reg[6]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|type_reg[6]\, output_block_unit|output_block_wm|type_reg[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~6\, intercon|tga_sig~6, top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[6]\, intercon|tga_sig[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|type_reg[1]\, tx_path_unit|bus_to_enc_fsm_inst|type_reg[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|type_reg[1]~feeder\, tx_path_unit|wishbone_master_inst|type_reg[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|type_reg[1]\, tx_path_unit|wishbone_master_inst|type_reg[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~3\, intercon|tga_sig~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[1]~feeder\, rx_path_unit|mp_dec_inst|type_blk[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[1]\, rx_path_unit|mp_dec_inst|type_blk[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[1]~feeder\, rx_path_unit|mp_dec_inst|type_reg[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[1]\, rx_path_unit|mp_dec_inst|type_reg[1], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[1]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[1]\, rx_path_unit|wishbone_master_inst|type_reg[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[1]\, intercon|tga_sig[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_stall_sig~1\, intercon|slave_stall_sig~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_stall_sig~0\, intercon|slave_stall_sig~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_stall_sig~2\, intercon|slave_stall_sig~2, top_internal_logic_analyzer, 1
instance = comp, \intercon|STALL_I_M1~0\, intercon|STALL_I_M1~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~22\, rx_path_unit|wishbone_master_inst|wm_state~22, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.read_st\, rx_path_unit|wishbone_master_inst|wm_state.read_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state~23\, rx_path_unit|wishbone_master_inst|wm_state~23, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st\, rx_path_unit|wishbone_master_inst|wm_state.stall_rd_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|CYC_O~0\, rx_path_unit|wishbone_master_inst|CYC_O~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|CYC_O\, rx_path_unit|wishbone_master_inst|CYC_O, top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector2~1\, intercon|Selector2~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector2~0\, intercon|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector2~2\, intercon|Selector2~2, top_internal_logic_analyzer, 1
instance = comp, \intercon|intercon_state.master_3_st\, intercon|intercon_state.master_3_st, top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector0~0\, intercon|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|Selector0~1\, intercon|Selector0~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|intercon_state.master_1_st\, intercon|intercon_state.master_1_st, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[2]~feeder\, rx_path_unit|mp_dec_inst|type_blk[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[2]\, rx_path_unit|mp_dec_inst|type_blk[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[2]~feeder\, rx_path_unit|mp_dec_inst|type_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[2]\, rx_path_unit|mp_dec_inst|type_reg[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[2]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[2]\, rx_path_unit|wishbone_master_inst|type_reg[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[7]~feeder\, rx_path_unit|mp_dec_inst|type_blk[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_blk[7]\, rx_path_unit|mp_dec_inst|type_blk[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[7]~feeder\, rx_path_unit|mp_dec_inst|type_reg[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|type_reg[7]\, rx_path_unit|mp_dec_inst|type_reg[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[7]~feeder\, rx_path_unit|wishbone_master_inst|type_reg[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|type_reg[7]\, rx_path_unit|wishbone_master_inst|type_reg[7], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~5\, intercon|tga_sig~5, top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[7]\, intercon|tga_sig[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|type_reg[2]\, tx_path_unit|bus_to_enc_fsm_inst|type_reg[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|type_reg[2]~feeder\, tx_path_unit|wishbone_master_inst|type_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|type_reg[2]\, tx_path_unit|wishbone_master_inst|type_reg[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig~1\, intercon|tga_sig~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|tga_sig[2]\, intercon|tga_sig[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|ERR_I_M1~0\, intercon|ERR_I_M1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~20\, tx_path_unit|wishbone_master_inst|wm_state~20, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.initiate_st\, tx_path_unit|wishbone_master_inst|wm_state.initiate_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~21\, tx_path_unit|wishbone_master_inst|wm_state~21, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st\, tx_path_unit|wishbone_master_inst|wm_state.stall_rd_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|wm_state~16\, tx_path_unit|wishbone_master_inst|wm_state~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|CYC_O~0\, tx_path_unit|wishbone_master_inst|CYC_O~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|CYC_O\, tx_path_unit|wishbone_master_inst|CYC_O, top_internal_logic_analyzer, 1
instance = comp, \intercon|arbiter_state_machine_proc~0\, intercon|arbiter_state_machine_proc~0, top_internal_logic_analyzer, 1
instance = comp, \intercon|intercon_state.idle_st~feeder\, intercon|intercon_state.idle_st~feeder, top_internal_logic_analyzer, 1
instance = comp, \intercon|intercon_state.idle_st\, intercon|intercon_state.idle_st, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[0]~0\, intercon|dat_sig[0]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~18\, rx_path_unit|ram_simple_inst|ram_data~18, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[0]~0\, rx_path_unit|ram_simple_inst|data_out[0]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[17], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[0]\, rx_path_unit|ram_simple_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~1\, intercon|dat_sig~1, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[0]\, intercon|dat_sig[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[0]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[7]~0\, tx_path_unit|tx_mpe_inst|len_blk[7]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[0]\, tx_path_unit|tx_mpe_inst|len_blk[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[1]\, tx_path_unit|tx_mpe_inst|len_blk[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~0\, tx_path_unit|tx_mpe_inst|ram_addr_i~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~1\, tx_path_unit|tx_mpe_inst|ram_addr_i~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~2\, tx_path_unit|tx_mpe_inst|ram_addr_i~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[1]\, tx_path_unit|tx_mpe_inst|ram_addr_i[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~3\, tx_path_unit|tx_mpe_inst|ram_addr_i~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~0\, tx_path_unit|tx_mpe_inst|Add1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~4\, tx_path_unit|tx_mpe_inst|ram_addr_i~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[0]\, tx_path_unit|tx_mpe_inst|ram_addr_i[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~2\, tx_path_unit|tx_mpe_inst|Add1~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Equal1~0\, tx_path_unit|tx_mpe_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~15\, tx_path_unit|tx_mpe_inst|ram_addr_i~15, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~16\, tx_path_unit|tx_mpe_inst|ram_addr_i~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[6]\, tx_path_unit|tx_mpe_inst|ram_addr_i[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~9\, tx_path_unit|tx_mpe_inst|ram_addr_i~9, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~10\, tx_path_unit|tx_mpe_inst|ram_addr_i~10, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[5]\, tx_path_unit|tx_mpe_inst|ram_addr_i[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~4\, tx_path_unit|tx_mpe_inst|Add1~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~8\, tx_path_unit|tx_mpe_inst|ram_addr_i~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[2]\, tx_path_unit|tx_mpe_inst|ram_addr_i[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~10\, tx_path_unit|tx_mpe_inst|Add1~10, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~12\, tx_path_unit|tx_mpe_inst|Add1~12, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~13\, tx_path_unit|tx_mpe_inst|ram_addr_i~13, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~14\, tx_path_unit|tx_mpe_inst|ram_addr_i~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[7]\, tx_path_unit|tx_mpe_inst|ram_addr_i[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Add1~14\, tx_path_unit|tx_mpe_inst|Add1~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[6]~6\, rx_path_unit|ram_simple_inst|data_out[6]~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[23], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[6]\, rx_path_unit|ram_simple_inst|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~8\, intercon|dat_sig~8, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[6]\, intercon|dat_sig[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[6]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[6]~feeder\, tx_path_unit|tx_mpe_inst|len_blk[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[6]\, tx_path_unit|tx_mpe_inst|len_blk[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Equal1~3\, tx_path_unit|tx_mpe_inst|Equal1~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[4]\, tx_path_unit|tx_mpe_inst|len_blk[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~23feeder\, rx_path_unit|ram_simple_inst|ram_data~23feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data~23\, rx_path_unit|ram_simple_inst|ram_data~23, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[5]~5\, rx_path_unit|ram_simple_inst|data_out[5]~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[22], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[5]\, rx_path_unit|ram_simple_inst|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~5\, intercon|dat_sig~5, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[5]\, intercon|dat_sig[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[5]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[5]~feeder\, tx_path_unit|tx_mpe_inst|len_blk[5]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[5]\, tx_path_unit|tx_mpe_inst|len_blk[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Equal1~2\, tx_path_unit|tx_mpe_inst|Equal1~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Equal1~4\, tx_path_unit|tx_mpe_inst|Equal1~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector0~1\, tx_path_unit|tx_mpe_inst|Selector0~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|read_addr_en~2\, tx_path_unit|tx_mpe_inst|read_addr_en~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|read_addr_en\, tx_path_unit|tx_mpe_inst|read_addr_en, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|dout_valid~feeder\, tx_path_unit|tx_ram_inst|dout_valid~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|dout_valid\, tx_path_unit|tx_ram_inst|dout_valid, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout_valid_i~3\, tx_path_unit|tx_mpe_inst|dout_valid_i~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout_valid_i\, tx_path_unit|tx_mpe_inst|dout_valid_i, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count_proc~0\, tx_path_unit|tx_fifo_inst|count_proc~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count~0\, tx_path_unit|tx_fifo_inst|count~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|count[0]\, tx_path_unit|tx_fifo_inst|count[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|Equal2~0\, tx_path_unit|tx_fifo_inst|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|data_valid_proc~0\, tx_path_unit|tx_fifo_inst|data_valid_proc~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout_valid\, tx_path_unit|tx_fifo_inst|dout_valid, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|Selector1~0\, tx_path_unit|tx_uart_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST\, tx_path_unit|tx_uart_inst|cur_st.REGDATA_ST, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder\, tx_path_unit|tx_mpe_inst|eof_blk[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|eof_blk[0]\, tx_path_unit|tx_mpe_inst|eof_blk[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.type_st\, tx_path_unit|tx_mpe_inst|cur_st.type_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.addr_st\, tx_path_unit|tx_mpe_inst|cur_st.addr_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|cur_st.len_st\, tx_path_unit|tx_mpe_inst|cur_st.len_st, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector17~0\, tx_path_unit|tx_mpe_inst|Selector17~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|type_blk[0]\, tx_path_unit|tx_mpe_inst|type_blk[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector17~1\, tx_path_unit|tx_mpe_inst|Selector17~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector17~3\, tx_path_unit|tx_mpe_inst|Selector17~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector17~4\, tx_path_unit|tx_mpe_inst|Selector17~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector17~5\, tx_path_unit|tx_mpe_inst|Selector17~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[0]\, tx_path_unit|tx_mpe_inst|dout[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr[1]~3\, tx_path_unit|tx_fifo_inst|write_addr[1]~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr[1]\, tx_path_unit|tx_fifo_inst|write_addr[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr~1\, tx_path_unit|tx_fifo_inst|write_addr~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr[0]\, tx_path_unit|tx_fifo_inst|write_addr[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr[2]~2\, tx_path_unit|tx_fifo_inst|write_addr[2]~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr[2]\, tx_path_unit|tx_fifo_inst|write_addr[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~25\, tx_path_unit|tx_fifo_inst|mem~25, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~26\, tx_path_unit|tx_fifo_inst|mem~26, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~14\, tx_path_unit|tx_fifo_inst|mem~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[0]~0\, tx_path_unit|tx_fifo_inst|dout[0]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[9]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[9], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[0]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup~1\, tx_path_unit|tx_fifo_inst|read_addr_dup~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup[1]\, tx_path_unit|tx_fifo_inst|read_addr_dup[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup~2\, tx_path_unit|tx_fifo_inst|read_addr_dup~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup[2]\, tx_path_unit|tx_fifo_inst|read_addr_dup[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|Equal0~0\, tx_path_unit|tx_fifo_inst|Equal0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup~0\, tx_path_unit|tx_fifo_inst|read_addr_dup~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup[0]\, tx_path_unit|tx_fifo_inst|read_addr_dup[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[3]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~22\, tx_path_unit|tx_fifo_inst|mem~22, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~24\, tx_path_unit|tx_fifo_inst|mem~24, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[0]\, tx_path_unit|tx_fifo_inst|dout[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr~0\, tx_path_unit|tx_fifo_inst|write_addr~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|write_addr[3]\, tx_path_unit|tx_fifo_inst|write_addr[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|Add0~0\, tx_path_unit|tx_fifo_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup[3]\, tx_path_unit|tx_fifo_inst|read_addr_dup[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|read_addr_dup~3\, tx_path_unit|tx_fifo_inst|read_addr_dup~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector16~3\, tx_path_unit|tx_mpe_inst|Selector16~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector16~5\, tx_path_unit|tx_mpe_inst|Selector16~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|type_blk[1]\, tx_path_unit|tx_mpe_inst|type_blk[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[1]\, tx_path_unit|tx_mpe_inst|addr_blk[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector16~2\, tx_path_unit|tx_mpe_inst|Selector16~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector16~4\, tx_path_unit|tx_mpe_inst|Selector16~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[1]\, tx_path_unit|tx_mpe_inst|dout[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector15~3\, tx_path_unit|tx_mpe_inst|Selector15~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[2]\, tx_path_unit|tx_mpe_inst|addr_blk[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|type_blk[2]\, tx_path_unit|tx_mpe_inst|type_blk[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector15~4\, tx_path_unit|tx_mpe_inst|Selector15~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[2]~2\, rx_path_unit|ram_simple_inst|data_out[2]~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19]\, rx_path_unit|ram_simple_inst|ram_data_rtl_0_bypass[19], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|ram_simple_inst|data_out[2]\, rx_path_unit|ram_simple_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig~4\, intercon|dat_sig~4, top_internal_logic_analyzer, 1
instance = comp, \intercon|dat_sig[2]\, intercon|dat_sig[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|len_reg[2]\, tx_path_unit|bus_to_enc_fsm_inst|len_reg[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[2]\, tx_path_unit|tx_mpe_inst|len_blk[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector15~1\, tx_path_unit|tx_mpe_inst|Selector15~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector17~2\, tx_path_unit|tx_mpe_inst|Selector17~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector15~0\, tx_path_unit|tx_mpe_inst|Selector15~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector15~2\, tx_path_unit|tx_mpe_inst|Selector15~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector15~5\, tx_path_unit|tx_mpe_inst|Selector15~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[2]\, tx_path_unit|tx_mpe_inst|dout[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[3]~14\, output_block_unit|output_block_wm|addr_reg[3]~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[3]\, output_block_unit|output_block_wm|addr_reg[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~4\, intercon|adr_sig~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[3]\, rx_path_unit|mp_dec_inst|addr_blk[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[3]\, rx_path_unit|mp_dec_inst|addr_reg[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~6\, rx_path_unit|wishbone_master_inst|Add1~6, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~21\, rx_path_unit|wishbone_master_inst|addr_reg~21, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[3]\, rx_path_unit|wishbone_master_inst|addr_reg[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[3]\, intercon|adr_sig[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[3]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[3]\, tx_path_unit|tx_mpe_inst|addr_blk[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|len_blk[3]\, tx_path_unit|tx_mpe_inst|len_blk[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector14~1\, tx_path_unit|tx_mpe_inst|Selector14~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell\, tx_path_unit|tx_mpe_inst|fsm_proc~0_wirecell, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|read_addr_dup[0]~1\, output_block_unit|short_fifo|read_addr_dup[0]~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|read_addr_dup[0]\, output_block_unit|short_fifo|read_addr_dup[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|read_addr_dup[1]~0\, output_block_unit|short_fifo|read_addr_dup[1]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|read_addr_dup[1]\, output_block_unit|short_fifo|read_addr_dup[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|read_addr_dup[2]~2\, output_block_unit|short_fifo|read_addr_dup[2]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|read_addr_dup[2]\, output_block_unit|short_fifo|read_addr_dup[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal0~2\, core_inst|core_registers_inst|Equal0~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg_proc~0\, core_inst|core_registers_inst|en_reg_proc~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg~0\, core_inst|core_registers_inst|en_reg~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[0]\, core_inst|core_registers_inst|en_reg[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector54~0\, core_inst|write_controller_inst|Selector54~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.set_configurations\, core_inst|write_controller_inst|State.set_configurations, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector55~0\, core_inst|write_controller_inst|Selector55~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.wait_for_enable_rise\, core_inst|write_controller_inst|State.wait_for_enable_rise, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal2~0\, core_inst|core_registers_inst|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2_proc~0\, core_inst|core_registers_inst|trigger_position_reg_2_proc~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[6]\, core_inst|core_registers_inst|trigger_position_reg_2[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder\, core_inst|core_registers_inst|trigger_position_reg_2[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[4]\, core_inst|core_registers_inst|trigger_position_reg_2[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[2]\, core_inst|core_registers_inst|trigger_position_reg_2[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add0~3\, core_inst|write_controller_inst|Add0~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[53]~67, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[52]~68, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[3]\, core_inst|core_registers_inst|trigger_position_reg_2[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[51]~70, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[50]~73, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[1]\, core_inst|core_registers_inst|trigger_position_reg_2[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[49]~74, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[54]~64, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_7~12, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[62]~76, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[61]~77, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[60]~78, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[59]~79, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[58]~80, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[0]\, core_inst|core_registers_inst|trigger_position_reg_2[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[57]~83, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_8~12, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[70]~93, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[69]~85, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[68]~86, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~87, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[66]~104, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_9~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add0~0\, core_inst|write_controller_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[78]~89, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[77]~97, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[67]~103, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[76]~98, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|StageOut[75]~92, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~5, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~7, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12\, core_inst|write_controller_inst|Div0|auto_generated|divider|divider|op_1~12, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[2]~13\, core_inst|write_controller_inst|all_data_rec_count_s[2]~13, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector57~0\, core_inst|write_controller_inst|Selector57~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.send_start_addr_to_rc\, core_inst|write_controller_inst|State.send_start_addr_to_rc, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.write_controller_is_finish~feeder\, core_inst|write_controller_inst|State.write_controller_is_finish~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.write_controller_is_finish\, core_inst|write_controller_inst|State.write_controller_is_finish, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.idle~0\, core_inst|write_controller_inst|State.idle~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.idle\, core_inst|write_controller_inst|State.idle, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder\, core_inst|core_registers_inst|trigger_type_reg_1[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[4]~27\, intercon|DAT_I_M1[4]~27, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal1~0\, core_inst|core_registers_inst|Equal1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1_proc~0\, core_inst|core_registers_inst|trigger_type_reg_1_proc~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[0]\, core_inst|core_registers_inst|trigger_type_reg_1[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector27~0\, core_inst|write_controller_inst|Selector27~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector18~0\, core_inst|write_controller_inst|Selector18~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_type_s[0]\, core_inst|write_controller_inst|trigger_type_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector26~0\, core_inst|write_controller_inst|Selector26~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_type_s[1]\, core_inst|write_controller_inst|trigger_type_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_counter_s[1]~0\, core_inst|write_controller_inst|trigger_counter_s[1]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector37~0\, core_inst|write_controller_inst|Selector37~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_counter_s[1]\, core_inst|write_controller_inst|trigger_counter_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Mux1~0\, core_inst|write_controller_inst|Mux1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal0~3\, core_inst|core_registers_inst|Equal0~3, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1_proc~0\, signal_generator_inst|registers_inst|scene_number_reg_1_proc~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[2]\, signal_generator_inst|registers_inst|scene_number_reg_1[2], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2_proc~0\, signal_generator_inst|registers_inst|enable_reg_2_proc~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2~0\, signal_generator_inst|registers_inst|enable_reg_2~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[0]\, signal_generator_inst|registers_inst|enable_reg_2[0], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector0~0\, signal_generator_inst|signal_generator_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|State.wait_for_scene_number\, signal_generator_inst|signal_generator_inst|State.wait_for_scene_number, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector1~0\, signal_generator_inst|signal_generator_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector24~0\, signal_generator_inst|signal_generator_inst|Selector24~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[2]\, signal_generator_inst|signal_generator_inst|scene_number_s[2], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|State.output_data~0\, signal_generator_inst|signal_generator_inst|State.output_data~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|State.output_data\, signal_generator_inst|signal_generator_inst|State.output_data, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector29~0\, signal_generator_inst|signal_generator_inst|Selector29~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[6]\, signal_generator_inst|signal_generator_inst|data_counter_s[6], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~0\, signal_generator_inst|signal_generator_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~2\, signal_generator_inst|signal_generator_inst|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector34~0\, signal_generator_inst|signal_generator_inst|Selector34~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[1]\, signal_generator_inst|signal_generator_inst|data_counter_s[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~4\, signal_generator_inst|signal_generator_inst|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector33~0\, signal_generator_inst|signal_generator_inst|Selector33~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[2]\, signal_generator_inst|signal_generator_inst|data_counter_s[2], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~8\, signal_generator_inst|signal_generator_inst|Add0~8, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector31~0\, signal_generator_inst|signal_generator_inst|Selector31~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[4]\, signal_generator_inst|signal_generator_inst|data_counter_s[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Add0~10\, signal_generator_inst|signal_generator_inst|Add0~10, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector30~0\, signal_generator_inst|signal_generator_inst|Selector30~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[5]\, signal_generator_inst|signal_generator_inst|data_counter_s[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~2\, signal_generator_inst|signal_generator_inst|Selector19~2, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~3\, signal_generator_inst|signal_generator_inst|Selector19~3, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[0]\, signal_generator_inst|registers_inst|scene_number_reg_1[0], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector26~0\, signal_generator_inst|signal_generator_inst|Selector26~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[0]\, signal_generator_inst|signal_generator_inst|scene_number_s[0], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector28~0\, signal_generator_inst|signal_generator_inst|Selector28~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[7]\, signal_generator_inst|signal_generator_inst|data_counter_s[7], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~4\, signal_generator_inst|signal_generator_inst|Selector19~4, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~5\, signal_generator_inst|signal_generator_inst|Selector19~5, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder\, signal_generator_inst|registers_inst|scene_number_reg_1[1]~feeder, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[1]\, signal_generator_inst|registers_inst|scene_number_reg_1[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector25~0\, signal_generator_inst|signal_generator_inst|Selector25~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[1]\, signal_generator_inst|signal_generator_inst|scene_number_s[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~7\, signal_generator_inst|signal_generator_inst|Selector19~7, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~0\, signal_generator_inst|signal_generator_inst|Selector19~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder\, signal_generator_inst|registers_inst|scene_number_reg_1[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[6]\, signal_generator_inst|registers_inst|scene_number_reg_1[6], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector20~1\, signal_generator_inst|signal_generator_inst|Selector20~1, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[6]\, signal_generator_inst|signal_generator_inst|scene_number_s[6], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[5]\, signal_generator_inst|registers_inst|scene_number_reg_1[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector21~0\, signal_generator_inst|signal_generator_inst|Selector21~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[5]\, signal_generator_inst|signal_generator_inst|scene_number_s[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder\, signal_generator_inst|registers_inst|scene_number_reg_1[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[4]\, signal_generator_inst|registers_inst|scene_number_reg_1[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector22~0\, signal_generator_inst|signal_generator_inst|Selector22~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|scene_number_s[4]\, signal_generator_inst|signal_generator_inst|scene_number_s[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~8\, signal_generator_inst|signal_generator_inst|Selector19~8, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector19~9\, signal_generator_inst|signal_generator_inst|Selector19~9, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|trigger_s\, signal_generator_inst|signal_generator_inst|trigger_s, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector10~0\, signal_generator_inst|signal_generator_inst|Selector10~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|trigger_out\, signal_generator_inst|signal_generator_inst|trigger_out, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Mux1~1\, core_inst|write_controller_inst|Mux1~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_counter_s[0]~1\, core_inst|write_controller_inst|trigger_counter_s[0]~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector38~0\, core_inst|write_controller_inst|Selector38~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_counter_s[0]\, core_inst|write_controller_inst|trigger_counter_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector36~0\, core_inst|write_controller_inst|Selector36~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector36~1\, core_inst|write_controller_inst|Selector36~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector36~2\, core_inst|write_controller_inst|Selector36~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_found_s\, core_inst|write_controller_inst|trigger_found_s, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[5]~9\, core_inst|write_controller_inst|all_data_rec_count_s[5]~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[5]~10\, core_inst|write_controller_inst|all_data_rec_count_s[5]~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[2]\, core_inst|write_controller_inst|all_data_rec_count_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add0~1\, core_inst|write_controller_inst|Add0~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[3]~15\, core_inst|write_controller_inst|all_data_rec_count_s[3]~15, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[3]\, core_inst|write_controller_inst|all_data_rec_count_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add0~2\, core_inst|write_controller_inst|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[4]~17\, core_inst|write_controller_inst|all_data_rec_count_s[4]~17, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[4]\, core_inst|write_controller_inst|all_data_rec_count_s[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add0~4\, core_inst|write_controller_inst|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[5]~19\, core_inst|write_controller_inst|all_data_rec_count_s[5]~19, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|all_data_rec_count_s[5]\, core_inst|write_controller_inst|all_data_rec_count_s[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State_machine~1\, core_inst|write_controller_inst|State_machine~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector56~0\, core_inst|write_controller_inst|Selector56~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|State.record_data\, core_inst|write_controller_inst|State.record_data, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector35~0\, signal_generator_inst|signal_generator_inst|Selector35~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_counter_s[0]\, signal_generator_inst|signal_generator_inst|data_counter_s[0], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector18~0\, signal_generator_inst|signal_generator_inst|Selector18~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[0]\, signal_generator_inst|signal_generator_inst|data_out_s[0], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector9~0\, signal_generator_inst|signal_generator_inst|Selector9~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[0]\, signal_generator_inst|signal_generator_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector35~0\, core_inst|write_controller_inst|Selector35~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector40~0\, core_inst|write_controller_inst|Selector40~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[0]\, core_inst|write_controller_inst|current_data_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector7~0\, core_inst|write_controller_inst|Selector7~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[0]\, core_inst|write_controller_inst|data_out_of_wc[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector41~0\, core_inst|write_controller_inst|Selector41~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_address_s[0]~_wirecell\, core_inst|write_controller_inst|current_address_s[0]~_wirecell, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_address_s[0]\, core_inst|write_controller_inst|current_address_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector11~0\, core_inst|write_controller_inst|Selector11~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder\, core_inst|write_controller_inst|addr_out_to_RAM[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[0]\, core_inst|write_controller_inst|addr_out_to_RAM[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector40~1\, core_inst|write_controller_inst|Selector40~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_address_s[1]\, core_inst|write_controller_inst|current_address_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector10~0\, core_inst|write_controller_inst|Selector10~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[1]\, core_inst|write_controller_inst|addr_out_to_RAM[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector39~0\, core_inst|write_controller_inst|Selector39~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_address_s[2]~0\, core_inst|write_controller_inst|current_address_s[2]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector39~1\, core_inst|write_controller_inst|Selector39~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_address_s[2]\, core_inst|write_controller_inst|current_address_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector9~0\, core_inst|write_controller_inst|Selector9~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder\, core_inst|write_controller_inst|addr_out_to_RAM[2]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[2]\, core_inst|write_controller_inst|addr_out_to_RAM[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector42~0\, core_inst|write_controller_inst|Selector42~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_row_s\, core_inst|write_controller_inst|current_row_s, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector8~0\, core_inst|write_controller_inst|Selector8~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder\, core_inst|write_controller_inst|addr_out_to_RAM[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|addr_out_to_RAM[3]\, core_inst|write_controller_inst|addr_out_to_RAM[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|addr_out[0]\, core_inst|read_controller_inst|addr_out[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector12~0\, core_inst|write_controller_inst|Selector12~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|write_controller_finish\, core_inst|write_controller_inst|write_controller_finish, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector1~0\, core_inst|read_controller_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|State.wait_for_start_address\, core_inst|read_controller_inst|State.wait_for_start_address, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector13~0\, core_inst|read_controller_inst|Selector13~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[2]~1\, core_inst|read_controller_inst|current_address_s[2]~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[0]\, core_inst|read_controller_inst|current_address_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector17~0\, core_inst|read_controller_inst|Selector17~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|addr_out[1]\, core_inst|read_controller_inst|addr_out[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector52~1\, core_inst|write_controller_inst|Selector52~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector52~0\, core_inst|write_controller_inst|Selector52~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector52~2\, core_inst|write_controller_inst|Selector52~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_address_s[1]\, core_inst|write_controller_inst|trigger_address_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_address_s[0]\, core_inst|write_controller_inst|trigger_address_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add5~2\, core_inst|write_controller_inst|Add5~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_address_s[2]\, core_inst|write_controller_inst|trigger_address_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add5~4\, core_inst|write_controller_inst|Add5~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_position_reg_2[5]\, core_inst|core_registers_inst|trigger_position_reg_2[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector19~0\, core_inst|write_controller_inst|Selector19~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[5]\, core_inst|write_controller_inst|trigger_position_s[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector20~0\, core_inst|write_controller_inst|Selector20~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[4]\, core_inst|write_controller_inst|trigger_position_s[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector22~0\, core_inst|write_controller_inst|Selector22~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|trigger_position_s[2]\, core_inst|write_controller_inst|trigger_position_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[54]~65, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[53]~67, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[52]~69, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[51]~71, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[50]~72, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|StageOut[49]~75, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~11, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12\, core_inst|write_controller_inst|Div1|auto_generated|divider|divider|op_7~12, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Add5~6\, core_inst|write_controller_inst|Add5~6, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector13~1\, core_inst|write_controller_inst|Selector13~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector13~0\, core_inst|write_controller_inst|Selector13~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|start_addr_out[3]\, core_inst|write_controller_inst|start_addr_out[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Add0~0\, core_inst|read_controller_inst|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector10~0\, core_inst|read_controller_inst|Selector10~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[3]\, core_inst|read_controller_inst|current_address_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[2]~2\, core_inst|read_controller_inst|current_address_s[2]~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector12~0\, core_inst|read_controller_inst|Selector12~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector12~1\, core_inst|read_controller_inst|Selector12~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[1]\, core_inst|read_controller_inst|current_address_s[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector16~0\, core_inst|read_controller_inst|Selector16~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|addr_out[2]\, core_inst|read_controller_inst|addr_out[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector14~0\, core_inst|write_controller_inst|Selector14~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|start_addr_out[2]\, core_inst|write_controller_inst|start_addr_out[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector11~0\, core_inst|read_controller_inst|Selector11~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector11~1\, core_inst|read_controller_inst|Selector11~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|current_address_s[2]\, core_inst|read_controller_inst|current_address_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector15~0\, core_inst|read_controller_inst|Selector15~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|addr_out[3]\, core_inst|read_controller_inst|addr_out[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector14~0\, core_inst|read_controller_inst|Selector14~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector6~0\, core_inst|write_controller_inst|Selector6~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[1]\, core_inst|write_controller_inst|data_out_of_wc[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector7~0\, signal_generator_inst|signal_generator_inst|Selector7~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[2]\, signal_generator_inst|signal_generator_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector33~0\, core_inst|write_controller_inst|Selector33~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[2]\, core_inst|write_controller_inst|current_data_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector5~0\, core_inst|write_controller_inst|Selector5~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[2]\, core_inst|write_controller_inst|data_out_of_wc[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector32~0\, core_inst|write_controller_inst|Selector32~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[3]\, core_inst|write_controller_inst|current_data_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector4~0\, core_inst|write_controller_inst|Selector4~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[3]\, core_inst|write_controller_inst|data_out_of_wc[3], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector14~0\, signal_generator_inst|signal_generator_inst|Selector14~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[4]\, signal_generator_inst|signal_generator_inst|data_out_s[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector5~0\, signal_generator_inst|signal_generator_inst|Selector5~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[4]\, signal_generator_inst|signal_generator_inst|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector31~0\, core_inst|write_controller_inst|Selector31~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[4]\, core_inst|write_controller_inst|current_data_s[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector3~0\, core_inst|write_controller_inst|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[4]\, core_inst|write_controller_inst|data_out_of_wc[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector4~0\, signal_generator_inst|signal_generator_inst|Selector4~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[5]\, signal_generator_inst|signal_generator_inst|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector30~0\, core_inst|write_controller_inst|Selector30~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[5]\, core_inst|write_controller_inst|current_data_s[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector2~0\, core_inst|write_controller_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[5]\, core_inst|write_controller_inst|data_out_of_wc[5], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector12~0\, signal_generator_inst|signal_generator_inst|Selector12~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[6]\, signal_generator_inst|signal_generator_inst|data_out_s[6], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector3~0\, signal_generator_inst|signal_generator_inst|Selector3~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[6]\, signal_generator_inst|signal_generator_inst|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector29~0\, core_inst|write_controller_inst|Selector29~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[6]\, core_inst|write_controller_inst|current_data_s[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector1~0\, core_inst|write_controller_inst|Selector1~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[6]\, core_inst|write_controller_inst|data_out_of_wc[6], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector11~0\, signal_generator_inst|signal_generator_inst|Selector11~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out_s[7]\, signal_generator_inst|signal_generator_inst|data_out_s[7], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|Selector2~0\, signal_generator_inst|signal_generator_inst|Selector2~0, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|signal_generator_inst|data_out[7]\, signal_generator_inst|signal_generator_inst|data_out[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector28~0\, core_inst|write_controller_inst|Selector28~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|current_data_s[7]\, core_inst|write_controller_inst|current_data_s[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector0~0\, core_inst|write_controller_inst|Selector0~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|data_out_of_wc[7]\, core_inst|write_controller_inst|data_out_of_wc[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[0]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[9]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[9], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[1]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~22\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~22, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|Selector17~0\, core_inst|write_controller_inst|Selector17~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|write_controller_inst|din_valid\, core_inst|write_controller_inst|din_valid, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[0]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[5]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~23\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~23, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data~24\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data~24, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[0]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector35~0\, core_inst|read_controller_inst|Selector35~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector28~0\, core_inst|read_controller_inst|Selector28~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[0]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector26~0\, core_inst|read_controller_inst|Selector26~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector19~0\, core_inst|read_controller_inst|Selector19~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[0]\, core_inst|read_controller_inst|data_out_to_WBM[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[0]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|write_addr[0]~2\, output_block_unit|short_fifo|write_addr[0]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|write_addr[0]\, output_block_unit|short_fifo|write_addr[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|write_addr[1]~0\, output_block_unit|short_fifo|write_addr[1]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|write_addr[1]\, output_block_unit|short_fifo|write_addr[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|write_addr[2]~1\, output_block_unit|short_fifo|write_addr[2]~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|write_addr[2]\, output_block_unit|short_fifo|write_addr[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~81\, output_block_unit|short_fifo|mem~81, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~60\, output_block_unit|short_fifo|mem~60, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~83\, output_block_unit|short_fifo|mem~83, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~44\, output_block_unit|short_fifo|mem~44, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~76\, output_block_unit|short_fifo|mem~76, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~77\, output_block_unit|short_fifo|mem~77, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~88\, output_block_unit|short_fifo|mem~88, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~36\, output_block_unit|short_fifo|mem~36, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~87\, output_block_unit|short_fifo|mem~87, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~12\, output_block_unit|short_fifo|mem~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~86\, output_block_unit|short_fifo|mem~86, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~20\, output_block_unit|short_fifo|mem~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~78\, output_block_unit|short_fifo|mem~78, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~79\, output_block_unit|short_fifo|mem~79, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~80\, output_block_unit|short_fifo|mem~80, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[0]\, output_block_unit|short_fifo|dout[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~25feeder\, output_block_unit|fifo|mem~25feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[0]~15\, output_block_unit|fifo|write_addr[0]~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|count_proc~0\, output_block_unit|fifo|count_proc~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[0]\, output_block_unit|fifo|write_addr[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[1]~17\, output_block_unit|fifo|write_addr[1]~17, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[1]\, output_block_unit|fifo|write_addr[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[2]~19\, output_block_unit|fifo|write_addr[2]~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[3]~21\, output_block_unit|fifo|write_addr[3]~21, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[3]\, output_block_unit|fifo|write_addr[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[4]~23\, output_block_unit|fifo|write_addr[4]~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[5]~25\, output_block_unit|fifo|write_addr[5]~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[6]~27\, output_block_unit|fifo|write_addr[6]~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[6]\, output_block_unit|fifo|write_addr[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[7]~29\, output_block_unit|fifo|write_addr[7]~29, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[7]\, output_block_unit|fifo|write_addr[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[4]\, output_block_unit|fifo|write_addr[4], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~45\, output_block_unit|fifo|mem~45, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[8]~31\, output_block_unit|fifo|write_addr[8]~31, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[8]\, output_block_unit|fifo|write_addr[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[9]~33\, output_block_unit|fifo|write_addr[9]~33, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[10]~35\, output_block_unit|fifo|write_addr[10]~35, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[10]\, output_block_unit|fifo|write_addr[10], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[11]~37\, output_block_unit|fifo|write_addr[11]~37, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[12]~39\, output_block_unit|fifo|write_addr[12]~39, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[12]\, output_block_unit|fifo|write_addr[12], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[13]~41\, output_block_unit|fifo|write_addr[13]~41, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[13]\, output_block_unit|fifo|write_addr[13], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[14]~43\, output_block_unit|fifo|write_addr[14]~43, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[14]\, output_block_unit|fifo|write_addr[14], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~43\, output_block_unit|fifo|mem~43, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~44\, output_block_unit|fifo|mem~44, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~47\, output_block_unit|fifo|mem~47, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~25\, output_block_unit|fifo|mem~25, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[0]~0\, output_block_unit|fifo|dout[0]~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[31]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[31]\, output_block_unit|fifo|mem_rtl_0_bypass[31], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~0\, output_block_unit|fifo|Add0~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[0]\, output_block_unit|fifo|read_addr_dup[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~2\, output_block_unit|fifo|Add0~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[1]\, output_block_unit|fifo|read_addr_dup[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~4\, output_block_unit|fifo|Add0~4, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~6\, output_block_unit|fifo|Add0~6, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[3]\, output_block_unit|fifo|read_addr_dup[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~8\, output_block_unit|fifo|Add0~8, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~10\, output_block_unit|fifo|Add0~10, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~12\, output_block_unit|fifo|Add0~12, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[6]\, output_block_unit|fifo|read_addr_dup[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~14\, output_block_unit|fifo|Add0~14, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~16\, output_block_unit|fifo|Add0~16, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[8]\, output_block_unit|fifo|read_addr_dup[8], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[17]\, output_block_unit|fifo|mem_rtl_0_bypass[17], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[9]\, output_block_unit|fifo|write_addr[9], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[19]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[19]\, output_block_unit|fifo|mem_rtl_0_bypass[19], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~38\, output_block_unit|fifo|mem~38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[0]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[0]\, output_block_unit|fifo|mem_rtl_0_bypass[0], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[29]\, output_block_unit|fifo|mem_rtl_0_bypass[29], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~18\, output_block_unit|fifo|Add0~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~20\, output_block_unit|fifo|Add0~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[10]\, output_block_unit|fifo|read_addr_dup[10], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~22\, output_block_unit|fifo|Add0~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~24\, output_block_unit|fifo|Add0~24, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[12]~feeder\, output_block_unit|fifo|read_addr_dup[12]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[12]\, output_block_unit|fifo|read_addr_dup[12], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[27]\, output_block_unit|fifo|mem_rtl_0_bypass[27], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~26\, output_block_unit|fifo|Add0~26, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[13]\, output_block_unit|fifo|read_addr_dup[13], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~40\, output_block_unit|fifo|mem~40, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~41\, output_block_unit|fifo|mem~41, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[7]\, output_block_unit|fifo|mem_rtl_0_bypass[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[2]\, output_block_unit|fifo|write_addr[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[5]\, output_block_unit|fifo|mem_rtl_0_bypass[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~34\, output_block_unit|fifo|mem~34, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[3]\, output_block_unit|fifo|mem_rtl_0_bypass[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[1]\, output_block_unit|fifo|mem_rtl_0_bypass[1], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~33\, output_block_unit|fifo|mem~33, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[13]\, output_block_unit|fifo|mem_rtl_0_bypass[13], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder\, output_block_unit|fifo|mem_rtl_0_bypass[15]~feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[15]\, output_block_unit|fifo|mem_rtl_0_bypass[15], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~36\, output_block_unit|fifo|mem~36, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~37\, output_block_unit|fifo|mem~37, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~42\, output_block_unit|fifo|mem~42, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo_rd_en~1\, output_block_unit|fifo_rd_en~1, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[0]\, output_block_unit|fifo|dout[0], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[3]~1\, signal_generator_inst|registers_inst|data_out[3]~1, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~2\, signal_generator_inst|registers_inst|data_out~2, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[0]\, signal_generator_inst|registers_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|data_out~0\, rx_path_unit|error_register_inst|data_out~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|data_out[0]\, rx_path_unit|error_register_inst|data_out[0], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[0]~12\, intercon|DAT_I_M1[0]~12, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[0]~36\, intercon|DAT_I_M1[0]~36, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[0]\, intercon|DAT_I_M1[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[0]~11\, tx_path_unit|wishbone_master_inst|addr_rd[0]~11, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[1]~15\, tx_path_unit|wishbone_master_inst|addr_rd[1]~15, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[0]~31\, tx_path_unit|wishbone_master_inst|addr_rd[0]~31, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[1]\, tx_path_unit|wishbone_master_inst|addr_rd[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[2]~17\, tx_path_unit|wishbone_master_inst|addr_rd[2]~17, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[3]~19\, tx_path_unit|wishbone_master_inst|addr_rd[3]~19, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[3]\, tx_path_unit|wishbone_master_inst|addr_rd[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[4]~21\, tx_path_unit|wishbone_master_inst|addr_rd[4]~21, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[5]~23\, tx_path_unit|wishbone_master_inst|addr_rd[5]~23, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[6]~25\, tx_path_unit|wishbone_master_inst|addr_rd[6]~25, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[6]\, tx_path_unit|wishbone_master_inst|addr_rd[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[7]~27\, tx_path_unit|wishbone_master_inst|addr_rd[7]~27, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[8]~29\, tx_path_unit|wishbone_master_inst|addr_rd[8]~29, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[8]\, tx_path_unit|wishbone_master_inst|addr_rd[8], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[4]\, tx_path_unit|wishbone_master_inst|addr_rd[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[5]\, tx_path_unit|wishbone_master_inst|addr_rd[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[7]\, tx_path_unit|wishbone_master_inst|addr_rd[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal2~1\, tx_path_unit|wishbone_master_inst|Equal2~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|Equal2~0\, tx_path_unit|wishbone_master_inst|Equal2~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[0]~14\, tx_path_unit|wishbone_master_inst|addr_rd[0]~14, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[0]\, tx_path_unit|wishbone_master_inst|addr_rd[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_rd[2]\, tx_path_unit|wishbone_master_inst|addr_rd[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[3]\, tx_path_unit|tx_mpe_inst|ram_addr_i[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~5\, tx_path_unit|tx_mpe_inst|ram_addr_i~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~6\, tx_path_unit|tx_mpe_inst|ram_addr_i~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i[4]\, tx_path_unit|tx_mpe_inst|ram_addr_i[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~11\, tx_path_unit|tx_mpe_inst|ram_addr_i~11, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|ram_addr_i~12\, tx_path_unit|tx_mpe_inst|ram_addr_i~12, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[0]~4\, core_inst|core_registers_inst|data_out[0]~4, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[0]~5\, core_inst|core_registers_inst|data_out[0]~5, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[1]\, core_inst|core_registers_inst|en_reg[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~9\, core_inst|core_registers_inst|data_out~9, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[1]\, core_inst|core_registers_inst|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[1]~3\, intercon|DAT_I_M1[1]~3, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[1]~35\, intercon|DAT_I_M1[1]~35, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|enable_reg_2[1]\, signal_generator_inst|registers_inst|enable_reg_2[1], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~3\, signal_generator_inst|registers_inst|data_out~3, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[1]\, signal_generator_inst|registers_inst|data_out[1], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[1]\, intercon|DAT_I_M1[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[2]~2, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[11]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[11], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[2]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector33~0\, core_inst|read_controller_inst|Selector33~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[2]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector24~0\, core_inst|read_controller_inst|Selector24~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[2]\, core_inst|read_controller_inst|data_out_to_WBM[2], top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[2]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~38\, output_block_unit|short_fifo|mem~38, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~22\, output_block_unit|short_fifo|mem~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~97\, output_block_unit|short_fifo|mem~97, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~98\, output_block_unit|short_fifo|mem~98, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[2]\, output_block_unit|short_fifo|dout[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem~27\, output_block_unit|fifo|mem~27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[2]~2\, output_block_unit|fifo|dout[2]~2, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[33]\, output_block_unit|fifo|mem_rtl_0_bypass[33], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[2]\, output_block_unit|fifo|dout[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|eof_err~feeder\, rx_path_unit|mp_dec_inst|eof_err~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|eof_err\, rx_path_unit|mp_dec_inst|eof_err, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg~3\, rx_path_unit|error_register_inst|err_reg~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg~5\, rx_path_unit|error_register_inst|err_reg~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg[2]\, rx_path_unit|error_register_inst|err_reg[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|data_out~1\, rx_path_unit|error_register_inst|data_out~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|data_out[2]\, rx_path_unit|error_register_inst|data_out[2], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[2]~18\, intercon|DAT_I_M1[2]~18, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[2]~37\, intercon|DAT_I_M1[2]~37, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[2]\, intercon|DAT_I_M1[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|read_addr_dup[14]\, output_block_unit|fifo|read_addr_dup[14], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|Add0~28\, output_block_unit|fifo|Add0~28, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[2]\, output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[2], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[0]\, output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[0], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[3]~3, top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[12]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[12], top_internal_logic_analyzer, 1
instance = comp, \core_inst|RAM_inst|power_sign_dec:ram_gen:0:RAM_inst|data_out[3]\, core_inst|RAM_inst|\power_sign_dec:ram_gen:0:RAM_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector32~0\, core_inst|read_controller_inst|Selector32~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_from_ram_to_wbs_s[3]\, core_inst|read_controller_inst|data_from_ram_to_wbs_s[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector23~0\, core_inst|read_controller_inst|Selector23~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[3]\, core_inst|read_controller_inst|data_out_to_WBM[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[3]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~63\, output_block_unit|short_fifo|mem~63, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~84\, output_block_unit|short_fifo|mem~84, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~71\, output_block_unit|short_fifo|mem~71, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~47\, output_block_unit|short_fifo|mem~47, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~99\, output_block_unit|short_fifo|mem~99, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~100\, output_block_unit|short_fifo|mem~100, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~39\, output_block_unit|short_fifo|mem~39, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~15\, output_block_unit|short_fifo|mem~15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~85\, output_block_unit|short_fifo|mem~85, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~31\, output_block_unit|short_fifo|mem~31, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~101\, output_block_unit|short_fifo|mem~101, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~102\, output_block_unit|short_fifo|mem~102, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~103\, output_block_unit|short_fifo|mem~103, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[3]\, output_block_unit|short_fifo|dout[3], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[5]\, output_block_unit|fifo|write_addr[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|write_addr[11]\, output_block_unit|fifo|write_addr[11], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a59, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a51, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a11, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a27, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[3]~23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[3]~3\, output_block_unit|fifo|dout[3]~3, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[34]\, output_block_unit|fifo|mem_rtl_0_bypass[34], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[3]\, output_block_unit|fifo|dout[3], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder\, signal_generator_inst|registers_inst|scene_number_reg_1[3]~feeder, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|scene_number_reg_1[3]\, signal_generator_inst|registers_inst|scene_number_reg_1[3], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out~5\, signal_generator_inst|registers_inst|data_out~5, top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[3]\, signal_generator_inst|registers_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[3]\, intercon|DAT_I_M1[3], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[4]~feeder\, core_inst|core_registers_inst|en_reg[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[4]\, core_inst|core_registers_inst|en_reg[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|Equal4~0\, core_inst|core_registers_inst|Equal4~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4_proc~0\, core_inst|core_registers_inst|enable_reg_4_proc~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[4]\, core_inst|core_registers_inst|enable_reg_4[4], top_internal_logic_analyzer, 1
instance = comp, \signal_generator_inst|registers_inst|data_out[3]~0\, signal_generator_inst|registers_inst|data_out[3]~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~16\, core_inst|core_registers_inst|data_out~16, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3_proc~0\, core_inst|core_registers_inst|clk_to_start_reg_3_proc~0, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[4]\, core_inst|core_registers_inst|clk_to_start_reg_3[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder\, core_inst|core_registers_inst|trigger_type_reg_1[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[4]\, core_inst|core_registers_inst|trigger_type_reg_1[4], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~17\, core_inst|core_registers_inst|data_out~17, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~18\, core_inst|core_registers_inst|data_out~18, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[4]\, core_inst|core_registers_inst|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[4]~29\, intercon|DAT_I_M1[4]~29, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[5]\, core_inst|core_registers_inst|en_reg[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[5]\, core_inst|core_registers_inst|clk_to_start_reg_3[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[5]\, core_inst|core_registers_inst|enable_reg_4[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~19\, core_inst|core_registers_inst|data_out~19, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[5]\, core_inst|core_registers_inst|trigger_type_reg_1[5], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~20\, core_inst|core_registers_inst|data_out~20, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~21\, core_inst|core_registers_inst|data_out~21, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[5]\, core_inst|core_registers_inst|data_out[5], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[5]~31\, intercon|DAT_I_M1[5]~31, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|enable_reg_4[6]\, core_inst|core_registers_inst|enable_reg_4[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~22\, core_inst|core_registers_inst|data_out~22, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|trigger_type_reg_1[6]\, core_inst|core_registers_inst|trigger_type_reg_1[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|clk_to_start_reg_3[6]\, core_inst|core_registers_inst|clk_to_start_reg_3[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~23\, core_inst|core_registers_inst|data_out~23, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|en_reg[6]\, core_inst|core_registers_inst|en_reg[6], top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out~24\, core_inst|core_registers_inst|data_out~24, top_internal_logic_analyzer, 1
instance = comp, \core_inst|core_registers_inst|data_out[6]\, core_inst|core_registers_inst|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[6]~33\, intercon|DAT_I_M1[6]~33, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[1]\, output_block_unit|fifo|mem_rtl_0|auto_generated|address_reg_b[1], top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|Selector19~1\, core_inst|read_controller_inst|Selector19~1, top_internal_logic_analyzer, 1
instance = comp, \core_inst|read_controller_inst|data_out_to_WBM[7]\, core_inst|read_controller_inst|data_out_to_WBM[7], top_internal_logic_analyzer, 1
instance = comp, \core_inst|data_out_size_inst|cordinator1_proc:equal_cordenator_proc|data_out[7]\, core_inst|data_out_size_inst|\cordinator1_proc:equal_cordenator_proc|data_out[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~43\, output_block_unit|short_fifo|mem~43, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~19\, output_block_unit|short_fifo|mem~19, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~35feeder\, output_block_unit|short_fifo|mem~35feeder, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~35\, output_block_unit|short_fifo|mem~35, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~121\, output_block_unit|short_fifo|mem~121, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~122\, output_block_unit|short_fifo|mem~122, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~51\, output_block_unit|short_fifo|mem~51, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~119\, output_block_unit|short_fifo|mem~119, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~67\, output_block_unit|short_fifo|mem~67, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~120\, output_block_unit|short_fifo|mem~120, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|mem~123\, output_block_unit|short_fifo|mem~123, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|short_fifo|dout[7]\, output_block_unit|short_fifo|dout[7], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a47, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a39, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~45, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a31, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a23, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~43, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a15, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~42, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~44, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a55, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63\, output_block_unit|fifo|mem_rtl_0|auto_generated|ram_block1a63, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~46, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47\, output_block_unit|fifo|mem_rtl_0|auto_generated|mux3|result_node[7]~47, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[7]~7\, output_block_unit|fifo|dout[7]~7, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|mem_rtl_0_bypass[38]\, output_block_unit|fifo|mem_rtl_0_bypass[38], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|fifo|dout[7]\, output_block_unit|fifo|dout[7], top_internal_logic_analyzer, 1
instance = comp, \intercon|slave_stall_sig~3\, intercon|slave_stall_sig~3, top_internal_logic_analyzer, 1
instance = comp, \intercon|DAT_I_M1[7]~34\, intercon|DAT_I_M1[7]~34, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~33\, tx_path_unit|tx_ram_inst|ram_data~33, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~32\, tx_path_unit|tx_ram_inst|ram_data~32, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ram_dout_valid~0\, tx_path_unit|wishbone_master_inst|ram_dout_valid~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|ram_dout_valid~1\, tx_path_unit|wishbone_master_inst|ram_dout_valid~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~34\, tx_path_unit|tx_ram_inst|ram_data~34, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~21\, tx_path_unit|tx_ram_inst|ram_data~21, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[3]~3\, tx_path_unit|tx_ram_inst|data_out[3]~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[20], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[15]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[15], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[13], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~30\, tx_path_unit|tx_ram_inst|ram_data~30, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[0]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[9]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[9], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~29\, tx_path_unit|tx_ram_inst|ram_data~29, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~31\, tx_path_unit|tx_ram_inst|ram_data~31, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[3]\, tx_path_unit|tx_ram_inst|data_out[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector14~0\, tx_path_unit|tx_mpe_inst|Selector14~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector14~2\, tx_path_unit|tx_mpe_inst|Selector14~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[3]~0\, tx_path_unit|tx_mpe_inst|dout[3]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[3]\, tx_path_unit|tx_mpe_inst|dout[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg~4\, tx_path_unit|wishbone_master_inst|addr_reg~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|wishbone_master_inst|addr_reg[4]\, tx_path_unit|wishbone_master_inst|addr_reg[4], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~3\, intercon|adr_sig~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~8\, rx_path_unit|wishbone_master_inst|Add1~8, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[4]\, rx_path_unit|mp_dec_inst|addr_blk[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[4]~feeder\, rx_path_unit|mp_dec_inst|addr_reg[4]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[4]\, rx_path_unit|mp_dec_inst|addr_reg[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~20\, rx_path_unit|wishbone_master_inst|addr_reg~20, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[4]\, rx_path_unit|wishbone_master_inst|addr_reg[4], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[4]\, intercon|adr_sig[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[4]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[4]\, tx_path_unit|tx_mpe_inst|addr_blk[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector13~1\, tx_path_unit|tx_mpe_inst|Selector13~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~17feeder\, tx_path_unit|tx_ram_inst|ram_data~17feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~17\, tx_path_unit|tx_ram_inst|ram_data~17, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[4]~4\, tx_path_unit|tx_ram_inst|data_out[4]~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[21], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[4]\, tx_path_unit|tx_ram_inst|data_out[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector13~0\, tx_path_unit|tx_mpe_inst|Selector13~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector13~2\, tx_path_unit|tx_mpe_inst|Selector13~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[4]\, tx_path_unit|tx_mpe_inst|dout[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~6\, tx_path_unit|tx_mpe_inst|crc_blk~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[7]~1\, tx_path_unit|tx_mpe_inst|crc_blk[7]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[5]\, tx_path_unit|tx_mpe_inst|crc_blk[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector12~1\, tx_path_unit|tx_mpe_inst|Selector12~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector12~2\, tx_path_unit|tx_mpe_inst|Selector12~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector12~3\, tx_path_unit|tx_mpe_inst|Selector12~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[5]\, tx_path_unit|tx_mpe_inst|dout[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[6]~3\, tx_path_unit|tx_mpe_inst|data_crc[6]~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~24\, tx_path_unit|tx_ram_inst|ram_data~24, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[6]~6\, tx_path_unit|tx_ram_inst|data_out[6]~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[23], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[6]\, tx_path_unit|tx_ram_inst|data_out[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[7]~18\, tx_path_unit|tx_mpe_inst|data_crc[7]~18, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[6]\, tx_path_unit|tx_mpe_inst|data_crc[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|reset_crc~feeder\, tx_path_unit|tx_mpe_inst|reset_crc~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|reset_crc\, tx_path_unit|tx_mpe_inst|reset_crc, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r~4\, tx_path_unit|tx_crc_inst|crc_r~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector7~0\, tx_path_unit|tx_mpe_inst|Selector7~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector21~0\, tx_path_unit|tx_mpe_inst|Selector21~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc_val~0\, tx_path_unit|tx_mpe_inst|data_crc_val~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc_val\, tx_path_unit|tx_mpe_inst|data_crc_val, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[0]~0\, tx_path_unit|tx_crc_inst|crc_r[0]~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[6]\, tx_path_unit|tx_crc_inst|crc_r[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~7\, tx_path_unit|tx_mpe_inst|crc_blk~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[6]\, tx_path_unit|tx_mpe_inst|crc_blk[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector11~0\, tx_path_unit|tx_mpe_inst|Selector11~0, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[5]~18\, output_block_unit|output_block_wm|addr_reg[5]~18, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[5]\, output_block_unit|output_block_wm|addr_reg[5], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[6]~20\, output_block_unit|output_block_wm|addr_reg[6]~20, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[6]\, output_block_unit|output_block_wm|addr_reg[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~1\, intercon|adr_sig~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~10\, rx_path_unit|wishbone_master_inst|Add1~10, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[5]\, rx_path_unit|mp_dec_inst|addr_blk[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[5]\, rx_path_unit|mp_dec_inst|addr_reg[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~19\, rx_path_unit|wishbone_master_inst|addr_reg~19, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[5]\, rx_path_unit|wishbone_master_inst|addr_reg[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~12\, rx_path_unit|wishbone_master_inst|Add1~12, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[6]~feeder\, rx_path_unit|mp_dec_inst|addr_blk[6]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[6]\, rx_path_unit|mp_dec_inst|addr_blk[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[6]\, rx_path_unit|mp_dec_inst|addr_reg[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~18\, rx_path_unit|wishbone_master_inst|addr_reg~18, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[6]\, rx_path_unit|wishbone_master_inst|addr_reg[6], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[6]\, intercon|adr_sig[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[6]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[6]\, tx_path_unit|tx_mpe_inst|addr_blk[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector11~2\, tx_path_unit|tx_mpe_inst|Selector11~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[6]\, tx_path_unit|tx_mpe_inst|dout[6], top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[7]~22\, output_block_unit|output_block_wm|addr_reg[7]~22, top_internal_logic_analyzer, 1
instance = comp, \output_block_unit|output_block_wm|addr_reg[7]\, output_block_unit|output_block_wm|addr_reg[7], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig~0\, intercon|adr_sig~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|Add1~14\, rx_path_unit|wishbone_master_inst|Add1~14, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[7]~feeder\, rx_path_unit|mp_dec_inst|addr_blk[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_blk[7]\, rx_path_unit|mp_dec_inst|addr_blk[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|addr_reg[7]\, rx_path_unit|mp_dec_inst|addr_reg[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg~17\, rx_path_unit|wishbone_master_inst|addr_reg~17, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|wishbone_master_inst|addr_reg[7]\, rx_path_unit|wishbone_master_inst|addr_reg[7], top_internal_logic_analyzer, 1
instance = comp, \intercon|adr_sig[7]\, intercon|adr_sig[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|bus_to_enc_fsm_inst|addr_reg[7]\, tx_path_unit|bus_to_enc_fsm_inst|addr_reg[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder\, tx_path_unit|tx_mpe_inst|addr_blk[7]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|addr_blk[7]\, tx_path_unit|tx_mpe_inst|addr_blk[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[7]~4\, tx_path_unit|tx_mpe_inst|data_crc[7]~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~25feeder\, tx_path_unit|tx_ram_inst|ram_data~25feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data~25\, tx_path_unit|tx_ram_inst|ram_data~25, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[7]~7\, tx_path_unit|tx_ram_inst|data_out[7]~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24]\, tx_path_unit|tx_ram_inst|ram_data_rtl_0_bypass[24], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_ram_inst|data_out[7]\, tx_path_unit|tx_ram_inst|data_out[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|data_crc[7]\, tx_path_unit|tx_mpe_inst|data_crc[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r~5\, tx_path_unit|tx_crc_inst|crc_r~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_crc_inst|crc_r[7]\, tx_path_unit|tx_crc_inst|crc_r[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk~8\, tx_path_unit|tx_mpe_inst|crc_blk~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|crc_blk[7]\, tx_path_unit|tx_mpe_inst|crc_blk[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector10~3\, tx_path_unit|tx_mpe_inst|Selector10~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector10~5\, tx_path_unit|tx_mpe_inst|Selector10~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector10~2\, tx_path_unit|tx_mpe_inst|Selector10~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|Selector10~4\, tx_path_unit|tx_mpe_inst|Selector10~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_mpe_inst|dout[7]\, tx_path_unit|tx_mpe_inst|dout[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~15feeder\, tx_path_unit|tx_fifo_inst|mem~15feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~15\, tx_path_unit|tx_fifo_inst|mem~15, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[1]~1\, tx_path_unit|tx_fifo_inst|dout[1]~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[10], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[1]\, tx_path_unit|tx_fifo_inst|dout[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~16\, tx_path_unit|tx_fifo_inst|mem~16, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[2]~2\, tx_path_unit|tx_fifo_inst|dout[2]~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[11]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[11], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[2]\, tx_path_unit|tx_fifo_inst|dout[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[3]~3\, tx_path_unit|tx_fifo_inst|dout[3]~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[12], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[3]\, tx_path_unit|tx_fifo_inst|dout[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~18feeder\, tx_path_unit|tx_fifo_inst|mem~18feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem~18\, tx_path_unit|tx_fifo_inst|mem~18, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[4]~4\, tx_path_unit|tx_fifo_inst|dout[4]~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[13], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[4]\, tx_path_unit|tx_fifo_inst|dout[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[6]~6\, tx_path_unit|tx_fifo_inst|dout[6]~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15]\, tx_path_unit|tx_fifo_inst|mem_rtl_0_bypass[15], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_fifo_inst|dout[6]\, tx_path_unit|tx_fifo_inst|dout[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~9\, tx_path_unit|tx_uart_inst|sr~9, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[4]~3\, tx_path_unit|tx_uart_inst|sr[4]~3, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[7]\, tx_path_unit|tx_uart_inst|sr[7], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~8\, tx_path_unit|tx_uart_inst|sr~8, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[6]\, tx_path_unit|tx_uart_inst|sr[6], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~7\, tx_path_unit|tx_uart_inst|sr~7, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[5]\, tx_path_unit|tx_uart_inst|sr[5], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~6\, tx_path_unit|tx_uart_inst|sr~6, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[4]\, tx_path_unit|tx_uart_inst|sr[4], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~5\, tx_path_unit|tx_uart_inst|sr~5, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[3]\, tx_path_unit|tx_uart_inst|sr[3], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~4\, tx_path_unit|tx_uart_inst|sr~4, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[2]\, tx_path_unit|tx_uart_inst|sr[2], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~2\, tx_path_unit|tx_uart_inst|sr~2, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[1]\, tx_path_unit|tx_uart_inst|sr[1], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~0\, tx_path_unit|tx_uart_inst|sr~0, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr~1\, tx_path_unit|tx_uart_inst|sr~1, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|sr[0]\, tx_path_unit|tx_uart_inst|sr[0], top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|dout~feeder\, tx_path_unit|tx_uart_inst|dout~feeder, top_internal_logic_analyzer, 1
instance = comp, \tx_path_unit|tx_uart_inst|dout\, tx_path_unit|tx_uart_inst|dout, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_reset_proc~0\, rx_path_unit|mp_dec_inst|crc_reset_proc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|reset_crc\, rx_path_unit|mp_dec_inst|reset_crc, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_data_valid_proc~0\, rx_path_unit|mp_dec_inst|crc_data_valid_proc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~5\, rx_path_unit|mp_dec_inst|data_crc~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[5]\, rx_path_unit|mp_dec_inst|data_crc[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r~3\, rx_path_unit|crc_gen_inst|crc_r~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc_val\, rx_path_unit|mp_dec_inst|data_crc_val, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[3]~0\, rx_path_unit|crc_gen_inst|crc_r[3]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[5]\, rx_path_unit|crc_gen_inst|crc_r[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[7]~0\, rx_path_unit|mp_dec_inst|crc_blk[7]~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[5]\, rx_path_unit|mp_dec_inst|crc_blk[5], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~4\, rx_path_unit|mp_dec_inst|data_crc~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[4]\, rx_path_unit|mp_dec_inst|data_crc[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_c[4]\, rx_path_unit|crc_gen_inst|crc_c[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[4]\, rx_path_unit|crc_gen_inst|crc_r[4], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal4~2\, rx_path_unit|mp_dec_inst|Equal4~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[7]\, rx_path_unit|mp_dec_inst|crc_blk[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[6]\, rx_path_unit|mp_dec_inst|crc_blk[6], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~7\, rx_path_unit|mp_dec_inst|data_crc~7, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[7]\, rx_path_unit|mp_dec_inst|data_crc[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r~5\, rx_path_unit|crc_gen_inst|crc_r~5, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[7]\, rx_path_unit|crc_gen_inst|crc_r[7], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal4~3\, rx_path_unit|mp_dec_inst|Equal4~3, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r~2\, rx_path_unit|crc_gen_inst|crc_r~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[3]\, rx_path_unit|crc_gen_inst|crc_r[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_blk[3]\, rx_path_unit|mp_dec_inst|crc_blk[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc~2\, rx_path_unit|mp_dec_inst|data_crc~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|data_crc[2]\, rx_path_unit|mp_dec_inst|data_crc[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_c[2]\, rx_path_unit|crc_gen_inst|crc_c[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_r[2]\, rx_path_unit|crc_gen_inst|crc_r[2], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal4~1\, rx_path_unit|mp_dec_inst|Equal4~1, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|Equal4~4\, rx_path_unit|mp_dec_inst|Equal4~4, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|req_crc~0\, rx_path_unit|mp_dec_inst|req_crc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|req_crc\, rx_path_unit|mp_dec_inst|req_crc, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_valid~feeder\, rx_path_unit|crc_gen_inst|crc_valid~feeder, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|crc_gen_inst|crc_valid\, rx_path_unit|crc_gen_inst|crc_valid, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_err_proc~0\, rx_path_unit|mp_dec_inst|crc_err_proc~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|mp_dec_inst|crc_err_i\, rx_path_unit|mp_dec_inst|crc_err_i, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg~2\, rx_path_unit|error_register_inst|err_reg~2, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|err_reg[3]\, rx_path_unit|error_register_inst|err_reg[3], top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|WideOr0~0\, rx_path_unit|error_register_inst|WideOr0~0, top_internal_logic_analyzer, 1
instance = comp, \rx_path_unit|error_register_inst|error_led_out\, rx_path_unit|error_register_inst|error_led_out, top_internal_logic_analyzer, 1
instance = comp, \tx_dout~I\, tx_dout, top_internal_logic_analyzer, 1
instance = comp, \error_led_out~I\, error_led_out, top_internal_logic_analyzer, 1
