Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar  3 00:34:10 2018
| Host         : JakePC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_JG_ZYNQ_RGB_CORE_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_JG_ZYNQ_RGB_CORE_0_0 (xilinx.com:user:JG_ZYNQ_RGB_CORE:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 24 02:51:09 2018
| Host         : JakePC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_JG_ZYNQ_RGB_Core_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_JG_ZYNQ_RGB_Core_0_0 (xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 24 02:29:35 2018
| Host         : JakePC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_JG_ZYNQ_RGB_Core_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_JG_ZYNQ_RGB_Core_0_0 (xilinx.com:user:JG_ZYNQ_RGB_Core:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 24 02:15:33 2018
| Host         : JakePC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_JG_ZYNQ_RGB_Core_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_JG_ZYNQ_RGB_Core_0_0 (xilinx.com:user:JG_ZYNQ_RGB_Core:1.0) from (Rev. 3) to (Rev. 4)

