Verdi>restart
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP2-7_Full64; Runtime version Q-2020.03-SP2-7_Full64;  Nov 17 06:33 2024
NOTE: automatic random seed used: 1376916987
*Verdi* Loading libsscore_vcs202003.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1, Linux x86_64/64bit, 03/02/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/saizhang/sv_test/cases/uvm_router_v1.0/vcs_sim/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ns.
*Verdi* : Enable RPC Server(120199)
*Verdi* : Flush all FSDB Files at 0 ns.
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)
Verdi>run
*Verdi* Enable Verdi Message Catcher.
*Verdi* : Begin dumping the Class Object by file (/usr/Synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.1/verdi/component.config).
*Verdi* : End of class object dumping.
UVM_INFO /usr/Synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.1/verdi/uvm_custom_install_verdi_recorder.sv(274) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
*Verdi* Enable Verdi Factory Dumping.
UVM_INFO @ 0: reporter [RNTST] Running test m_test1...
*Verdi* WARNING: Env/runtime option has specified fsdbfile name as "/home/saizhang/sv_test/cases/uvm_router_v1.0/vcs_sim/inter.fsdb". Fsdbfile name in task "Tb.fsdb" is ignored.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
VCD+ Writer Q-2020.03-SP2-7_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
UVM_INFO ../sim_src/m_env.sv(28) @ 0: uvm_test_top.env [ENV] @                   0 ns
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.1d Hooks File 07/11/2013 

Stop point #2 @ 0 ns;  
Verdi>run
UVM_INFO ../sim_src/m_transation.sv(32) @ 0: uvm_test_top.env.m_agt[0].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 0

Stop point #1 @ 0 ns;  
Verdi>stop -line 34 -file /home/saizhang/sv_test/cases/uvm_router_v1.0/sim_src/m_transation.sv 
3
Verdi>run
UVM_INFO ../sim_src/m_driver.sv(27) @ 1: uvm_test_top.env.m_agt[0].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @3276                                       
  src                          integral      4     'h0                                         
  dst                          integral      4     'h5                                         
  data                         integral      8     'h55                                        
  begin_time                   time          64    1                                           
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[0].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[0].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 165: uvm_test_top.env.m_agt[0].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @3665
  src         integral      4     'h0  
  dst         integral      4     'h5  
  data        integral      8     'hb9 
  begin_time  time          64    1    
---------------------------------------


Stop point #3 @ 165 ns;  
Verdi>run
UVM_INFO ../sim_src/m_driver.sv(27) @ 166: uvm_test_top.env.m_agt[0].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @4182                                       
  src                          integral      4     'h0                                         
  dst                          integral      4     'h4                                         
  data                         integral      8     'h4b                                        
  begin_time                   time          64    166                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[0].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[0].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 335: uvm_test_top.env.m_agt[0].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @4186
  src         integral      4     'h0  
  dst         integral      4     'h4  
  data        integral      8     'haf 
  begin_time  time          64    166  
---------------------------------------


Stop point #2 @ 335 ns;  
Verdi>run
UVM_INFO ../sim_src/m_transation.sv(32) @ 335: uvm_test_top.env.m_agt[1].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 1

Stop point #1 @ 335 ns;  
Verdi>next -language C
Information: CBug is automatically attaching. This can be
disabled with command "cbug::config attach explicit".

CBug - Copyright Synopsys Inc 2003-2017
Please wait while CBug is loading symbolic information ...
Error-[CBUG-INT-ERR] Internal error in CBug
  CBug encountered an internal error and may have to detach:
  Spurious debugger prompt encountered, CBug may hang.

CBug will now execute the following command in an attempt
to recover from the internal error that happened before:
quit

CBug is detached
CBug could not be started
Error-[UCLI-CMD-UNKNOWN-OBJ] Unknown object specified
  The specified object "cbug_simprofile_active()" provided to the command is 
  not valid. 
  Please also enter 'show' command to see all valid objects.
Verdi>next -end
UVM_INFO ../sim_src/m_driver.sv(27) @ 335: uvm_test_top.env.m_agt[1].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @4703                                       
  src                          integral      4     'h1                                         
  dst                          integral      4     'h5                                         
  data                         integral      8     'h55                                        
  begin_time                   time          64    335                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[1].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[1].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 505: uvm_test_top.env.m_agt[1].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @4708
  src         integral      4     'h1  
  dst         integral      4     'h5  
  data        integral      8     'hb9 
  begin_time  time          64    335  
---------------------------------------


Stop point #3 @ 505 ns;  
Verdi>run
UVM_INFO ../sim_src/m_driver.sv(27) @ 506: uvm_test_top.env.m_agt[1].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @5289                                       
  src                          integral      4     'h0                                         
  dst                          integral      4     'hb                                         
  data                         integral      8     'hb4                                        
  begin_time                   time          64    506                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[1].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[1].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_ERROR ../sim_src/m_driver.sv(43) @ 506: uvm_test_top.env.m_agt[1].m_drv [DRV] The transation_item's src port is different with driver port_id, Please have a check.
 The driver's port_id [1]
 The transation src port is [0]
UVM_INFO ../sim_src/m_driver.sv(33) @ 675: uvm_test_top.env.m_agt[1].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @5293
  src         integral      4     'h0  
  dst         integral      4     'hb  
  data        integral      8     'h18 
  begin_time  time          64    506  
---------------------------------------


Stop point #2 @ 675 ns;  
Verdi>run
UVM_INFO ../sim_src/m_transation.sv(32) @ 675: uvm_test_top.env.m_agt[2].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 2

Stop point #1 @ 675 ns;  
Verdi>step 
uvm_sequence_base.svh, 742 :     if(item == null) begin
Verdi>next
uvm_sequence_base.svh, 749 :     if($cast(seq, item)) begin
Verdi>next
uvm_sequence_base.svh, 756 :     if (sequencer == null)
Verdi>next
uvm_sequence_base.svh, 757 :         sequencer = item.get_sequencer();
Verdi>next
uvm_sequence_base.svh, 759 :     if(sequencer == null)
Verdi>next
uvm_sequence_base.svh, 762 :     if(sequencer == null) begin
Verdi>next
uvm_sequence_base.svh, 767 :     item.set_item_context(this, sequencer);
Verdi>next
uvm_sequence_base.svh, 769 :     if (set_priority < 0)
Verdi>next
uvm_sequence_base.svh, 770 :       set_priority = get_priority();
Verdi>next
uvm_sequence_base.svh, 772 :     sequencer.wait_for_grant(this, set_priority);
Verdi>next
uvm_sequencer_base.svh, 829 :   wait (m_arb_size != m_lock_arb_size);
Verdi>next
uvm_sequencer_base.svh, 1032 :   m_wait_for_arbitration_completed(req_s.request_id);
Verdi>next
uvm_sequencer_base.svh, 857 :     return;
Verdi>next
uvm_sequencer_base.svh, 674 :     end while (selected_sequence == -1);
Verdi>next
uvm_sequencer_base.svh, 669 :       wait_for_sequences();
Verdi>next
router.v, 191 :     assign frameo_n[0] =
Verdi>next
router.v, 157 :     assign dout[0] =
Verdi>next
uvm_sequencer_base.svh, 1070 :     foreach (lock_list[i]) begin
Verdi>next
uvm_sequencer_base.svh, 1077 :     return 0;
Verdi>next
uvm_sequencer_base.svh, 717 :           if (arb_sequence_q[i].sequence_ptr.is_relevant() == 1) begin
Verdi>next
uvm_sequencer_base.svh, 718 :             if (m_arbitration == SEQ_ARB_FIFO) begin
Verdi>next
uvm_sequencer_base.svh, 719 :               return i;
Verdi>next
uvm_sequencer_base.svh, 671 :       if (selected_sequence == -1) begin
Verdi>next
uvm_sequencer_base.svh, 674 :     end while (selected_sequence == -1);
Verdi>next
uvm_sequencer_base.svh, 676 :     if (selected_sequence >= 0) begin
Verdi>next
uvm_sequencer_base.svh, 677 :       m_set_arbitration_completed(arb_sequence_q[selected_sequence].request_id);
Verdi>next
uvm_sequencer_base.svh, 678 :       arb_sequence_q.delete(selected_sequence);
Verdi>next
uvm_sequencer_base.svh, 679 :       m_update_lists();
Verdi>next
uvm_sequencer.svh, 185 :   sequence_item_requested = 1;
Verdi>next
uvm_sequencer.svh, 186 :   get_next_item_called = 1;
Verdi>next
uvm_sequencer.svh, 187 :   m_req_fifo.peek(t);
Verdi>next
uvm_sequencer_base.svh, 930 :       lock_arb_size  = m_lock_arb_size;
Verdi>next
uvm_sequencer_base.svh, 932 :       if (arb_completed.exists(request_id)) begin
Verdi>next
uvm_sequencer_base.svh, 933 :         arb_completed.delete(request_id);
Verdi>next
uvm_sequencer_base.svh, 934 :         return;
Verdi>next
uvm_sequencer_base.svh, 1037 :   req_s.sequence_ptr.m_wait_for_grant_semaphore++;
Verdi>next
uvm_sequence_base.svh, 775 :       void'(sequencer.begin_child_tr(item, m_tr_handle, item.get_root_sequence_name()));
           V C S   S i m u l a t i o n   R e p o r t 
Time: 675 ns
CPU Time:      2.910 seconds;       Data structure size:   0.8Mb
Sun Nov 17 06:41:47 2024
debExit
