# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/vivado_v/rtl.v.xv.sdc

# XDC: imports/vivado_v/rtl.v.xv.signoff.sdc

# Block Designs: bd/top/top.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top || ORIG_REF_NAME==top} -quiet] -quiet

# IP: bd/top/ip/top_inPlaceNTT_DIF_preco_0_0/top_inPlaceNTT_DIF_preco_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_inPlaceNTT_DIF_preco_0_0 || ORIG_REF_NAME==top_inPlaceNTT_DIF_preco_0_0} -quiet] -quiet

# IP: bd/top/ip/top_blk_mem_gen_0_0/top_blk_mem_gen_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_blk_mem_gen_0_0 || ORIG_REF_NAME==top_blk_mem_gen_0_0} -quiet] -quiet

# IP: bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_blk_mem_gen_0_1 || ORIG_REF_NAME==top_blk_mem_gen_0_1} -quiet] -quiet

# IP: bd/top/ip/top_blk_mem_gen_1_2/top_blk_mem_gen_1_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_blk_mem_gen_1_2 || ORIG_REF_NAME==top_blk_mem_gen_1_2} -quiet] -quiet

# XDC: d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/top_ooc.xdc
