/*
 * AMLOGIC T13 LCD panel driver.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the named License,
 * or any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA
 *
 * Author:  Tim Yao <timyao@amlogic.com>
 *
 */

#include <linux/init.h>
#include <linux/version.h>
#include <linux/types.h>
#include <linux/slab.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/vout/tcon.h>

#ifdef CONFIG_SN7325
#include <linux/sn7325.h>
#endif

#include <mach/gpio.h>
#include <mach/am_regs.h>
#include <mach/pinmux.h>
#include <mach/power_gate.h>

#ifdef CONFIG_AW_AXP
#include "../../../power/axp_power/axp-gpio.h"
#endif

static void lvds_port_enable(void);
static void lvds_port_disable(void);

static void t13_power_on(void);
static void t13_power_off(void);
void power_on_backlight(void);
void power_off_backlight(void);
unsigned get_backlight_level(void);
void set_backlight_level(unsigned level);

//TM080XDH
#define LCD_WIDTH       1280
#define LCD_HEIGHT      768
#define MAX_WIDTH       1440
#define MAX_HEIGHT      810//790
#define VIDEO_ON_PIXEL  76//80//64
#define VIDEO_ON_LINE   22//22//17 // Display Start Line

//Define miniLVDS tcon channel
#define STH_CHANNEL 	0   //sth
#define STV_CHANNEL 	1   //stv
#define LD_CHANNEL 		5   //ld
#define CPV_CHANNEL 	3   //ckv
#define OE_CHANNEL 		2   //oev
#define EVEN_CHANNEL 	4   //3D PWM+
#define POL_CHANNEL 	6   //pol
#define PCLK_CHANNEL 	7   //3D PWM-

//Define backlight control method
#define BL_CTL_GPIO		0
#define BL_CTL_PWM		1
#define BL_CTL			BL_CTL_GPIO

static unsigned BL_MAX_LEVEL_2D=0;	//15-0
static unsigned BL_MIN_LEVEL_2D=15;	//15-15
#define BL_MAX_LEVEL_3D		0  //15-0
#define BL_MIN_LEVEL_3D		13	//15-13
static unsigned BL_MAX;
static unsigned BL_MIN=0;
static unsigned bl_level;

static mlvds_tcon_config_t lcd_mlvds_tcon_config[8]=
{
	{STH_CHANNEL, 0, 1400+5, 1400+5+30, VIDEO_ON_LINE, VIDEO_ON_LINE+768-1, 0, 0, 0, 0},
    {STV_CHANNEL, 1, 1400+10-(1440/2), 1400+10-(1440/2)+1448, VIDEO_ON_LINE, VIDEO_ON_LINE, 1400+10-(1440/2), 1400+10-(1440/2)+1448, VIDEO_ON_LINE, VIDEO_ON_LINE},
    {LD_CHANNEL, 0, 1400+10, 1400+10+10, VIDEO_ON_LINE-1, VIDEO_ON_LINE+768, 1400+10+1448,1400+10+10+1448, VIDEO_ON_LINE-1, VIDEO_ON_LINE+768+1},
    {CPV_CHANNEL, 0, 700, 1400, VIDEO_ON_LINE-1, VIDEO_ON_LINE+768, 700+1448, 1400+1448, VIDEO_ON_LINE-1, VIDEO_ON_LINE+768},
    {OE_CHANNEL, 0, 1300, 1440, VIDEO_ON_LINE, VIDEO_ON_LINE+768, 1300+1448, 1440+1448, VIDEO_ON_LINE, VIDEO_ON_LINE+768},
    {EVEN_CHANNEL, 1, 0, 1448+1448-1, 0, (MAX_HEIGHT/2)-1, 0, 0, 0, 0},
    {POL_CHANNEL, 0, 1400+10-(1440/2), 1400+10-(1440/2)+1440-1448, VIDEO_ON_LINE, VIDEO_ON_LINE+768, 1400+10-(1440/2)+1448, 1400+10-(1440/2)+1440-1448+1448, VIDEO_ON_LINE, VIDEO_ON_LINE+768},
	{PCLK_CHANNEL, 1, 0, 1448+1448-1, MAX_HEIGHT/2, MAX_HEIGHT-1, 0, 0, 0, 0}
};

// Define LVDS physical PREM SWING VCM REF
static lvds_phy_control_t lcd_lvds_phy_control = 
{
    .lvds_prem_ctl = 0x1,		//0xf  //0x1
    .lvds_swing_ctl = 0x1,	    //0x3  //0x1
    .lvds_vcm_ctl = 0x1,
    .lvds_ref_ctl = 0xf, 
};

// Define miniLVDS dual/singal gate, pair num, bit num etc.
static mlvds_config_t lcd_mlvds_config =
{
    .mlvds_insert_start = 0x45,
    .total_line_clk = 1448,  //1448,
    .test_dual_gate = 1,
    .test_bit_num = 6,
    .test_pair_num = 6,
    //mLVDS TCON Channel 0-7 Control
    //1 enable this channel   0 disable this channel
    .set_mlvds_pinmux = ( (0 << 0)
                         |(1 << 1)
                         |(1 << 2)
                         |(1 << 3)
                         |(0 << 4)
                         |(1 << 5)
                         |(1 << 6)
                         |(0 << 7) ),
    .mlvds_tcon_config = &lcd_mlvds_tcon_config[0],
    .lvds_phy_control = &lcd_lvds_phy_control,
#ifdef CONFIG_AML_MLVDS_G_TM080XDH_REVERSE
    .scan_function = 0,
#else
		.scan_function = 1,
#endif    
    .phase_select = 1,
    .TL080_phase =7,
};

static lcdConfig_t lcd_config =
{
    .width      = LCD_WIDTH,
    .height     = LCD_HEIGHT,
    .max_width  = MAX_WIDTH,
    .max_height = MAX_HEIGHT,
	.video_on_pixel = VIDEO_ON_PIXEL,
    .video_on_line = VIDEO_ON_LINE,
    .pll_ctrl = 0x1023a, //0x10222,
    .div_ctrl = 0x18813, //0x18813,
	.clk_ctrl = 0x01111,//0x11111	//[19:16]:ss_level, [12]:pll_sel, [8]div_sel, [4]vclk_sel, [3:0]:xd	
	
    .gamma_cntl_port = (1 << LCD_GAMMA_EN) | (0 << LCD_GAMMA_RVS_OUT) | (0 << LCD_GAMMA_VCOM_POL),
    .gamma_vcom_hswitch_addr = 0,
	
    .rgb_base_addr = 0xf0,
    .rgb_coeff_addr = 0x74a,
    .pol_cntl_addr = (0x1 << LCD_CPH1_POL) |(0x1 << LCD_HS_POL) | (0x1 << LCD_VS_POL) | (1<<14),
    .dith_cntl_addr = 0x600,
	
	.vcom_hswitch_addr = 5,
    .vcom_vs_addr = 0,
    .vcom_ve_addr = MAX_HEIGHT-1,
	
    .inv_cnt_addr = (0<<LCD_INV_EN) | (0<<LCD_INV_CNT),
    .tcon_misc_sel_addr = (0<<LCD_STV1_SEL) | (0<<LCD_STV2_SEL),
    .dual_port_cntl_addr = (1<<LCD_TTL_SEL) | (1<<LCD_ANALOG_SEL_CPH3) | (1<<LCD_ANALOG_3PHI_CLK_SEL),
    .flags = LCD_DIGITAL_MLVDS,
    .screen_width = 16,
    .screen_height = 9,
    .sync_duration_num = 497,
    .sync_duration_den = 10,
	.mlvds_config = &lcd_mlvds_config,
    .power_on=t13_power_on,
    .power_off=t13_power_off,
    .backlight_on = power_on_backlight,
    .backlight_off = power_off_backlight,
	.get_bl_level = get_backlight_level,
    .set_bl_level = set_backlight_level,
};
static struct resource lcd_resources[] = {
    [0] = {
        .start = (ulong)&lcd_config,
        .end   = (ulong)&lcd_config + sizeof(lcdConfig_t) - 1,
        .flags = IORESOURCE_MEM,
    },
};
#define  fe_H  115
#define  fe_L  100
static void t13_setup_gama_table(lcdConfig_t *pConf, int flag)
{
	int i,j,org,k;					
	int duang[6] = {0,16,24,180,240,256};
	
    const unsigned short gamma_adjust[256] = {
		0,2,3,5,6,8,9,11,12,14,15,17,18,20,21,24,26,27,28,30,31,32,34,35,36,37,38,40,41,42,43,44,
		45,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,
		79,80,81,83,84,85,86,87,88,89,90,91,92,94,95,96,97,98,99,101,102,103,104,105,107,108,110,111,113,114,116,117,
		119,120,121,123,124,126,127,128,130,131,132,133,134,135,136,137,138,139,141,141,142,143,144,145,147,147,148,149,150,151,153,154,
		155,156,157,158,159,160,161,162,163,164,165,166,167,168,168,169,170,171,172,173,173,174,175,176,177,178,179,179,180,181,182,183,
		184,185,186,188,188,189,191,191,193,193,194,195,196,197,198,199,200,201,202,203,204,204,205,206,207,207,209,209,210,211,211,212,
		213,213,214,215,216,216,217,218,218,219,220,221,221,222,222,223,224,224,225,226,226,227,227,228,228,229,230,230,231,231,232,233,
		233,234,234,235,236,236,237,237,238,239,239,240,241,241,242,242,243,244,245,245,246,247,248,248,249,250,251,252,253,253,254,255,		};	

	if (flag==1)  //for 3D gamma
	{
		for(i=duang[0];i<duang[1];i++)
		{
			pConf->GammaTableR[i]=gamma_adjust[i]<<2;
			pConf->GammaTableG[i]=gamma_adjust[i]<<2;
			pConf->GammaTableB[i]=gamma_adjust[i]<<2;
			j = gamma_adjust[i];
		}
		
		k = (fe_H*gamma_adjust[duang[2]-1])/fe_L;
		org = ((k-j)*100)/(duang[2]-duang[1]);

		for(i=duang[1];i<duang[2];i++)
		{
			pConf->GammaTableR[i]=(j+(org*(i-duang[1]+1)/100))<<2;
			pConf->GammaTableG[i]=(j+(org*(i-duang[1]+1)/100))<<2;
			pConf->GammaTableB[i]=(j+(org*(i-duang[1]+1)/100))<<2;
		}
		
		for(i=duang[2];i<duang[3];i++)
		{
			k = (fe_H*gamma_adjust[i])/fe_L;
			pConf->GammaTableR[i]=k<<2;
			pConf->GammaTableG[i]=k<<2;
			pConf->GammaTableB[i]=k<<2;
			j = k;
		}
		org = ((gamma_adjust[duang[4]]-j)*1000)/(duang[4]-duang[3]);
		for(i=duang[3];i<duang[4];i++)
		{
			pConf->GammaTableR[i]=(j+org*(i-duang[3]+1)/1000)<<2;
			pConf->GammaTableG[i]=(j+org*(i-duang[3]+1)/1000)<<2;
			pConf->GammaTableB[i]=(j+org*(i-duang[3]+1)/1000)<<2;
		}
		for(i=duang[4];i<duang[5];i++)
		{
			pConf->GammaTableR[i]=gamma_adjust[i]<<2;
			pConf->GammaTableG[i]=gamma_adjust[i]<<2;
			pConf->GammaTableB[i]=gamma_adjust[i]<<2;
		}		
	}
	else   //for 2D gamma
	{
		for (i=0; i<256; i++) 
		{
			pConf->GammaTableR[i] = gamma_adjust[i] << 2;
			pConf->GammaTableG[i] = gamma_adjust[i] << 2;
			pConf->GammaTableB[i] = gamma_adjust[i] << 2;
		}
	}
}

static void set_gamma_table(u16 *data, u32 rgb_mask)
{
    int i;
	
	//printk("\n\nlcd: gamma table %d_[127][255] is: %d, %d.\n\n", rgb_mask, data[127], data[255]);
	
    while (!(READ_MPEG_REG(L_GAMMA_CNTL_PORT) & (0x1 << ADR_RDY)));
    WRITE_MPEG_REG(L_GAMMA_ADDR_PORT, (0x1 << H_AUTO_INC) |
                                    (0x1 << rgb_mask)   |
                                    (0x0 << HADR));
    for (i=0;i<256;i++) {
        while (!( READ_MPEG_REG(L_GAMMA_CNTL_PORT) & (0x1 << WR_RDY) )) ;
        WRITE_MPEG_REG(L_GAMMA_DATA_PORT, data[i]);
    }
    while (!(READ_MPEG_REG(L_GAMMA_CNTL_PORT) & (0x1 << ADR_RDY)));
    WRITE_MPEG_REG(L_GAMMA_ADDR_PORT, (0x1 << H_AUTO_INC) |
                                    (0x1 << rgb_mask)   |
                                    (0x23 << HADR));
}

static void chang_gamma_table(int flag)
{
	t13_setup_gama_table(&lcd_config, flag);
	
	set_gamma_table(lcd_config.GammaTableR, H_SEL_R);
    set_gamma_table(lcd_config.GammaTableG, H_SEL_G);
    set_gamma_table(lcd_config.GammaTableB, H_SEL_B);
}

static void pwm_3d(int flag)
{
	if (flag==1)
	{
		WRITE_MPEG_REG(0x202c, READ_MPEG_REG(0x202c) | ((1<<16)|(1<<19)));  //enable 3d PWM channel
	}
	else
	{
		WRITE_MPEG_REG(0x202c, READ_MPEG_REG(0x202c) & ~((1<<16)|(1<<19)));  //disable 3d PWM channel
		WRITE_MPEG_REG(0x202d, READ_MPEG_REG(0x202d) & ~(1<<5));  			 //clear other pinmux
		WRITE_MPEG_REG(0x202f, READ_MPEG_REG(0x202f) & ~((1<<24)|(1<<25)));  //clear other pinmux
		WRITE_MPEG_REG(0x2033, READ_MPEG_REG(0x2033) & ~(1<<17));  //clear other pinmux
		WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) & ~((1<<6)|(1<<9)));  	 //set pwm channel output low
		WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~((1<<6)|(1<<9)));  	 //set pwm channel as GPIO output
	}
}
void control_lcd_3d(char flag_3d) {
    chang_gamma_table(flag_3d);
    pwm_3d(flag_3d);
    if (flag_3d)
    {
    	BL_MAX=15-BL_MAX_LEVEL_3D;
    	BL_MIN=15-BL_MIN_LEVEL_3D;
    }
    else
    {
    	BL_MAX=15-BL_MAX_LEVEL_2D;
    	BL_MIN=15-BL_MIN_LEVEL_2D;
    }
    set_backlight_level(bl_level);    //change BL @ 2D/3D mode
}

static ssize_t control_enable3d(struct class *class, 
			struct class_attribute *attr,	const char *buf, size_t count)
{
    char flag_3d = buf[0] ;    
    if(flag_3d == '1') {
        flag_3d = 1;
        printk("\nLCD 3D on.\n");
    }else{
        flag_3d = 0;
        printk("\nLCD 3D off.\n");
    }
    
    control_lcd_3d(flag_3d);

	return count;
}

static struct class_attribute enable3d_class_attrs[] = {
    __ATTR(enable-3d,  S_IRUGO | S_IWUSR, NULL,    control_enable3d), 
    __ATTR_NULL
};

static struct class enable3d_class = {
    .name = "enable3d",
    .class_attrs = enable3d_class_attrs,
};


#define PWM_MAX			60000   //set pwm_freq=24MHz/PWM_MAX (Base on XTAL frequence: 24MHz, 0<PWM_MAX<65535)
#define BL_MAX_LEVEL		255
#define BL_MIN_LEVEL		20
void power_on_backlight(void)
{
	lvds_port_enable();
	WRITE_CBUS_REG_BITS(LED_PWM_REG0, 1, 12, 2);
	msleep(300);
	
	//BL_MAX=15-BL_MAX_LEVEL_2D;
	//BL_MIN=15-BL_MIN_LEVEL_2D;
	//BL_EN: GPIOD_1(PWM_D)
#if (BL_CTL==BL_CTL_GPIO)	
    WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) | (1 << 17));    
    WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~(1 << 17));
#elif (BL_CTL==BL_CTL_PWM)
	int pwm_div=0;  //pwm_freq=24M/(pwm_div+1)/PWM_MAX
	WRITE_MPEG_REG(PWM_PWM_D, (PWM_MAX<<16) | (0<<0));    //set pwm duty 100%
    WRITE_MPEG_REG(PWM_MISC_REG_CD, READ_MPEG_REG(PWM_MISC_REG_CD) | ((1 << 23) | (pwm_div<<16) | (1<<1)));  //set pwm clk & enable pwm
	WRITE_MPEG_REG(PERIPHS_PIN_MUX_2, READ_MPEG_REG(PERIPHS_PIN_MUX_2) | (1<<3));  //enable pwm pinmux
#endif
    msleep(100);

    printk("\n\npower_on_backlight.\n\n");
}

void power_off_backlight(void)
{	
	msleep(20);
	//BL_EN: GPIOD_1(PWM_D)    
#if (BL_CTL==BL_CTL_GPIO)	
    WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) & ~(1 << 17));
#elif (BL_CTL==BL_CTL_PWM)
	WRITE_MPEG_REG(PWM_MISC_REG_CD, READ_MPEG_REG(PWM_MISC_REG_CD) & ~(1<<1));  //disable pwm
#endif	
	
	msleep(20);
	lvds_port_disable();
	msleep(20);
	
	printk("\n\npower_off_backlight.\n\n");
}

unsigned get_backlight_level(void)
{
	return bl_level;
}

void set_backlight_level(unsigned level)
{	
	bl_level=level;
	//level = level>BL_MAX_LEVEL ? BL_MAX_LEVEL:(level<BL_MIN_LEVEL ? BL_MIN_LEVEL:level);		
	//printk("\n\nset backlight sys_level: %d\n", level);
	//level=(level*(BL_MAX-BL_MIN)/BL_MAX_LEVEL)+BL_MIN;	
	printk("\n\nset backlight mode_level: %d\n", level);
#if (BL_CTL==BL_CTL_GPIO)
    if (level < BL_MIN_LEVEL)
    {
        level = 15;
    }
	else
	{
		level=((level-BL_MIN_LEVEL)*(BL_MAX-BL_MIN)*10/(BL_MAX_LEVEL-BL_MIN_LEVEL))+BL_MIN*10;
		if ((level % 10) >= 5)
		{
			level = level/10+1;
		}
		else
		{
			level = level/10;
		}		
		level = 15-level;
	}
    
	printk("set backlight drv_level: %d\n\n", level);
	WRITE_CBUS_REG_BITS(LED_PWM_REG0, level, 0, 4);	
	
#elif (BL_CTL==BL_CTL_PWM)	
	level = level * PWM_MAX / BL_MAX_LEVEL ;	
	WRITE_CBUS_REG_BITS(PWM_PWM_D, (PWM_MAX - level), 0, 16);  //pwm low
    WRITE_CBUS_REG_BITS(PWM_PWM_D, level, 16, 16);  //pwm high	
#endif	
}

static void power_on_lcd(void)
{
	//LCD_PWR_EN: GPIOA_27
	WRITE_MPEG_REG(0x200d, READ_MPEG_REG(0x200d) & ~(1 << 27));    
    WRITE_MPEG_REG(0x200c, READ_MPEG_REG(0x200c) & ~(1 << 27));
    msleep(10);
	
#ifdef CONFIG_AW_AXP
    axp_gpio_set_io(3,1);
    axp_gpio_set_value(3, 0);
#else
	//VCCx3_EN: GPIOD_2
    WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~(1 << 18));
	WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) | (1 << 18));    
#endif

	msleep(10);
}

static void power_off_lcd(void)
{
#ifdef CONFIG_AW_AXP
    axp_gpio_set_io(3,0);
#else    
	//VCCx3_EN: GPIOD_2    
    WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~(1 << 18));
	WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) & ~(1 << 18));    
#endif

	msleep(10);
	
	//LCD_PWR_EN: GPIOA_27
	WRITE_MPEG_REG(0x200d, READ_MPEG_REG(0x200d) | (1 << 27));    
    //WRITE_MPEG_REG(0x200c, READ_MPEG_REG(0x200c) & ~(1 << 27));
    msleep(10);
}

static void lvds_port_enable(void)
{
	unsigned pinmux = 0;
	int ext_pixel =lcd_config.mlvds_config->total_line_clk;	
	printk("\n\nminiLVDS port enable.\n");
	WRITE_MPEG_REG(L_DE_HS_ADDR, (0x6 << 12) | ext_pixel);   // 0xf -- enable double_tcon fir channel7:4
  	WRITE_MPEG_REG(L_DE_HE_ADDR, (0xf << 12) | ext_pixel);   // 0xf -- enable double_tcon fir channel3:0
  	WRITE_MPEG_REG(0x202d, READ_MPEG_REG(0x202d) & ~(0xfdc));  //clear tcon other pinmux
	pinmux = lcd_config.mlvds_config->set_mlvds_pinmux;		
	WRITE_MPEG_REG(0x202c, READ_MPEG_REG(0x202c) | (pinmux<<12));  //set tcon pinmux	
	
	WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) | (1<<2));
	WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~(1<<2));  //set sth high
	
	WRITE_MPEG_REG( LVDS_GEN_CNTL, (READ_MPEG_REG(LVDS_GEN_CNTL) | (1 << 3))); // enable fifo
	
	//enable minilvds_data channel
	WRITE_MPEG_REG(LVDS_PHY_CNTL4, READ_MPEG_REG(LVDS_PHY_CNTL4) | (0x7f<<0));
	
	control_lcd_3d(0);  //for test
}

static void lvds_port_disable(void)
{
	unsigned pinmux = 0;
	printk("\n\nminiLVDS port disable.\n");
	//disable minilvds_data channel
	WRITE_MPEG_REG(LVDS_PHY_CNTL4, READ_MPEG_REG(LVDS_PHY_CNTL4) & ~(0x7f<<0));	
	
	WRITE_MPEG_REG( LVDS_GEN_CNTL, (READ_MPEG_REG(LVDS_GEN_CNTL) & ~(1 << 3))); // disable fifo
	
	pinmux = lcd_config.mlvds_config->set_mlvds_pinmux;		
	WRITE_MPEG_REG(0x202c, READ_MPEG_REG(0x202c) & ~(pinmux<<12));  //clear tcon pinmux
	//WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) | (pinmux<<2));  //set tcon pin as input
	WRITE_MPEG_REG(0x202d, READ_MPEG_REG(0x202d) & ~(0xfdc));  //clear tcon other pinmux
	WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) & ~(pinmux<<2));	//set tcon low
	WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~(pinmux<<2));  //set tcon as GPIO output
	WRITE_MPEG_REG(0x2013, READ_MPEG_REG(0x2013) & ~(1<<2));	//set sth low
	//WRITE_MPEG_REG(0x2012, READ_MPEG_REG(0x2012) & ~(1<<2));  //set sth as GPIO output
	control_lcd_3d(0);
}
#ifdef CONFIG_AM_LOGO
extern void (*Power_on_bl)(void);
//called when kernel logo is displayed.
//backlight will be powered on right here
static void power_on_bl(void)
{
    power_on_backlight();
}
#endif

static unsigned set_backlight_only_once=0;
static void t13_power_on(void)
{
    //video_dac_disable();		
    unsigned pinmux_a9_status = 0;
    CLEAR_CBUS_REG_MASK(PERIPHS_PIN_MUX_3, (1<<1));
    CLEAR_CBUS_REG_MASK(PERIPHS_PIN_MUX_0, (1<<6));
    CLEAR_CBUS_REG_MASK(PAD_PULL_UP_REG0, (1<<9));
    set_gpio_mode(GPIOA_bank_bit0_27(9), GPIOA_bit_bit0_27(9), GPIO_INPUT_MODE);
    pinmux_a9_status=get_gpio_val(GPIOA_bank_bit0_27(9), GPIOA_bit_bit0_27(9));
    if(pinmux_a9_status==1)
    	{//863
    	BL_MAX_LEVEL_2D=4;  
		BL_MIN_LEVEL_2D=14;  
    	printk("\n GPIO A9 is high,3D panel\n"); 
    	}
    else
    	{//860
    	BL_MAX_LEVEL_2D=0;   
		BL_MIN_LEVEL_2D=12; 
    	printk("\n GPIO A9 is low,2D panel\n"); 
    	}
    BL_MAX=15-BL_MAX_LEVEL_2D;
	BL_MIN=15-BL_MIN_LEVEL_2D;
    printk("\n\n t13_power_on.\n\n");
	power_on_lcd();	
    Power_on_bl = power_on_bl;
    printk("\n\n set bl level to %d\n\n",bl_level);
    if(set_backlight_only_once==0)
    {
    set_backlight_only_once=1;
    set_backlight_level(250);
    }
}
static void t13_power_off(void)
{
    	power_off_lcd();
}

static void t13_io_init(void)
{
    printk("\n\nT13 LCD Init.\n\n");    
    //power_on_lcd();
    power_off_lcd();	
}

static struct platform_device lcd_dev = {
    .name = "tcon-dev",
    .id   = 0,
    .num_resources = ARRAY_SIZE(lcd_resources),
    .resource      = lcd_resources,
};

static int __init t13_init(void)
{
    int ret ;
    t13_setup_gama_table(&lcd_config, 0);
    t13_io_init();

    platform_device_register(&lcd_dev);
    
    ret = class_register(&enable3d_class);
	if(ret){
		printk(" class register enable3d_class fail!\n");
	}

    return 0;
}

static void __exit t13_exit(void)
{
    power_off_backlight();
    power_off_lcd();

    platform_device_unregister(&lcd_dev);
}

subsys_initcall(t13_init);
//module_init(t13_init);
module_exit(t13_exit);

MODULE_DESCRIPTION("AMLOGIC T13 LCD panel driver");
MODULE_LICENSE("GPL");
MODULE_AUTHOR("Tim Yao <timyao@amlogic.com>");
