
---------- Begin Simulation Statistics ----------
final_tick                                 1099814400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184189                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   320604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.31                       # Real time elapsed on the host
host_tick_rate                               97265286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2082683                       # Number of instructions simulated
sim_ops                                       3625185                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001100                       # Number of seconds simulated
sim_ticks                                  1099814400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438089                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24861                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            468241                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239923                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438089                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198166                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495038                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11524                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12649                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2390545                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1948096                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24945                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     348821                       # Number of branches committed
system.cpu.commit.bw_lim_events                601027                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891602                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2082683                       # Number of instructions committed
system.cpu.commit.committedOps                3625185                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2341994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1154670     49.30%     49.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182652      7.80%     57.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172510      7.37%     64.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231135      9.87%     74.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       601027     25.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2341994                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76127                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9682                       # Number of function calls committed.
system.cpu.commit.int_insts                   3568152                       # Number of committed integer instructions.
system.cpu.commit.loads                        495675                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20704      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2851603     78.66%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1637      0.05%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      1.04%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2985      0.08%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.17%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.32%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12600      0.35%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7436      0.21%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476149     13.13%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162386      4.48%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19526      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12175      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3625185                       # Class of committed instruction
system.cpu.commit.refs                         670236                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2082683                       # Number of Instructions Simulated
system.cpu.committedOps                       3625185                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320190                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320190                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8141                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32436                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47442                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4402                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020270                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4739403                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   299007                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1151688                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25022                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89357                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      579766                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2113                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194142                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                      495038                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    244534                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2224684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4625                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2860593                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           637                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50044                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180044                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             334867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251447                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040391                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2585344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.940861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1225571     47.40%     47.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75129      2.91%     50.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59564      2.30%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76784      2.97%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1148296     44.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2585344                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124929                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68454                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    219049200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    219049200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    219049200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    219048800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    219048800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    219048800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       582800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       582800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4764000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4688800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78910000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78876400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78895200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78878400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1668181600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29576                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   379713                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513747                       # Inst execution rate
system.cpu.iew.exec_refs                       775633                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194121                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689254                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                612398                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               580                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204893                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4516726                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                581512                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35436                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4162104                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3277                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8560                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25022                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14650                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39862                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          272                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30331                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21243                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8333                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5817950                       # num instructions consuming a value
system.cpu.iew.wb_count                       4139388                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567657                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3302599                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.505485                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4146748                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6442632                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3573119                       # number of integer regfile writes
system.cpu.ipc                               0.757467                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757467                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27086      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3285736     78.28%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1659      0.04%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41380      0.99%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4576      0.11%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6934      0.17%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15286      0.36%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14408      0.34%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8033      0.19%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2289      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               566635     13.50%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183244      4.37%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25431      0.61%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13592      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4197543                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93112                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              187614                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89621                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             133827                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4077345                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10811641                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4049767                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5274514                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4515597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4197543                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1129                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18828                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            387                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2585344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.623592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167605     45.16%     45.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              175642      6.79%     51.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301614     11.67%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              343259     13.28%     76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597224     23.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2585344                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526636                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      244639                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           357                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9197                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4005                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               612398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204893                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1570767                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2749537                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  835520                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4959885                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46630                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349791                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16490                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4678                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12175067                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4662209                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6362784                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1181787                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73289                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25022                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173538                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1402876                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160108                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7392110                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19686                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206721                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            932                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6257754                       # The number of ROB reads
system.cpu.rob.rob_writes                     9277855                       # The number of ROB writes
system.cpu.timesIdled                            1604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38080                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              430                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          695                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            695                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              125                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1331                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8081                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1353                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12181                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       951360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       951360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  951360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13534                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11336619                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29377681                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17586                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4101                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23791                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                972                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2094                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2094                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17586                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8299                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49459                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57758                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1436608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10468                       # Total snoops (count)
system.l2bus.snoopTraffic                       85376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30146                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014695                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120332                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29703     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      443      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30146                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20193199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18889818                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3423999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240989                       # number of overall hits
system.cpu.icache.overall_hits::total          240989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3544                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3544                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3544                       # number of overall misses
system.cpu.icache.overall_misses::total          3544                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176787600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176787600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176787600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176787600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       244533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       244533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       244533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       244533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014493                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014493                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014493                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49883.634312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49883.634312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49883.634312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49883.634312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          691                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          691                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          691                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2853                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2853                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2853                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2853                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143720400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143720400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143720400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143720400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011667                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011667                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50375.184017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50375.184017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50375.184017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50375.184017                       # average overall mshr miss latency
system.cpu.icache.replacements                   2596                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3544                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3544                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176787600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176787600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       244533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       244533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49883.634312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49883.634312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143720400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143720400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50375.184017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50375.184017                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.473701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              230142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2597                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.618406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.473701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            491919                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           491919                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678783                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678783                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678783                       # number of overall hits
system.cpu.dcache.overall_hits::total          678783                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34495                       # number of overall misses
system.cpu.dcache.overall_misses::total         34495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1673919600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1673919600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1673919600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1673919600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048361                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48526.441513                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48526.441513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48526.441513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48526.441513                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.529891                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1748                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2770                       # number of writebacks
system.cpu.dcache.writebacks::total              2770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16828                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    574387600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574387600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    574387600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249886092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824273692                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017459                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017459                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017459                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023592                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46124.435879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46124.435879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46124.435879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57116.821029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48982.273116                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15803                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       506330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          506330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1568735600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1568735600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       538697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       538697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48467.130102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48467.130102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472042800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472042800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45572.774667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45572.774667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49428.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49428.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102344800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102344800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48851.933174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48851.933174                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4375                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4375                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249886092                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249886092                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57116.821029                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57116.821029                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.665956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.069101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   737.596825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.069130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          803                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.215820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.784180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1443383                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1443383                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             896                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4868                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          923                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6687                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            896                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4868                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          923                       # number of overall hits
system.l2cache.overall_hits::total               6687                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1954                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7584                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3452                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12990                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1954                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7584                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3452                       # number of overall misses
system.l2cache.overall_misses::total            12990                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132737600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518240000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239710394                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890687994                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132737600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518240000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239710394                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890687994                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2850                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12452                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4375                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19677                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2850                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12452                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4375                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19677                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.685614                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609059                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789029                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660162                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.685614                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609059                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789029                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660162                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67931.218014                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68333.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69441.017961                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68567.205081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67931.218014                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68333.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69441.017961                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68567.205081                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1331                       # number of writebacks
system.l2cache.writebacks::total                 1331                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1954                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7572                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3434                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12960                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1954                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3434                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13534                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117105600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457104800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211273211                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785483611                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117105600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457104800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211273211                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35597438                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821081049                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.685614                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608095                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.784914                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658637                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.685614                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608095                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.784914                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687808                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59931.218014                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60367.776017                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61523.940303                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60608.303318                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59931.218014                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60367.776017                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61523.940303                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62016.442509                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60668.024900                       # average overall mshr miss latency
system.l2cache.replacements                      9493                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35597438                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35597438                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62016.442509                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62016.442509                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          737                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              737                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1357                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1357                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93561200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93561200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2094                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2094                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648042                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648042                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68947.089167                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68947.089167                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1353                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1353                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82659200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82659200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646132                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646132                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61093.274205                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61093.274205                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          896                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4131                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          923                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5950                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1954                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6227                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3452                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11633                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132737600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424678800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239710394                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797126794                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2850                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10358                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4375                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17583                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.685614                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601178                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789029                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661605                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67931.218014                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68199.582463                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69441.017961                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68522.891258                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1954                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6219                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3434                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11607                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117105600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374445600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211273211                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702824411                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.685614                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600405                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.784914                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660126                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59931.218014                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60209.937289                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61523.940303                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60551.771431                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3717.511466                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26019                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9493                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.740862                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.029226                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   290.050726                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2358.437575                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   910.500249                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.493690                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002937                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575790                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222290                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035765                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907596                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318133                       # Number of tag accesses
system.l2cache.tags.data_accesses              318133                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1099814400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              866176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85184                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85184                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1954                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3434                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13534                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1331                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1331                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113706458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440627073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199830080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33401999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787565611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113706458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113706458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77453068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77453068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77453068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113706458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440627073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199830080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33401999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             865018680                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1106865200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               32777538                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                 56969294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              110233035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2094302                       # Number of instructions simulated
sim_ops                                       3643123                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000007                       # Number of seconds simulated
sim_ticks                                     7050800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1429                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               142                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1353                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                794                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1429                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              635                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1518                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      69                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     31423                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6703                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               142                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        908                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1776                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4205                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                11619                       # Number of instructions committed
system.cpu.commit.committedOps                  17938                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        14911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.203004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.308193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5079     34.06%     34.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         6423     43.08%     77.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          488      3.27%     80.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1145      7.68%     88.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1776     11.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        14911                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     17666                       # Number of committed integer instructions.
system.cpu.commit.loads                          2137                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          112      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            14112     78.67%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.27%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.12%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.18%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.14%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.22%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.29%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.14%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.14%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2015     11.23%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1234      6.88%     98.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.68%     99.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             17938                       # Class of committed instruction
system.cpu.commit.refs                           3443                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       11619                       # Number of Instructions Simulated
system.cpu.committedOps                         17938                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.517084                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.517084                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  7899                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  23446                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1975                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3717                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    144                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2320                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2413                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1381                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1518                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1746                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    31                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          15833                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.086118                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                863                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.898224                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              16055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.587045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.855032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     8651     53.88%     53.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      829      5.16%     59.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      598      3.72%     62.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      453      2.82%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5524     34.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                16055                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       793                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      487                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1033200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1033200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1033200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1033600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1033200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1033200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       383200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        7905600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  170                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1020                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.122880                       # Inst execution rate
system.cpu.iew.exec_refs                         3788                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1381                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2385                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2721                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1516                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               22143                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2407                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               154                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 19793                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    144                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              518                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          584                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          211                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             50                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     43490                       # num instructions consuming a value
system.cpu.iew.wb_count                         19710                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.359048                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15615                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.118171                       # insts written-back per cycle
system.cpu.iew.wb_sent                          19747                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    40364                       # number of integer regfile reads
system.cpu.int_regfile_writes                   16829                       # number of integer regfile writes
system.cpu.ipc                               0.659159                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.659159                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               183      0.92%      0.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 15500     77.71%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.28%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.25%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.16%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.20%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   92      0.46%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   85      0.43%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.18%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 42      0.21%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2229     11.17%     91.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1311      6.57%     98.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             216      1.08%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19947                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     672                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1352                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          619                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1326                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  19092                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              54668                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        19091                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             25024                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      22122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19947                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                71                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         16055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.242417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.166005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5196     32.36%     32.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5074     31.60%     63.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3422     21.31%     85.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1423      8.86%     94.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 940      5.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           16055                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.131616                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1746                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1083                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              981                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2721                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1516                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    5883                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            17627                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3689                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 22050                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3219                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2752                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    151                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   114                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 90548                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  22932                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               28063                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5124                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    278                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    144                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3958                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6012                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1367                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            46695                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            388                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5351                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        35278                       # The number of ROB reads
system.cpu.rob.rob_writes                       45431                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            128                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            66                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                33                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      33    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  33                       # Request fanout histogram
system.membus.reqLayer2.occupancy               32800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy              70500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  64                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            15                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                84                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 99                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030303                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.172292                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       96     96.97%     96.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   99                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60398                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         7050800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1716                       # number of overall hits
system.cpu.icache.overall_hits::total            1716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1412400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1412400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1412400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1412400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017182                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017182                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017182                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017182                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        47080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        47080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        47080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        47080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1387200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1387200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1387200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1387200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016609                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47834.482759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47834.482759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47834.482759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47834.482759                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1412400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1412400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        47080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        47080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1387200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1387200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47834.482759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47834.482759                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.931034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3521                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3138                       # number of overall hits
system.cpu.dcache.overall_hits::total            3138                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           60                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           60                       # number of overall misses
system.cpu.dcache.overall_misses::total            60                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2374000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2374000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2374000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2374000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3198                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39566.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39566.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39566.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39566.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           28                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1251200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1251200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1251200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1278796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        39100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        39100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        39100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36537.028571                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           60                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39566.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39566.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1251200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1251200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        39100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        39100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.457143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   806.570262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   217.429738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6431                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6431                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                33                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               33                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1251600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1078400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2330000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1251600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1078400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2330000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.586207                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.515625                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.586207                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.515625                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 73623.529412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        67400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70606.060606                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 73623.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        67400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70606.060606                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1115600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       950400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2066000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1115600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       950400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2066000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.586207                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.515625                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.586207                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.515625                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 65623.529412                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        59400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62606.060606                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 65623.529412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        59400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62606.060606                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1251600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1078400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2330000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.586207                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.515625                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73623.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70606.060606                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1115600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       950400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2066000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.586207                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.515625                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 65623.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        59400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62606.060606                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    104                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.971429                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.081806                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1042.344415                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1874.705848                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1005.867930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          139                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008321                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254479                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.457692                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245573                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1146                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1028                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          875                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1969                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279785                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720215                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1059                       # Number of tag accesses
system.l2cache.tags.data_accesses                1059                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      7050800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          154308731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          145231747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              299540478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     154308731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         154308731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        36307937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              36307937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        36307937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         154308731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         145231747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             335848414                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1148664800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5179175                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  9036200                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.42                       # Real time elapsed on the host
host_tick_rate                              100700119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2149462                       # Number of instructions simulated
sim_ops                                       3750710                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41799600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14877                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1416                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14407                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5531                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14877                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9346                       # Number of indirect misses.
system.cpu.branchPred.lookups                   16576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1192                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     65735                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40049                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1438                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11152                       # Number of branches committed
system.cpu.commit.bw_lim_events                 16746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27159                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                55160                       # Number of instructions committed
system.cpu.commit.committedOps                 107587                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        73311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.467542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.656329                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34891     47.59%     47.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9051     12.35%     59.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6317      8.62%     68.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6306      8.60%     77.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16746     22.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        73311                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5105                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  762                       # Number of function calls committed.
system.cpu.commit.int_insts                    104372                       # Number of committed integer instructions.
system.cpu.commit.loads                         14089                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          590      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            80729     75.04%     75.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             373      0.35%     75.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.21%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            244      0.23%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.21%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.10%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             591      0.55%     77.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             672      0.62%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1100      1.02%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.11%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12998     12.08%     91.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7904      7.35%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1091      1.01%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            107587                       # Class of committed instruction
system.cpu.commit.refs                          22613                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       55160                       # Number of Instructions Simulated
system.cpu.committedOps                        107587                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.894471                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.894471                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           78                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          159                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          298                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20347                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 145309                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19728                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     37825                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1445                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1810                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16577                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        9645                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       16576                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10871                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         57862                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   455                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          78374                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           150                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2890                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.158624                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6480                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.749998                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              81155                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.899945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38168     47.03%     47.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3811      4.70%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2046      2.52%     54.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2233      2.75%     57.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34897     43.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                81155                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      8144                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4595                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      6270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      6270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      6270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      6270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      6270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      6270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        59600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        60000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        60400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        60400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       304400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       304800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       293200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       304800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2698800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2703600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2713600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2694800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       50143600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1765                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12394                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.188844                       # Inst execution rate
system.cpu.iew.exec_refs                        26192                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       9621                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11859                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17985                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10606                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              134725                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16571                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2291                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                124233                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   501                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1445                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   557                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1086                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3898                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2082                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            201                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    139209                       # num instructions consuming a value
system.cpu.iew.wb_count                        123185                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.618372                       # average fanout of values written-back
system.cpu.iew.wb_producers                     86083                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.178815                       # insts written-back per cycle
system.cpu.iew.wb_sent                         123566                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   182347                       # number of integer regfile reads
system.cpu.int_regfile_writes                   96911                       # number of integer regfile writes
system.cpu.ipc                               0.527852                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.527852                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1165      0.92%      0.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 94049     74.33%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  374      0.30%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   288      0.23%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 355      0.28%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.19%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  148      0.12%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  756      0.60%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  782      0.62%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1132      0.89%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                200      0.16%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                15700     12.41%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9139      7.22%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1430      1.13%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            757      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 126521                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    6156                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               12366                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5931                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               8333                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 119200                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             322548                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       117254                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            153547                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     134415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    126521                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 310                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               714                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         81155                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.559004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.634342                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               36523     45.00%     45.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7616      9.38%     54.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9128     11.25%     65.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10903     13.43%     79.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               16985     20.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           81155                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.210739                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10897                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               378                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              221                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17985                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10606                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   52560                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           104499                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14239                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                125091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    577                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20943                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    376                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   186                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                358605                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 141853                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              162304                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     38263                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2526                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1445                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3875                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    37237                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9744                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           210538                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2390                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3096                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       191311                       # The number of ROB reads
system.cpu.rob.rob_writes                      277395                       # The number of ROB writes
system.cpu.timesIdled                             299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1727                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                429                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           32                       # Transaction distribution
system.membus.trans_dist::CleanEvict              406                       # Transaction distribution
system.membus.trans_dist::ReadExReq                33                       # Transaction distribution
system.membus.trans_dist::ReadExResp               33                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           429                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 462                       # Request fanout histogram
system.membus.reqLayer2.occupancy              411237                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             995963                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 823                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           120                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1215                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 40                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                40                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            824                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1627                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          963                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2590                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    60864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               472                       # Total snoops (count)
system.l2bus.snoopTraffic                        2048                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1336                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040419                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.197014                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1282     95.96%     95.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                       54      4.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1336                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              385599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               777950                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              650799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        41799600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10210                       # number of overall hits
system.cpu.icache.overall_hits::total           10210                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          661                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            661                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          661                       # number of overall misses
system.cpu.icache.overall_misses::total           661                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26152800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26152800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26152800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26152800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10871                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060804                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060804                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060804                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060804                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39565.506808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39565.506808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39565.506808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39565.506808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20810000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20810000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20810000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20810000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049949                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38324.125230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38324.125230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38324.125230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38324.125230                       # average overall mshr miss latency
system.cpu.icache.replacements                    542                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10210                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          661                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           661                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26152800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26152800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39565.506808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39565.506808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20810000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20810000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38324.125230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38324.125230                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               25793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.322055                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             22284                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            22284                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        23504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        23504                       # number of overall hits
system.cpu.dcache.overall_hits::total           23504                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          491                       # number of overall misses
system.cpu.dcache.overall_misses::total           491                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22402400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22402400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22402400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22402400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020463                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020463                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45626.069246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45626.069246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45626.069246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45626.069246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.dcache.writebacks::total                88                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          268                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          268                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           53                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12110400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12110400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12110400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2947149                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15057549                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011169                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45188.059701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45188.059701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45188.059701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55606.584906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46908.252336                       # average overall mshr miss latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        14996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20086400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20086400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44537.472284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44537.472284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9826400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9826400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43098.245614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43098.245614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2316000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2316000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        57900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        57900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2284000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2284000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        57100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        57100                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           53                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           53                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2947149                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2947149                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55606.584906                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55606.584906                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               87841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.309294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   830.013828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   193.986172                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             48311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            48311                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             274                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             115                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 401                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            274                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            115                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                401                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           269                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           153                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               463                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          269                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          153                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           41                       # number of overall misses
system.l2cache.overall_misses::total              463                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17852800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10812800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2815962                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31481562                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17852800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10812800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2815962                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31481562                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          543                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          268                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             864                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          543                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          268                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           53                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            864                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.495396                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.570896                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.773585                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.535880                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.495396                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.570896                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.773585                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.535880                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66367.286245                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70671.895425                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        68682                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67994.734341                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66367.286245                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70671.895425                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        68682                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67994.734341                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             32                       # number of writebacks
system.l2cache.writebacks::total                   32                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          269                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          153                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          153                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15708800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9588800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2487962                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27785562                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15708800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9588800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2487962                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27785562                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.495396                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.570896                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.773585                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.535880                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.495396                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.570896                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.773585                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.535880                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58397.026022                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62671.895425                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60682                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60012.012959                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58397.026022                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62671.895425                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60682                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60012.012959                       # average overall mshr miss latency
system.l2cache.replacements                       472                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           88                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           88                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           88                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           88                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           33                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             33                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2176400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2176400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.825000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.825000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65951.515152                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65951.515152                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1912400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1912400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.825000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.825000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57951.515152                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57951.515152                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          274                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          108                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          394                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          269                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          430                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17852800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8636400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2815962                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29305162                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          228                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          824                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.495396                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.526316                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.773585                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.521845                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66367.286245                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        71970                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        68682                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68151.539535                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          269                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15708800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7676400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2487962                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25873162                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.495396                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.526316                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.773585                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.521845                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58397.026022                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        63970                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60682                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60170.144186                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13973                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4568                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.058888                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.830352                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1128.955304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1835.297858                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.092736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   132.823749                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275624                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.448071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032428                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1020                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249023                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750977                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14280                       # Number of tag accesses
system.l2cache.tags.data_accesses               14280                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     41799600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2048                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              268                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              153                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  462                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            32                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  32                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          410338855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          234260615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     62775720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              707375190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     410338855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         410338855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        48995684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              48995684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        48995684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         410338855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         234260615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     62775720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             756370874                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
