{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@167:177@HdlIdDef", "  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@163:173", "  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@168:178", "  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n\n  reg               streaming_on;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@162:172", "  reg               up_triggered_d1;\n  reg               up_triggered_d2;\n\n  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@166:176", "  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@165:175", "  reg               up_triggered_set;\n  reg               up_triggered_reset;\n  reg               up_triggered_reset_d1;\n  reg               up_triggered_reset_d2;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n"]], "Diff Content": {"Delete": [[172, "  reg               data_valid_a_r;\n"]], "Add": []}}