INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab01/lab01.srcs/sources_1/new/flowing_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [E:/archlabs/lab01/lab01.srcs/sources_1/new/flowing_light.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/archlabs/lab01/lab01.srcs/sim_1/new/flowing_light_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light_tb
