###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Jan 30 21:24:39 2020
#  Design:            benes
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix benes_preCTS -outDir /home/vladimirmilicevic/ann_router_pipelined/synthesized/timingReports
###############################################################
Path 1: MET Setup Check with Pin stage_0_retimer_reg[7][9]/CP 
Endpoint:   stage_0_retimer_reg[7][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[5]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  0.099
= Slack Time                    9.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |               |         |       |  Time   |   Time   | 
     |---------------------------+---------------+---------+-------+---------+----------| 
     |                           | in_input[5] ^ |         |       |   0.000 |    9.856 | 
     | u_03_crossbar/U23         | I ^ -> ZN v   | CKND0   | 0.022 |   0.022 |    9.878 | 
     | u_03_crossbar/U21         | I0 v -> ZN ^  | MUX2ND0 | 0.077 |   0.099 |    9.955 | 
     | stage_0_retimer_reg[7][9] | D ^           | DFQD1   | 0.000 |   0.099 |    9.955 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.856 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.856 | 
     | clk__L2_I8                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.856 | 
     | stage_0_retimer_reg[7][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.856 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin stage_0_retimer_reg[0][7]/CP 
Endpoint:   stage_0_retimer_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[115]               (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.101
= Slack Time                    9.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                 |         |       |  Time   |   Time   | 
     |---------------------------+-----------------+---------+-------+---------+----------| 
     |                           | in_input[115] ^ |         |       |   0.000 |    9.857 | 
     | u_00_crossbar/U28         | I ^ -> ZN v     | CKND0   | 0.031 |   0.031 |    9.887 | 
     | u_00_crossbar/U3          | I0 v -> ZN ^    | MUX2ND0 | 0.070 |   0.101 |    9.957 | 
     | stage_0_retimer_reg[0][7] | D ^             | DFQD1   | 0.000 |   0.101 |    9.957 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.857 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.857 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.857 | 
     | stage_0_retimer_reg[0][7] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.857 | 
     +------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin stage_0_retimer_reg[3][8]/CP 
Endpoint:   stage_0_retimer_reg[3][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[68]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.099
= Slack Time                    9.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[68] ^ |         |       |   0.000 |    9.857 | 
     | u_01_crossbar/U26         | I ^ -> ZN v    | CKND0   | 0.023 |   0.024 |    9.880 | 
     | u_01_crossbar/U24         | I0 v -> ZN ^   | MUX2ND0 | 0.075 |   0.099 |    9.956 | 
     | stage_0_retimer_reg[3][8] | D ^            | DFQD1   | 0.000 |   0.099 |    9.956 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.857 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.857 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.857 | 
     | stage_0_retimer_reg[3][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.857 | 
     +------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin stage_0_retimer_reg[0][8]/CP 
Endpoint:   stage_0_retimer_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[116]               (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.099
= Slack Time                    9.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                 |         |       |  Time   |   Time   | 
     |---------------------------+-----------------+---------+-------+---------+----------| 
     |                           | in_input[116] ^ |         |       |   0.000 |    9.857 | 
     | u_00_crossbar/U25         | I ^ -> ZN v     | CKND0   | 0.025 |   0.025 |    9.881 | 
     | u_00_crossbar/U2          | I0 v -> ZN ^    | MUX2ND0 | 0.075 |   0.099 |    9.956 | 
     | stage_0_retimer_reg[0][8] | D ^             | DFQD1   | 0.000 |   0.099 |    9.956 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.857 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.857 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.857 | 
     | stage_0_retimer_reg[0][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.857 | 
     +------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin stage_0_retimer_reg[6][13]/CP 
Endpoint:   stage_0_retimer_reg[6][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[25]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.103
= Slack Time                    9.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[25] ^ |         |       |   0.000 |    9.858 | 
     | u_03_crossbar/U67          | I ^ -> ZN v    | CKND0   | 0.039 |   0.039 |    9.897 | 
     | u_03_crossbar/U16          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.103 |    9.961 | 
     | stage_0_retimer_reg[6][13] | D ^            | DFQD1   | 0.000 |   0.103 |    9.961 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.858 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.858 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.858 | 
     | stage_0_retimer_reg[6][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.858 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin stage_0_retimer_reg[5][13]/CP 
Endpoint:   stage_0_retimer_reg[5][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[41]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.097
= Slack Time                    9.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[41] ^ |         |       |   0.000 |    9.860 | 
     | u_02_crossbar/U68          | I ^ -> ZN v    | CKND0   | 0.030 |   0.030 |    9.890 | 
     | u_02_crossbar/U66          | I0 v -> ZN ^   | MUX2ND0 | 0.068 |   0.097 |    9.958 | 
     | stage_0_retimer_reg[5][13] | D ^            | DFQD1   | 0.000 |   0.097 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.860 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.860 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.860 | 
     | stage_0_retimer_reg[5][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.860 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin stage_0_retimer_reg[4][5]/CP 
Endpoint:   stage_0_retimer_reg[4][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[49]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.096
= Slack Time                    9.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[49] ^ |         |       |   0.000 |    9.861 | 
     | u_02_crossbar/U34         | I ^ -> ZN v    | CKND0   | 0.025 |   0.025 |    9.886 | 
     | u_02_crossbar/U5          | I0 v -> ZN ^   | MUX2ND0 | 0.071 |   0.096 |    9.957 | 
     | stage_0_retimer_reg[4][5] | D ^            | DFQD1   | 0.000 |   0.096 |    9.957 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.861 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.861 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.861 | 
     | stage_0_retimer_reg[4][5] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.861 | 
     +------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin stage_0_retimer_reg[7][12]/CP 
Endpoint:   stage_0_retimer_reg[7][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[8]                  (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.095
= Slack Time                    9.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |               |         |       |  Time   |   Time   | 
     |----------------------------+---------------+---------+-------+---------+----------| 
     |                            | in_input[8] ^ |         |       |   0.000 |    9.861 | 
     | u_03_crossbar/U71          | I ^ -> ZN v   | CKND0   | 0.024 |   0.024 |    9.885 | 
     | u_03_crossbar/U69          | I0 v -> ZN ^  | MUX2ND0 | 0.072 |   0.095 |    9.956 | 
     | stage_0_retimer_reg[7][12] | D ^           | DFQD1   | 0.000 |   0.095 |    9.956 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.861 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.861 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.861 | 
     | stage_0_retimer_reg[7][12] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.861 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin stage_0_retimer_reg[1][17]/CP 
Endpoint:   stage_0_retimer_reg[1][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[109]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.098
= Slack Time                    9.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                 |         |       |  Time   |   Time   | 
     |----------------------------+-----------------+---------+-------+---------+----------| 
     |                            | in_input[109] ^ |         |       |   0.000 |    9.862 | 
     | u_00_crossbar/U56          | I ^ -> ZN v     | CKND0   | 0.033 |   0.033 |    9.896 | 
     | u_00_crossbar/U54          | I0 v -> ZN ^    | MUX2ND0 | 0.065 |   0.098 |    9.960 | 
     | stage_0_retimer_reg[1][17] | D ^             | DFQD1   | 0.000 |   0.098 |    9.960 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.862 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.862 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.862 | 
     | stage_0_retimer_reg[1][17] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.862 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin stage_0_retimer_reg[3][10]/CP 
Endpoint:   stage_0_retimer_reg[3][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[70]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.096
= Slack Time                    9.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[70] ^ |         |       |   0.000 |    9.863 | 
     | u_01_crossbar/U77          | I ^ -> ZN v    | CKND0   | 0.030 |   0.030 |    9.893 | 
     | u_01_crossbar/U75          | I0 v -> ZN ^   | MUX2ND0 | 0.066 |   0.096 |    9.959 | 
     | stage_0_retimer_reg[3][10] | D ^            | DFQD1   | 0.000 |   0.096 |    9.959 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.863 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.863 | 
     | clk__L2_I0                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.863 | 
     | stage_0_retimer_reg[3][10] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.863 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin stage_0_retimer_reg[5][19]/CP 
Endpoint:   stage_0_retimer_reg[5][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[47]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.094
= Slack Time                    9.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[47] ^ |         |       |   0.000 |    9.864 | 
     | u_02_crossbar/U50          | I ^ -> ZN v    | CKND0   | 0.026 |   0.026 |    9.889 | 
     | u_02_crossbar/U48          | I0 v -> ZN ^   | MUX2ND0 | 0.068 |   0.094 |    9.957 | 
     | stage_0_retimer_reg[5][19] | D ^            | DFQD1   | 0.000 |   0.094 |    9.957 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.864 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.864 | 
     | clk__L2_I12                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.864 | 
     | stage_0_retimer_reg[5][19] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.864 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin stage_0_retimer_reg[5][9]/CP 
Endpoint:   stage_0_retimer_reg[5][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[37]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.092
= Slack Time                    9.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[37] ^ |         |       |   0.000 |    9.864 | 
     | u_02_crossbar/U23         | I ^ -> ZN v    | CKND0   | 0.024 |   0.024 |    9.888 | 
     | u_02_crossbar/U21         | I0 v -> ZN ^   | MUX2ND0 | 0.069 |   0.092 |    9.957 | 
     | stage_0_retimer_reg[5][9] | D ^            | DFQD1   | 0.000 |   0.092 |    9.957 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.864 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.864 | 
     | clk__L2_I8                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.864 | 
     | stage_0_retimer_reg[5][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.864 | 
     +------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin stage_0_retimer_reg[5][8]/CP 
Endpoint:   stage_0_retimer_reg[5][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[36]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.094
= Slack Time                    9.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[36] ^ |         |       |   0.000 |    9.865 | 
     | u_02_crossbar/U26         | I ^ -> ZN v    | CKND0   | 0.028 |   0.028 |    9.893 | 
     | u_02_crossbar/U24         | I0 v -> ZN ^   | MUX2ND0 | 0.066 |   0.094 |    9.958 | 
     | stage_0_retimer_reg[5][8] | D ^            | DFQD1   | 0.000 |   0.094 |    9.958 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.865 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.865 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.865 | 
     | stage_0_retimer_reg[5][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.865 | 
     +------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin stage_0_retimer_reg[0][6]/CP 
Endpoint:   stage_0_retimer_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[114]               (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.096
= Slack Time                    9.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                 |         |       |  Time   |   Time   | 
     |---------------------------+-----------------+---------+-------+---------+----------| 
     |                           | in_input[114] ^ |         |       |   0.000 |    9.865 | 
     | u_00_crossbar/U31         | I ^ -> ZN v     | CKND0   | 0.033 |   0.033 |    9.898 | 
     | u_00_crossbar/U4          | I0 v -> ZN ^    | MUX2ND0 | 0.063 |   0.096 |    9.961 | 
     | stage_0_retimer_reg[0][6] | D ^             | DFQD1   | 0.000 |   0.096 |    9.961 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.865 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.865 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.865 | 
     | stage_0_retimer_reg[0][6] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.865 | 
     +------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin stage_0_retimer_reg[2][7]/CP 
Endpoint:   stage_0_retimer_reg[2][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[83]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.095
= Slack Time                    9.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[83] ^ |         |       |   0.000 |    9.865 | 
     | u_01_crossbar/U28         | I ^ -> ZN v    | CKND0   | 0.031 |   0.031 |    9.896 | 
     | u_01_crossbar/U3          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.095 |    9.960 | 
     | stage_0_retimer_reg[2][7] | D ^            | DFQD1   | 0.000 |   0.095 |    9.960 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.865 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.865 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.865 | 
     | stage_0_retimer_reg[2][7] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.865 | 
     +------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin stage_0_retimer_reg[2][19]/CP 
Endpoint:   stage_0_retimer_reg[2][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[95]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.092
= Slack Time                    9.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[95] ^ |         |       |   0.000 |    9.865 | 
     | u_01_crossbar/U49          | I ^ -> ZN v    | CKND0   | 0.023 |   0.024 |    9.888 | 
     | u_01_crossbar/U10          | I0 v -> ZN ^   | MUX2ND0 | 0.068 |   0.092 |    9.957 | 
     | stage_0_retimer_reg[2][19] | D ^            | DFQD1   | 0.000 |   0.092 |    9.957 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.865 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.865 | 
     | clk__L2_I12                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.865 | 
     | stage_0_retimer_reg[2][19] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.865 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin stage_0_retimer_reg[7][13]/CP 
Endpoint:   stage_0_retimer_reg[7][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[9]                  (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.095
= Slack Time                    9.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |               |         |       |  Time   |   Time   | 
     |----------------------------+---------------+---------+-------+---------+----------| 
     |                            | in_input[9] ^ |         |       |   0.000 |    9.865 | 
     | u_03_crossbar/U68          | I ^ -> ZN v   | CKND0   | 0.032 |   0.032 |    9.897 | 
     | u_03_crossbar/U66          | I0 v -> ZN ^  | MUX2ND0 | 0.063 |   0.095 |    9.960 | 
     | stage_0_retimer_reg[7][13] | D ^           | DFQD1   | 0.000 |   0.095 |    9.960 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.865 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.865 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.865 | 
     | stage_0_retimer_reg[7][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.865 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin stage_0_retimer_reg[6][16]/CP 
Endpoint:   stage_0_retimer_reg[6][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[28]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.093
= Slack Time                    9.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[28] ^ |         |       |   0.000 |    9.865 | 
     | u_03_crossbar/U58          | I ^ -> ZN v    | CKND0   | 0.028 |   0.028 |    9.893 | 
     | u_03_crossbar/U13          | I0 v -> ZN ^   | MUX2ND0 | 0.065 |   0.093 |    9.958 | 
     | stage_0_retimer_reg[6][16] | D ^            | DFQD1   | 0.000 |   0.093 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.865 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.865 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.865 | 
     | stage_0_retimer_reg[6][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.865 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin stage_0_retimer_reg[6][6]/CP 
Endpoint:   stage_0_retimer_reg[6][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[18]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.094
= Slack Time                    9.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[18] ^ |         |       |   0.000 |    9.865 | 
     | u_03_crossbar/U31         | I ^ -> ZN v    | CKND0   | 0.030 |   0.030 |    9.895 | 
     | u_03_crossbar/U4          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.094 |    9.960 | 
     | stage_0_retimer_reg[6][6] | D ^            | DFQD1   | 0.000 |   0.094 |    9.960 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.866 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.866 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.866 | 
     | stage_0_retimer_reg[6][6] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.866 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin stage_0_retimer_reg[2][10]/CP 
Endpoint:   stage_0_retimer_reg[2][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[86]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.092
= Slack Time                    9.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[86] ^ |         |       |   0.000 |    9.866 | 
     | u_01_crossbar/U76          | I ^ -> ZN v    | CKND0   | 0.026 |   0.026 |    9.892 | 
     | u_01_crossbar/U19          | I0 v -> ZN ^   | MUX2ND0 | 0.066 |   0.092 |    9.958 | 
     | stage_0_retimer_reg[2][10] | D ^            | DFQD1   | 0.000 |   0.092 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.866 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.866 | 
     | clk__L2_I0                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.866 | 
     | stage_0_retimer_reg[2][10] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.866 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin stage_0_retimer_reg[3][11]/CP 
Endpoint:   stage_0_retimer_reg[3][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[71]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.091
= Slack Time                    9.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[71] ^ |         |       |   0.000 |    9.866 | 
     | u_01_crossbar/U74          | I ^ -> ZN v    | CKND0   | 0.023 |   0.023 |    9.889 | 
     | u_01_crossbar/U72          | I0 v -> ZN ^   | MUX2ND0 | 0.068 |   0.091 |    9.957 | 
     | stage_0_retimer_reg[3][11] | D ^            | DFQD1   | 0.000 |   0.091 |    9.957 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.866 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.866 | 
     | clk__L2_I6                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.866 | 
     | stage_0_retimer_reg[3][11] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.866 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin stage_0_retimer_reg[2][18]/CP 
Endpoint:   stage_0_retimer_reg[2][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[94]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.094
= Slack Time                    9.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[94] ^ |         |       |   0.000 |    9.866 | 
     | u_01_crossbar/U52          | I ^ -> ZN v    | CKND0   | 0.031 |   0.031 |    9.897 | 
     | u_01_crossbar/U11          | I0 v -> ZN ^   | MUX2ND0 | 0.063 |   0.094 |    9.960 | 
     | stage_0_retimer_reg[2][18] | D ^            | DFQD1   | 0.000 |   0.094 |    9.960 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.866 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.866 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.866 | 
     | stage_0_retimer_reg[2][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.866 | 
     +-------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin stage_0_retimer_reg[5][11]/CP 
Endpoint:   stage_0_retimer_reg[5][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[39]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.090
= Slack Time                    9.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[39] ^ |         |       |   0.000 |    9.867 | 
     | u_02_crossbar/U74          | I ^ -> ZN v    | CKND0   | 0.022 |   0.022 |    9.889 | 
     | u_02_crossbar/U72          | I0 v -> ZN ^   | MUX2ND0 | 0.068 |   0.090 |    9.957 | 
     | stage_0_retimer_reg[5][11] | D ^            | DFQD1   | 0.000 |   0.090 |    9.957 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.867 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.867 | 
     | clk__L2_I6                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.867 | 
     | stage_0_retimer_reg[5][11] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.867 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin stage_0_retimer_reg[6][12]/CP 
Endpoint:   stage_0_retimer_reg[6][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[24]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.092
= Slack Time                    9.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[24] ^ |         |       |   0.000 |    9.867 | 
     | u_03_crossbar/U70          | I ^ -> ZN v    | CKND0   | 0.027 |   0.027 |    9.893 | 
     | u_03_crossbar/U17          | I0 v -> ZN ^   | MUX2ND0 | 0.065 |   0.092 |    9.958 | 
     | stage_0_retimer_reg[6][12] | D ^            | DFQD1   | 0.000 |   0.092 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.867 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.867 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.867 | 
     | stage_0_retimer_reg[6][12] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.867 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin stage_2_retimer_reg[1][4]/CP 
Endpoint:   stage_2_retimer_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.089
= Slack Time                    9.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                           |                  |         |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+---------+----------| 
     |                           | in_control[11] ^ |         |       |   0.000 |    9.867 | 
     | u_20_crossbar/U36         | S ^ -> ZN ^      | MUX2ND0 | 0.089 |   0.089 |    9.956 | 
     | stage_2_retimer_reg[1][4] | D ^              | DFQD1   | 0.000 |   0.089 |    9.956 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.867 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.867 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.867 | 
     | stage_2_retimer_reg[1][4] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.867 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin stage_0_retimer_reg[3][5]/CP 
Endpoint:   stage_0_retimer_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[65]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.091
= Slack Time                    9.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[65] ^ |         |       |   0.000 |    9.867 | 
     | u_01_crossbar/U35         | I ^ -> ZN v    | CKND0   | 0.026 |   0.026 |    9.893 | 
     | u_01_crossbar/U33         | I0 v -> ZN ^   | MUX2ND0 | 0.065 |   0.091 |    9.958 | 
     | stage_0_retimer_reg[3][5] | D ^            | DFQD1   | 0.000 |   0.091 |    9.958 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.867 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.867 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.867 | 
     | stage_0_retimer_reg[3][5] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.867 | 
     +------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin stage_0_retimer_reg[4][8]/CP 
Endpoint:   stage_0_retimer_reg[4][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[52]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.091
= Slack Time                    9.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[52] ^ |         |       |   0.000 |    9.868 | 
     | u_02_crossbar/U25         | I ^ -> ZN v    | CKND0   | 0.027 |   0.027 |    9.894 | 
     | u_02_crossbar/U2          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.091 |    9.959 | 
     | stage_0_retimer_reg[4][8] | D ^            | DFQD1   | 0.000 |   0.091 |    9.959 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.868 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.868 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.868 | 
     | stage_0_retimer_reg[4][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.868 | 
     +------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin stage_0_retimer_reg[3][9]/CP 
Endpoint:   stage_0_retimer_reg[3][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[69]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.093
= Slack Time                    9.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[69] ^ |         |       |   0.000 |    9.868 | 
     | u_01_crossbar/U23         | I ^ -> ZN v    | CKND0   | 0.032 |   0.032 |    9.899 | 
     | u_01_crossbar/U21         | I0 v -> ZN ^   | MUX2ND0 | 0.062 |   0.093 |    9.961 | 
     | stage_0_retimer_reg[3][9] | D ^            | DFQD1   | 0.000 |   0.093 |    9.961 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.868 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.868 | 
     | clk__L2_I8                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.868 | 
     | stage_0_retimer_reg[3][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.868 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin stage_0_retimer_reg[5][17]/CP 
Endpoint:   stage_0_retimer_reg[5][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[45]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.090
= Slack Time                    9.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[45] ^ |         |       |   0.000 |    9.868 | 
     | u_02_crossbar/U56          | I ^ -> ZN v    | CKND0   | 0.025 |   0.025 |    9.893 | 
     | u_02_crossbar/U54          | I0 v -> ZN ^   | MUX2ND0 | 0.065 |   0.090 |    9.958 | 
     | stage_0_retimer_reg[5][17] | D ^            | DFQD1   | 0.000 |   0.090 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.868 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.868 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.868 | 
     | stage_0_retimer_reg[5][17] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.868 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin stage_0_retimer_reg[6][9]/CP 
Endpoint:   stage_0_retimer_reg[6][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[21]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.091
= Slack Time                    9.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[21] ^ |         |       |   0.000 |    9.868 | 
     | u_03_crossbar/U22         | I ^ -> ZN v    | CKND0   | 0.028 |   0.028 |    9.897 | 
     | u_03_crossbar/U1          | I0 v -> ZN ^   | MUX2ND0 | 0.063 |   0.091 |    9.960 | 
     | stage_0_retimer_reg[6][9] | D ^            | DFQD1   | 0.000 |   0.091 |    9.960 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.868 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.868 | 
     | clk__L2_I8                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.868 | 
     | stage_0_retimer_reg[6][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.868 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin stage_0_retimer_reg[0][0]/CP 
Endpoint:   stage_0_retimer_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_en_n[0]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.092
= Slack Time                    9.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | port_en_n[0] ^ |         |       |   0.000 |    9.869 | 
     | u_00_crossbar/U79         | I ^ -> ZN v    | CKND0   | 0.030 |   0.030 |    9.899 | 
     | u_00_crossbar/U20         | I0 v -> ZN ^   | MUX2ND0 | 0.062 |   0.092 |    9.961 | 
     | stage_0_retimer_reg[0][0] | D ^            | DFQD1   | 0.000 |   0.092 |    9.961 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.869 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.869 | 
     | clk__L2_I4                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.869 | 
     | stage_0_retimer_reg[0][0] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.869 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin stage_0_retimer_reg[5][15]/CP 
Endpoint:   stage_0_retimer_reg[5][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[43]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.091
= Slack Time                    9.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[43] ^ |         |       |   0.000 |    9.869 | 
     | u_02_crossbar/U62          | I ^ -> ZN v    | CKND0   | 0.028 |   0.028 |    9.897 | 
     | u_02_crossbar/U60          | I0 v -> ZN ^   | MUX2ND0 | 0.063 |   0.091 |    9.960 | 
     | stage_0_retimer_reg[5][15] | D ^            | DFQD1   | 0.000 |   0.091 |    9.960 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.869 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.869 | 
     | clk__L2_I5                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.869 | 
     | stage_0_retimer_reg[5][15] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.869 | 
     +-------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin stage_0_retimer_reg[7][11]/CP 
Endpoint:   stage_0_retimer_reg[7][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[7]                  (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.092
= Slack Time                    9.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |               |         |       |  Time   |   Time   | 
     |----------------------------+---------------+---------+-------+---------+----------| 
     |                            | in_input[7] ^ |         |       |   0.000 |    9.869 | 
     | u_03_crossbar/U74          | I ^ -> ZN v   | CKND0   | 0.030 |   0.030 |    9.899 | 
     | u_03_crossbar/U72          | I0 v -> ZN ^  | MUX2ND0 | 0.061 |   0.092 |    9.961 | 
     | stage_0_retimer_reg[7][11] | D ^           | DFQD1   | 0.000 |   0.092 |    9.961 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.869 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.869 | 
     | clk__L2_I6                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.869 | 
     | stage_0_retimer_reg[7][11] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.869 | 
     +-------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin stage_0_retimer_reg[4][9]/CP 
Endpoint:   stage_0_retimer_reg[4][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[53]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.090
= Slack Time                    9.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[53] ^ |         |       |   0.000 |    9.869 | 
     | u_02_crossbar/U22         | I ^ -> ZN v    | CKND0   | 0.027 |   0.027 |    9.896 | 
     | u_02_crossbar/U1          | I0 v -> ZN ^   | MUX2ND0 | 0.063 |   0.090 |    9.959 | 
     | stage_0_retimer_reg[4][9] | D ^            | DFQD1   | 0.000 |   0.090 |    9.959 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.869 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.869 | 
     | clk__L2_I8                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.869 | 
     | stage_0_retimer_reg[4][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.869 | 
     +------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin stage_0_retimer_reg[0][18]/CP 
Endpoint:   stage_0_retimer_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[126]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.089
= Slack Time                    9.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                 |         |       |  Time   |   Time   | 
     |----------------------------+-----------------+---------+-------+---------+----------| 
     |                            | in_input[126] ^ |         |       |   0.000 |    9.869 | 
     | u_00_crossbar/U52          | I ^ -> ZN v     | CKND0   | 0.023 |   0.024 |    9.893 | 
     | u_00_crossbar/U11          | I0 v -> ZN ^    | MUX2ND0 | 0.065 |   0.089 |    9.958 | 
     | stage_0_retimer_reg[0][18] | D ^             | DFQD1   | 0.000 |   0.089 |    9.958 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.869 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.869 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.869 | 
     | stage_0_retimer_reg[0][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.869 | 
     +-------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin stage_0_retimer_reg[2][16]/CP 
Endpoint:   stage_0_retimer_reg[2][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[92]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.089
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[92] ^ |         |       |   0.000 |    9.870 | 
     | u_01_crossbar/U58          | I ^ -> ZN v    | CKND0   | 0.024 |   0.024 |    9.894 | 
     | u_01_crossbar/U13          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.089 |    9.958 | 
     | stage_0_retimer_reg[2][16] | D ^            | DFQD1   | 0.000 |   0.089 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[2][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin stage_0_retimer_reg[3][17]/CP 
Endpoint:   stage_0_retimer_reg[3][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[77]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.088
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[77] ^ |         |       |   0.000 |    9.870 | 
     | u_01_crossbar/U56          | I ^ -> ZN v    | CKND0   | 0.023 |   0.023 |    9.892 | 
     | u_01_crossbar/U54          | I0 v -> ZN ^   | MUX2ND0 | 0.065 |   0.088 |    9.957 | 
     | stage_0_retimer_reg[3][17] | D ^            | DFQD1   | 0.000 |   0.088 |    9.957 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[3][17] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin stage_0_retimer_reg[5][5]/CP 
Endpoint:   stage_0_retimer_reg[5][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[33]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.089
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[33] ^ |         |       |   0.000 |    9.870 | 
     | u_02_crossbar/U35         | I ^ -> ZN v    | CKND0   | 0.025 |   0.026 |    9.895 | 
     | u_02_crossbar/U33         | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.089 |    9.959 | 
     | stage_0_retimer_reg[5][5] | D ^            | DFQD1   | 0.000 |   0.089 |    9.959 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[5][5] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin stage_0_retimer_reg[6][18]/CP 
Endpoint:   stage_0_retimer_reg[6][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[30]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.091
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[30] ^ |         |       |   0.000 |    9.870 | 
     | u_03_crossbar/U52          | I ^ -> ZN v    | CKND0   | 0.029 |   0.029 |    9.899 | 
     | u_03_crossbar/U11          | I0 v -> ZN ^   | MUX2ND0 | 0.061 |   0.091 |    9.961 | 
     | stage_0_retimer_reg[6][18] | D ^            | DFQD1   | 0.000 |   0.091 |    9.961 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[6][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin stage_0_retimer_reg[7][18]/CP 
Endpoint:   stage_0_retimer_reg[7][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[14]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.091
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[14] ^ |         |       |   0.000 |    9.870 | 
     | u_03_crossbar/U53          | I ^ -> ZN v    | CKND0   | 0.029 |   0.029 |    9.899 | 
     | u_03_crossbar/U51          | I0 v -> ZN ^   | MUX2ND0 | 0.061 |   0.091 |    9.961 | 
     | stage_0_retimer_reg[7][18] | D ^            | DFQD1   | 0.000 |   0.091 |    9.961 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[7][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin stage_4_retimer_reg[6][4]/CP 
Endpoint:   stage_4_retimer_reg[6][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control[0]               (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  0.085
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                 |         |       |  Time   |   Time   | 
     |---------------------------+-----------------+---------+-------+---------+----------| 
     |                           | in_control[0] ^ |         |       |   0.000 |    9.870 | 
     | u_43_crossbar/U6          | S ^ -> ZN ^     | MUX2ND0 | 0.085 |   0.085 |    9.955 | 
     | stage_4_retimer_reg[6][4] | D ^             | DFQD1   | 0.000 |   0.085 |    9.955 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_4_retimer_reg[6][4] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin stage_2_retimer_reg[1][12]/CP 
Endpoint:   stage_2_retimer_reg[1][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control[11]               (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.086
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                            |                  |         |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+---------+----------| 
     |                            | in_control[11] ^ |         |       |   0.000 |    9.870 | 
     | u_20_crossbar/U69          | S ^ -> ZN ^      | MUX2ND0 | 0.086 |   0.086 |    9.957 | 
     | stage_2_retimer_reg[1][12] | D ^              | DFQD1   | 0.000 |   0.086 |    9.957 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.870 | 
     | stage_2_retimer_reg[1][12] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin stage_0_retimer_reg[7][19]/CP 
Endpoint:   stage_0_retimer_reg[7][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[15]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.088
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[15] ^ |         |       |   0.000 |    9.870 | 
     | u_03_crossbar/U50          | I ^ -> ZN v    | CKND0   | 0.025 |   0.025 |    9.895 | 
     | u_03_crossbar/U48          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.088 |    9.959 | 
     | stage_0_retimer_reg[7][19] | D ^            | DFQD1   | 0.000 |   0.088 |    9.959 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[7][19] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +-------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin stage_0_retimer_reg[0][9]/CP 
Endpoint:   stage_0_retimer_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[117]               (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.091
= Slack Time                    9.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                 |         |       |  Time   |   Time   | 
     |---------------------------+-----------------+---------+-------+---------+----------| 
     |                           | in_input[117] ^ |         |       |   0.000 |    9.870 | 
     | u_00_crossbar/U22         | I ^ -> ZN v     | CKND0   | 0.030 |   0.030 |    9.901 | 
     | u_00_crossbar/U1          | I0 v -> ZN ^    | MUX2ND0 | 0.061 |   0.091 |    9.961 | 
     | stage_0_retimer_reg[0][9] | D ^             | DFQD1   | 0.000 |   0.091 |    9.961 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.870 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.870 | 
     | clk__L2_I0                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.870 | 
     | stage_0_retimer_reg[0][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.870 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin stage_0_retimer_reg[1][19]/CP 
Endpoint:   stage_0_retimer_reg[1][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[111]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.088
= Slack Time                    9.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                 |         |       |  Time   |   Time   | 
     |----------------------------+-----------------+---------+-------+---------+----------| 
     |                            | in_input[111] ^ |         |       |   0.000 |    9.871 | 
     | u_00_crossbar/U50          | I ^ -> ZN v     | CKND0   | 0.025 |   0.025 |    9.896 | 
     | u_00_crossbar/U48          | I0 v -> ZN ^    | MUX2ND0 | 0.063 |   0.088 |    9.959 | 
     | stage_0_retimer_reg[1][19] | D ^             | DFQD1   | 0.000 |   0.088 |    9.959 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.871 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.871 | 
     | clk__L2_I12                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.871 | 
     | stage_0_retimer_reg[1][19] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.871 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin stage_0_retimer_reg[1][10]/CP 
Endpoint:   stage_0_retimer_reg[1][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[102]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.089
= Slack Time                    9.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                 |         |       |  Time   |   Time   | 
     |----------------------------+-----------------+---------+-------+---------+----------| 
     |                            | in_input[102] ^ |         |       |   0.000 |    9.871 | 
     | u_00_crossbar/U77          | I ^ -> ZN v     | CKND0   | 0.027 |   0.028 |    9.898 | 
     | u_00_crossbar/U75          | I0 v -> ZN ^    | MUX2ND0 | 0.062 |   0.089 |    9.960 | 
     | stage_0_retimer_reg[1][10] | D ^             | DFQD1   | 0.000 |   0.089 |    9.960 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.871 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.871 | 
     | clk__L2_I0                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.871 | 
     | stage_0_retimer_reg[1][10] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.871 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin stage_0_retimer_reg[7][3]/CP 
Endpoint:   stage_0_retimer_reg[7][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_en_n[7]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.089
= Slack Time                    9.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | port_en_n[7] ^ |         |       |   0.000 |    9.871 | 
     | u_03_crossbar/U41         | I ^ -> ZN v    | CKND0   | 0.028 |   0.028 |    9.899 | 
     | u_03_crossbar/U39         | I0 v -> ZN ^   | MUX2ND0 | 0.061 |   0.089 |    9.960 | 
     | stage_0_retimer_reg[7][3] | D ^            | DFQD1   | 0.000 |   0.089 |    9.960 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.871 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.871 | 
     | clk__L2_I4                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.871 | 
     | stage_0_retimer_reg[7][3] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.871 | 
     +------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin stage_0_retimer_reg[5][18]/CP 
Endpoint:   stage_0_retimer_reg[5][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[46]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.087
= Slack Time                    9.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[46] ^ |         |       |   0.000 |    9.871 | 
     | u_02_crossbar/U53          | I ^ -> ZN v    | CKND0   | 0.024 |   0.024 |    9.895 | 
     | u_02_crossbar/U51          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.087 |    9.958 | 
     | stage_0_retimer_reg[5][18] | D ^            | DFQD1   | 0.000 |   0.087 |    9.958 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.871 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.871 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.871 | 
     | stage_0_retimer_reg[5][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.871 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin stage_0_retimer_reg[2][6]/CP 
Endpoint:   stage_0_retimer_reg[2][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[82]                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.087
= Slack Time                    9.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                           |                |         |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+---------+----------| 
     |                           | in_input[82] ^ |         |       |   0.000 |    9.871 | 
     | u_01_crossbar/U31         | I ^ -> ZN v    | CKND0   | 0.023 |   0.023 |    9.894 | 
     | u_01_crossbar/U4          | I0 v -> ZN ^   | MUX2ND0 | 0.064 |   0.087 |    9.958 | 
     | stage_0_retimer_reg[2][6] | D ^            | DFQD1   | 0.000 |   0.087 |    9.958 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.871 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.871 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.871 | 
     | stage_0_retimer_reg[2][6] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.871 | 
     +------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin stage_0_retimer_reg[3][16]/CP 
Endpoint:   stage_0_retimer_reg[3][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input[76]                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.089
= Slack Time                    9.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   | Delay | Arrival | Required | 
     |                            |                |         |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+---------+----------| 
     |                            | in_input[76] ^ |         |       |   0.000 |    9.871 | 
     | u_01_crossbar/U59          | I ^ -> ZN v    | CKND0   | 0.027 |   0.027 |    9.898 | 
     | u_01_crossbar/U57          | I0 v -> ZN ^   | MUX2ND0 | 0.062 |   0.089 |    9.960 | 
     | stage_0_retimer_reg[3][16] | D ^            | DFQD1   | 0.000 |   0.089 |    9.960 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.871 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.871 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.871 | 
     | stage_0_retimer_reg[3][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.871 | 
     +-------------------------------------------------------------------------------+ 

