
---------- Begin Simulation Statistics ----------
final_tick                                  427446500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148961                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854812                       # Number of bytes of host memory used
host_op_rate                                   170130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.71                       # Real time elapsed on the host
host_tick_rate                               63670612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1142145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000427                       # Number of seconds simulated
sim_ticks                                   427446500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.615388                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  121292                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               124255                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            198209                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                659                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1283                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              624                       # Number of indirect misses.
system.cpu.branchPred.lookups                  250942                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       122143                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        56380                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       101160                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        77363                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect           91                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong           10                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          272                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           59                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        18251                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         6763                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1645                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          530                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         9723                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          927                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          885                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         8239                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         1350                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1807                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1781                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          863                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         1153                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1877                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1223                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1801                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          633                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          841                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1200                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         1367                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         1634                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1682                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1176                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          163                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          382                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       110557                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          833                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         8830                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         1987                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         8066                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         3127                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         2383                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2908                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         8425                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         9693                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1237                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1800                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1133                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1291                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1607                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1715                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1291                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          676                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         2126                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1377                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1488                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1595                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         1466                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         1954                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        63593                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          154                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1024                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   13572                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    380073                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   372822                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3285                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     224913                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50789                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           56169                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003095                       # Number of instructions committed
system.cpu.commit.committedOps                1145240                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       770396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.486560                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.370409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       426376     55.35%     55.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       116805     15.16%     70.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        67457      8.76%     79.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39557      5.13%     84.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22545      2.93%     87.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13546      1.76%     89.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        22619      2.94%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10702      1.39%     93.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        50789      6.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       770396                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12624                       # Number of function calls committed.
system.cpu.commit.int_insts                   1024481                       # Number of committed integer instructions.
system.cpu.commit.loads                        150860                       # Number of loads committed
system.cpu.commit.membars                         232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           863752     75.42%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5029      0.44%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                5      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            376      0.03%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            245      0.02%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          150860     13.17%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         124880     10.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1145240                       # Class of committed instruction
system.cpu.commit.refs                         275740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      8879                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1142145                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.854894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.854894                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                368170                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1139                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               119983                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1224940                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   178112                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    216765                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3401                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3588                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12762                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      250942                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    171512                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        560828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2341                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1099175                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           397                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9046                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.293536                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             213199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135523                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.285744                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             779210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.608496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.732676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   528455     67.82%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    26942      3.46%     71.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36323      4.66%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12233      1.57%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    30325      3.89%     81.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37421      4.80%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11188      1.44%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29048      3.73%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    67275      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               779210                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           75684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3626                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   232491                       # Number of branches executed
system.cpu.iew.exec_nop                          3263                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.385319                       # Inst execution rate
system.cpu.iew.exec_refs                       290099                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     128228                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16501                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                159247                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                373                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               720                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               130167                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1202484                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                161871                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5111                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1184301                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    121                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3401                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11356                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6343                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1189                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8382                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5287                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2303                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1323                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1108696                       # num instructions consuming a value
system.cpu.iew.wb_count                       1175277                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.594284                       # average fanout of values written-back
system.cpu.iew.wb_producers                    658880                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.374763                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1177306                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1320553                       # number of integer regfile reads
system.cpu.int_regfile_writes                  841499                       # number of integer regfile writes
system.cpu.ipc                               1.169736                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.169736                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                72      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                891200     74.93%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5133      0.43%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    11      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  19      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 508      0.04%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.02%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163267     13.73%     89.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128838     10.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1189415                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       14148                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011895                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5707     40.34%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1426     10.08%     50.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7012     49.56%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1191902                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3150592                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1165844                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1244074                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1198848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1189415                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 373                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           57067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               705                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            121                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        43493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        779210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.526437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.035467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              391360     50.23%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              101905     13.08%     63.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               84088     10.79%     74.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59300      7.61%     81.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               54729      7.02%     88.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35592      4.57%     93.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               31676      4.07%     97.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9978      1.28%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10582      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          779210                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.391301                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  11589                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              22298                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         9433                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             12237                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3169                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               159247                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              130167                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  800262                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1323                       # number of misc regfile writes
system.cpu.numCycles                           854894                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   28803                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1176670                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1969                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   184603                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2831                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    30                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1821774                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1215042                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1258813                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    222629                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  52901                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3401                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 64201                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    82120                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1347292                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         275573                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5790                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     56071                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            370                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             9855                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1919794                       # The number of ROB reads
system.cpu.rob.rob_writes                     2411685                       # The number of ROB writes
system.cpu.timesIdled                            1290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     8723                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     930                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        15618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1471                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2057                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1471                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       225792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  225792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6118                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7301500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18592750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1540                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2037                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1310                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2835                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2835                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        18317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       228928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       537920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 766848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8313     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8314                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14313000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6579499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3055999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  855                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1950                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1095                       # number of overall hits
system.l2.overall_hits::.cpu.data                 855                       # number of overall hits
system.l2.overall_hits::total                    1950                       # number of overall hits
system.l2.demand_misses::.cpu.inst                942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2587                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3529                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               942                       # number of overall misses
system.l2.overall_misses::.cpu.data              2587                       # number of overall misses
system.l2.overall_misses::total                  3529                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    197566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        271443500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73877500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    197566000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       271443500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5479                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5479                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.462445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.751598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644096                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.462445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.751598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644096                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78426.220807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76368.766911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76917.965429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78426.220807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76368.766911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76917.965429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3529                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64456502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    171705501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    236162003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64456502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    171705501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    236162003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.462445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.751598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.462445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.751598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.644096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68425.161359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66372.439505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66920.374894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68425.161359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66372.439505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66920.374894                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1540                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1540                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    74                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2058                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    154944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     154944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.965291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75288.629738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75288.629738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    134373501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134373501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.965291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65293.246356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65293.246356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73877500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73877500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.462445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.462445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78426.220807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78426.220807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64456502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64456502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.462445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.462445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68425.161359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68425.161359                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42622000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42622000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.403817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.403817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80570.888469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80570.888469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37332000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37332000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.403817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.403817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70570.888469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70570.888469                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           245                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               245                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2590                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2590                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2835                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2835                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.913580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.913580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2590                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2590                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     49858000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     49858000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.913580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.913580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19250.193050                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19250.193050                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3444.279315                       # Cycle average of tags in use
system.l2.tags.total_refs                       13026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.047148                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1508.812295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       803.026283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1132.440736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.105111                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5438                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186707                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    131299                       # Number of tag accesses
system.l2.tags.data_accesses                   131299                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          60288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         165504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             225792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3528                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         141042212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         387192315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528234528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    141042212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        141042212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        141042212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        387192315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            528234528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7099                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24878000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                91028000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7051.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25801.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3063                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    484.551724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.458217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.880550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          117     25.22%     25.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           72     15.52%     40.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           54     11.64%     52.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      5.60%     57.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      4.09%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      3.88%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.80%     68.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.94%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136     29.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          464                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 225792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  225792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       528.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    528.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     427332000                       # Total gap between requests
system.mem_ctrls.avgGap                     121125.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        60288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       165504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 141042212.300252765417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 387192315.295598387718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25702500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65325500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27285.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25261.21                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1456560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12130860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        126724110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         57424800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          231701070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.058644                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    147639250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    265767250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               986700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13059060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         81203910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95757600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          226061370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.864712                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247934250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    165472250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       169217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           169217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       169217                       # number of overall hits
system.cpu.icache.overall_hits::total          169217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2293                       # number of overall misses
system.cpu.icache.overall_misses::total          2293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    104583498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104583498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    104583498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104583498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013369                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45609.898823                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45609.898823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45609.898823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45609.898823                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1629                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1540                       # number of writebacks
system.cpu.icache.writebacks::total              1540                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          256                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          256                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          256                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          256                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2037                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2037                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2037                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2037                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88496998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88496998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88496998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88496998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011877                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011877                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011877                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011877                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43444.770741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43444.770741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43444.770741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43444.770741                       # average overall mshr miss latency
system.cpu.icache.replacements                   1540                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       169217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          169217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    104583498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104583498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45609.898823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45609.898823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          256                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          256                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2037                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2037                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88496998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88496998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43444.770741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43444.770741                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           465.249057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2037                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.071674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   465.249057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.908690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.908690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345057                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345057                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       257858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           257858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       257877                       # number of overall hits
system.cpu.dcache.overall_hits::total          257877                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        17532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17534                       # number of overall misses
system.cpu.dcache.overall_misses::total         17534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    945328636                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    945328636                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    945328636                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    945328636                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       275390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       275390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       275411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       275411                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063662                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063665                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53920.182295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53920.182295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53914.031938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53914.031938                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55925                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2939                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.028581                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4964                       # number of writebacks
system.cpu.dcache.writebacks::total              4964                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6275                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    296833464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    296833464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    297018464                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297018464                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022784                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47319.219512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47319.219512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47333.619761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47333.619761                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    128658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    128658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41449.097938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41449.097938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1797                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1797                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52632000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52632000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40269.319051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40269.319051                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    733324647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    733324647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62426.546948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62426.546948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163536475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163536475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71569.573304                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71569.573304                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2681                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2681                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     83345989                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     83345989                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.971025                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.971025                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31087.649758                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31087.649758                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2681                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2681                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     80664989                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     80664989                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.971025                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.971025                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30087.649758                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30087.649758                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016393                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016393                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008197                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008197                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.578098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              264625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.164595                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.578098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            558050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           558050                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    427446500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    427446500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
