
---------- Begin Simulation Statistics ----------
final_tick                               697845343500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77125                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701868                       # Number of bytes of host memory used
host_op_rate                                    77356                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8829.91                       # Real time elapsed on the host
host_tick_rate                               79031992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681008191                       # Number of instructions simulated
sim_ops                                     683045801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.697845                       # Number of seconds simulated
sim_ticks                                697845343500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.167523                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84799121                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            99567438                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8706676                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132166366                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13691841                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13833314                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          141473                       # Number of indirect misses.
system.cpu0.branchPred.lookups              169551865                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083195                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5547131                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151203855                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22648046                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058513                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       76346900                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623617941                       # Number of instructions committed
system.cpu0.commit.committedOps             624637442                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1123936976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555758                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.399373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    843770031     75.07%     75.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160496020     14.28%     89.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42665377      3.80%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32044691      2.85%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14569738      1.30%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4689066      0.42%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1610104      0.14%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1443903      0.13%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22648046      2.02%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1123936976                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130171                       # Number of function calls committed.
system.cpu0.commit.int_insts                604933538                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190143198                       # Number of loads committed
system.cpu0.commit.membars                    2037601                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037607      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347111121     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400508      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191161398     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78384688     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624637442                       # Class of committed instruction
system.cpu0.commit.refs                     269546114                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623617941                       # Number of Instructions Simulated
system.cpu0.committedOps                    624637442                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.220014                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.220014                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            221842853                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3167297                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83279322                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             713285338                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               408655331                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                496991949                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5555648                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9569396                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4444680                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  169551865                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                127007753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    719371810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3054598                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     730850496                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 371                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1325                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17430738                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122470                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         409401480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          98490962                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527903                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1137490461                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880967                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               610763932     53.69%     53.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               393739748     34.61%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                82230101      7.23%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38021913      3.34%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6587690      0.58%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4652679      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  472805      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018584      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3009      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1137490461                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                      246949968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5612853                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               160324235                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.499098                       # Inst execution rate
system.cpu0.iew.exec_refs                   311254477                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  92700696                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              169591939                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218715482                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021190                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2501094                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            95279856                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          700965254                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            218553781                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4809139                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            690970953                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                771628                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10749034                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5555648                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12850420                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       241330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16329683                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7673                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9427                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4194974                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     28572284                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15876929                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9427                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       685291                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4927562                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                302296473                       # num instructions consuming a value
system.cpu0.iew.wb_count                    683089414                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838053                       # average fanout of values written-back
system.cpu0.iew.wb_producers                253340507                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.493405                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     683144472                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               851674463                       # number of integer regfile reads
system.cpu0.int_regfile_writes              436084247                       # number of integer regfile writes
system.cpu0.ipc                              0.450448                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.450448                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038664      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            374932133     53.89%     54.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4406001      0.63%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542627      0.22%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           220729997     31.72%     86.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           92130618     13.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             695780094                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2481197                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003566                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 431934     17.41%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   557      0.02%     17.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 389084     15.68%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1455660     58.67%     91.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               203958      8.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             696222569                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2531681592                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    683089360                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        777301792                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 697906116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                695780094                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059138                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       76327729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           149860                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           625                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18938803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1137490461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853129                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          644049889     56.62%     56.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          340151241     29.90%     86.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          121693823     10.70%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20586633      1.81%     99.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7378078      0.65%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1425752      0.13%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1736542      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             327040      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             141463      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1137490461                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.502571                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12945929                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6265727                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218715482                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           95279856                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    887                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1384440429                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11887093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              190479860                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399040590                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7553764                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415457100                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13352169                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19618                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            876154693                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             709547278                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          455419310                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                494140557                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10615532                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5555648                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31755634                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56378653                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       876154637                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101662                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2920                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17471628                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2914                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1802262274                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1415534349                       # The number of ROB writes
system.cpu0.timesIdled                       12767259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            77.006515                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6713133                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8717617                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           991970                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10050454                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            800143                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         937227                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          137084                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12352355                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10127                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017935                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           568361                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114737                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2688738                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6314453                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57390250                       # Number of instructions committed
system.cpu1.commit.committedOps              58408359                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232201765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.251541                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.070763                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210953488     90.85%     90.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9926316      4.27%     95.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3852123      1.66%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2005867      0.86%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1342410      0.58%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       851854      0.37%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       445401      0.19%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       135568      0.06%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2688738      1.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232201765                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442926                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55972445                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460729                       # Number of loads committed
system.cpu1.commit.membars                    2035993                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035993      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547333     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478664     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604877      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58408359                       # Class of committed instruction
system.cpu1.commit.refs                      21083553                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57390250                       # Number of Instructions Simulated
system.cpu1.committedOps                     58408359                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.078078                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.078078                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            191462765                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               430897                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6334819                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              67672345                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8950560                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29819627                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                568657                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               868498                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2574762                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12352355                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8863798                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222366313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                98450                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      69836589                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1984536                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052778                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10017772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7513276                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298394                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         233376371                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.761330                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               188679144     80.85%     80.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28848140     12.36%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9757390      4.18%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3697486      1.58%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1027907      0.44%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  910264      0.39%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455792      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           233376371                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         665536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              604767                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10967719                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.267204                       # Inst execution rate
system.cpu1.iew.exec_refs                    22340419                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6796316                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              162907237                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15671818                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018623                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           748785                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7006409                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64714188                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15544103                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           649296                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62536933                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                613573                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3021365                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                568657                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4918484                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          711952                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6182                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          240                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1211089                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       383585                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           313                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79713                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        525054                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36589690                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62185749                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826998                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30259608                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.265703                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62212195                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79733811                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44178477                       # number of integer regfile writes
system.cpu1.ipc                              0.245214                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.245214                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036094      3.22%      3.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37930752     60.03%     63.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248046      0.39%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493587      0.78%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16677306     26.39%     90.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5800432      9.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63186229                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1877565                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029715                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 249474     13.29%     13.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3023      0.16%     13.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 393137     20.94%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1092340     58.18%     92.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               139587      7.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63027684                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         361726727                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62185737                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71020284                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  61659317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63186229                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054871                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6305828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           100361                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2946714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    233376371                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.270748                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.747026                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          193970288     83.11%     83.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25921022     11.11%     94.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8199907      3.51%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2067894      0.89%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2269372      0.97%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             404708      0.17%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             295687      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             193383      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              54110      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      233376371                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.269978                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6740929                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1110875                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15671818                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7006409                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       234041907                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1161631470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              175686208                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41367030                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7349692                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10417876                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2164845                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15423                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             85644552                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              66827726                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47774497                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30420815                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6504939                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                568657                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16255453                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6407467                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        85644540                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27362                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14155926                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   294235579                       # The number of ROB reads
system.cpu1.rob.rob_writes                  130623102                       # The number of ROB writes
system.cpu1.timesIdled                          39107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10502080                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2440                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10543592                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                254000                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11248730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22441450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1113009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       154853                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36188616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7317252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72353846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7472105                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9571881                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2248677                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8943940                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1675267                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1675267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9571881                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33688598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33688598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    863732800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               863732800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11248833                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11248833    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11248833                       # Request fanout histogram
system.membus.respLayer1.occupancy        58435015300                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34621550267                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   697845343500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   697845343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    849078571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1093119972.497127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2986105000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   691901793500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5943550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    111255910                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       111255910                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    111255910                       # number of overall hits
system.cpu0.icache.overall_hits::total      111255910                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15751842                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15751842                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15751842                       # number of overall misses
system.cpu0.icache.overall_misses::total     15751842                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 317871968996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 317871968996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 317871968996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 317871968996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    127007752                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127007752                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    127007752                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127007752                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.124023                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.124023                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.124023                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.124023                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20179.987140                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20179.987140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20179.987140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20179.987140                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2584                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.734694                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14163358                       # number of writebacks
system.cpu0.icache.writebacks::total         14163358                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1588448                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1588448                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1588448                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1588448                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14163394                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14163394                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14163394                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14163394                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 275473472997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 275473472997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 275473472997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 275473472997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111516                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111516                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111516                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111516                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19449.679434                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19449.679434                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19449.679434                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19449.679434                       # average overall mshr miss latency
system.cpu0.icache.replacements              14163358                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    111255910                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      111255910                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15751842                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15751842                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 317871968996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 317871968996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    127007752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127007752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.124023                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.124023                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20179.987140                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20179.987140                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1588448                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1588448                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14163394                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14163394                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 275473472997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 275473472997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111516                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111516                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19449.679434                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19449.679434                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          125419184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14163361                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.855185                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        268178897                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       268178897                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238811762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238811762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238811762                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238811762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37003898                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37003898                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37003898                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37003898                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1009369710902                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1009369710902                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1009369710902                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1009369710902                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    275815660                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    275815660                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    275815660                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    275815660                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134162                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134162                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134162                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134162                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27277.388747                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27277.388747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27277.388747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27277.388747                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10272867                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        21014                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           632506                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            333                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.241533                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.105105                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20551143                       # number of writebacks
system.cpu0.dcache.writebacks::total         20551143                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16848771                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16848771                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16848771                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16848771                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20155127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20155127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20155127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20155127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 445964563348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 445964563348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 445964563348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 445964563348                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073075                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073075                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073075                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073075                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22126.606463                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22126.606463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22126.606463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22126.606463                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20551143                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    175093717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      175093717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22339083                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22339083                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 608678864500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 608678864500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197432800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197432800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113148                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113148                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27247.262768                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27247.262768                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7451181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7451181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14887902                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14887902                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 322796119500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 322796119500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075407                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075407                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21681.773530                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21681.773530                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63718045                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63718045                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14664815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14664815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 400690846402                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 400690846402                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78382860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78382860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.187092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.187092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27323.280001                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27323.280001                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9397590                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9397590                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5267225                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5267225                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 123168443848                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 123168443848                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23383.934396                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23383.934396                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1100                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7077000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7077000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.421661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.421661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8824.189526                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8824.189526                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          791                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          791                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       608000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       608000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005783                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005783                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55272.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       748000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       748000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4479.041916                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4479.041916                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090466                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090466                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3497.005988                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3497.005988                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       101500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       101500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        98500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        98500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407908                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407908                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32247234500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32247234500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400614                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400614                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79055.165626                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79055.165626                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407908                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407908                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31839326500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31839326500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78055.165626                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78055.165626                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970760                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          259988207                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20562746                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.643652                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970760                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999086                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999086                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        574238010                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       574238010                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12703175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17656717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              354701                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30763101                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12703175                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17656717                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48508                       # number of overall hits
system.l2.overall_hits::.cpu1.data             354701                       # number of overall hits
system.l2.overall_hits::total                30763101                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1460215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2890842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1044594                       # number of demand (read+write) misses
system.l2.demand_misses::total                5398796                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1460215                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2890842                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3145                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1044594                       # number of overall misses
system.l2.overall_misses::total               5398796                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 117750923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 242051966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    283207500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 104139734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     464225831000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 117750923500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 242051966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    283207500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 104139734000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    464225831000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14163390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20547559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1399295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36161897                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14163390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20547559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1399295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36161897                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.140690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.060887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.746514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149295                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.140690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.060887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.746514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149295                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80639.442479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83730.610666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90050.079491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99693.980628                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85986.918380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80639.442479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83730.610666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90050.079491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99693.980628                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85986.918380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                174                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             87                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5557695                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2248678                       # number of writebacks
system.l2.writebacks::total                   2248678                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         259313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          91923                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              351351                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        259313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         91923                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             351351                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1460119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2631529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       952671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5047445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1460119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2631529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       952671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7080911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12128356                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 103145605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 199243205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    251155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  87957263503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 390597229003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 103145605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 199243205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    251155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  87957263503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 459319015072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 849916244075                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.128070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.060519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.680822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.128070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.060519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.680822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335390                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70641.917200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75713.854949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80343.889955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92327.008488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77385.138224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70641.917200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75713.854949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80343.889955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92327.008488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64867.220485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70076.788979                       # average overall mshr miss latency
system.l2.replacements                       17645412                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6818803                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6818803                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6818803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6818803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29218816                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29218816                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29218816                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29218816                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7080911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7080911                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 459319015072                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 459319015072                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64867.220485                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64867.220485                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       485000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       546000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.886598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5639.534884                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1734500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       205000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1939500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.886598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20168.604651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20203.125000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4551454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4691173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1110624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         715945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1826569                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95114323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  72442030500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  167556353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5662078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       855664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6517742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.196151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.836713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85640.435467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101183.792749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91732.835442                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125536                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        47888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173424                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       985088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       668057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1653145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  76343202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  62007106003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138350308003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.173980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.780747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77498.865076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92817.088965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83689.154916                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12703175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12751683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1460215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1463360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 117750923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    283207500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 118034131000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14163390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14215043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.060887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.102944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80639.442479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90050.079491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80659.667478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1460119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1463245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 103145605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    251155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 103396760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.060519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.102936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70641.917200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80343.889955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70662.643986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     13105263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       214982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13320245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1780218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       328649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2108867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 146937643000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31697703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 178635346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14885481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       543631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15429112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.119594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.604544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82539.128916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96448.501289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84706.786393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       133777                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        44035                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       177812                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1646441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       284614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1931055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 122900003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25950157500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 148850160500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.110607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.523543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.125157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74645.859159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91176.672616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77082.299831                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          308                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               312                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2260                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2276                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     91695000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       865000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     92560000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2568                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2588                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.880062                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40573.008850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 54062.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 40667.838313                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1371                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1381                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          889                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          895                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19140848                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       121500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19262348                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.346184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.345827                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21530.762655                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21522.176536                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999831                       # Cycle average of tags in use
system.l2.tags.total_refs                    78048074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17646953                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.422751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.833109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.701593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.843532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.770975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.835668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.388017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.434932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 595264809                       # Number of tag accesses
system.l2.tags.data_accesses                595264809                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      93449664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     169320448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        200064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61607360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    395239936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          719817472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     93449664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       200064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      93649728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    143915328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       143915328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1460151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2645632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         962615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6175624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11247148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2248677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2248677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        133911711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        242633199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           286688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88282254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    566371818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1031485670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    133911711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       286688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134198399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206228112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206228112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206228112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       133911711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       242633199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          286688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88282254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    566371818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1237713783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2018288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1460150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2386791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    940592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6144225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003934655750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       123099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       123099                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21726096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1901623                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11247148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2248677                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11247148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2248677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 312264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                230389                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            296211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            477498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            415676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            408219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1661122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2328106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            809049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            476348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            409958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            386383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           365117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           544708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           745167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           882042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            164001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            162883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            174193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           135621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           140451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86356                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 244707588580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54674420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            449736663580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22378.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41128.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8855657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1368031                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11247148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2248677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3574079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2750611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2111658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  930952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  663398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  462530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  171838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  122053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   82535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  95008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 120022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 129706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 132394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 133980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 136222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 130257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 125751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 126616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2729453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.723508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.020033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.673807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       648833     23.77%     23.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1072843     39.31%     63.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       262214      9.61%     72.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       215896      7.91%     80.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121819      4.46%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        74429      2.73%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63256      2.32%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48843      1.79%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       221320      8.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2729453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       123099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.829942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    332.151196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       123094    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        123099                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       123099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.395454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102919     83.61%     83.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2308      1.87%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11080      9.00%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4224      3.43%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1714      1.39%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              575      0.47%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              180      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               73      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        123099                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              699832576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19984896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               129168896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               719817472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            143915328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1002.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1031.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  697845332500                       # Total gap between requests
system.mem_ctrls.avgGap                      51708.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     93449600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    152754624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       200064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     60197888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    393230400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    129168896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 133911619.344351172447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 218894666.881158292294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 286688.163593084144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86262505.812650725245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 563492188.724477648735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185096736.982096076012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1460151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2645632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       962615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6175624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2248677                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  43046302923                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  92767800167                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    119749162                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  48235769214                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 265567042114                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16856442772637                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29480.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35064.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38307.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50109.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43002.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7496160.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7782735660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4136610720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29007356700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4712955300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55087110000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     302862312300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12930664800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       416519745480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.865408                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30910668290                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23302500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 643632175210                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11705608740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6221663415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49067715060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5822382780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55087110000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     306719578110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9682440960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       444306499065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.683333                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22229805552                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23302500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 652313037948                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7347860221.518988                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33885779365.406647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 261787843000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117364386000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 580480957500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8811239                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8811239                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8811239                       # number of overall hits
system.cpu1.icache.overall_hits::total        8811239                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        52559                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         52559                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        52559                       # number of overall misses
system.cpu1.icache.overall_misses::total        52559                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    975099500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    975099500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    975099500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    975099500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8863798                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8863798                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8863798                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8863798                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005930                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005930                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005930                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005930                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18552.474362                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18552.474362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18552.474362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18552.474362                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51621                       # number of writebacks
system.cpu1.icache.writebacks::total            51621                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          906                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          906                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          906                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          906                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51653                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51653                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51653                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51653                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    901882500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    901882500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    901882500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    901882500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005827                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005827                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005827                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005827                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17460.408882                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17460.408882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17460.408882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17460.408882                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51621                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8811239                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8811239                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        52559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        52559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    975099500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    975099500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8863798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8863798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18552.474362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18552.474362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          906                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          906                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51653                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51653                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    901882500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    901882500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005827                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005827                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17460.408882                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17460.408882                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984194                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8728440                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51621                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.086999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        343486000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984194                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999506                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999506                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17779249                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17779249                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16650968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16650968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16650968                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16650968                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3717135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3717135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3717135                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3717135                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 299320113218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 299320113218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 299320113218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 299320113218                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20368103                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20368103                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20368103                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20368103                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80524.412812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80524.412812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80524.412812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80524.412812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1113525                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       124891                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19825                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1231                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.167718                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   101.454915                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1398253                       # number of writebacks
system.cpu1.dcache.writebacks::total          1398253                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2735331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2735331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2735331                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2735331                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       981804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       981804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       981804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       981804                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  74913486394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  74913486394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  74913486394                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  74913486394                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048203                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048203                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048203                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048203                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76301.875317                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76301.875317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76301.875317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76301.875317                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1398253                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12597821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12597821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2165836                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2165836                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 148030235000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 148030235000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14763657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14763657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68347.850437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68347.850437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1621906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1621906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       543930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       543930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35200432000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35200432000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64715.003769                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64715.003769                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4053147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4053147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1551299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1551299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 151289878218                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 151289878218                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.276798                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.276798                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97524.641103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97524.641103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1113425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1113425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437874                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437874                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39713054394                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39713054394                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078130                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078130                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90695.164349                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90695.164349                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5667000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5667000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38290.540541                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38290.540541                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       625500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       625500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251131                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251131                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5635.135135                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5635.135135                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       514500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       514500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4635.135135                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4635.135135                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588629                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588629                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429306                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429306                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36448086500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36448086500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421742                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421742                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84900.016538                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84900.016538                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429306                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429306                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36018780500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36018780500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421742                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421742                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83900.016538                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83900.016538                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.396419                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18650208                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1410983                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.217883                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        343497500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.396419                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44184904                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44184904                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 697845343500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29644880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9067481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29345559                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15396734                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10014376                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             370                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            645                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6541366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6541365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14215047                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15429834                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2588                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42490141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     61664591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4208805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108518464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1812911808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2630317376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6609536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    179042880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4628881600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27684686                       # Total snoops (count)
system.tol2bus.snoopTraffic                 145475136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63849272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.137263                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55240003     86.52%     86.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8454416     13.24%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 154853      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63849272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72341287994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30846613883                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21426074305                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2117575551                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77498961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27012                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1360578498500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141173                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719252                       # Number of bytes of host memory used
host_op_rate                                   141855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6529.95                       # Real time elapsed on the host
host_tick_rate                              101491377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921849704                       # Number of instructions simulated
sim_ops                                     926305956                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.662733                       # Number of seconds simulated
sim_ticks                                662733155000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.845038                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15708278                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17680535                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2843670                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         31751197                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            841585                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1039955                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          198370                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36492160                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       119341                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        184978                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2275538                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20562991                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6310713                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2941981                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51256918                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           113636034                       # Number of instructions committed
system.cpu0.commit.committedOps             114937554                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    680828185                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.168820                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.922436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    641910466     94.28%     94.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18530309      2.72%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4683361      0.69%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5538585      0.81%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1475887      0.22%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       775869      0.11%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1064794      0.16%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       538201      0.08%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6310713      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    680828185                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     16232                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1686198                       # Number of function calls committed.
system.cpu0.commit.int_insts                111514878                       # Number of committed integer instructions.
system.cpu0.commit.loads                     36452342                       # Number of loads committed
system.cpu0.commit.membars                    2014676                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2018390      1.76%      1.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        66208874     57.60%     59.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1199637      1.04%     60.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          567764      0.49%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2476      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          7429      0.01%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1238      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1272      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       36634790     31.87%     92.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8291867      7.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2530      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1271      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        114937554                       # Class of committed instruction
system.cpu0.commit.refs                      44930458                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  113636034                       # Number of Instructions Simulated
system.cpu0.committedOps                    114937554                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.354498                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.354498                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            539164058                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               577034                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13029823                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             177353014                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                79468041                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63251921                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2311732                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1298452                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5021002                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36492160                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13441807                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    594815368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               772466                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         8929                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     211414764                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        14682                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5764238                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038438                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91492859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16549863                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.222689                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         689216754                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.310015                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.850700                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               568480498     82.48%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                76775466     11.14%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16195754      2.35%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12665308      1.84%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12367759      1.79%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1439271      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  218023      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67999      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1006676      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           689216754                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    14380                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   10319                       # number of floating regfile writes
system.cpu0.idleCycles                      260155321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2441975                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24373468                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.164225                       # Inst execution rate
system.cpu0.iew.exec_refs                    69572602                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9155020                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17734642                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             56278052                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1266557                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           517898                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9851607                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          165038227                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             60417582                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1546659                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            155911086                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                173566                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            162214003                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2311732                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            162190940                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2337350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          322786                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4580                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3849                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          419                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19825710                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1373502                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3849                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1008325                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1433650                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                112183123                       # num instructions consuming a value
system.cpu0.iew.wb_count                    142470059                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776639                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 87125767                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.150068                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     142890596                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               200430082                       # number of integer regfile reads
system.cpu0.int_regfile_writes              109402351                       # number of integer regfile writes
system.cpu0.ipc                              0.119696                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119696                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2055568      1.31%      1.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82562959     52.43%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1786206      1.13%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               568046      0.36%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 64      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2476      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               7429      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            125      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1238      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1272      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            61423881     39.01%     94.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9043842      5.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3173      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1464      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             157457743                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  18566                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              35829                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        16689                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             18272                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1995656                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012674                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 519354     26.02%     26.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2365      0.12%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1339433     67.12%     93.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               133178      6.67%     99.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             1325      0.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             157379265                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1006637012                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    142453370                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        215123206                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 161176149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                157457743                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3862078                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50100755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           544943                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        920097                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28696835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    689216754                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.228459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.736197                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          601881393     87.33%     87.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49573698      7.19%     94.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20180145      2.93%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8472294      1.23%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5670524      0.82%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1866794      0.27%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1119937      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             244567      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             207402      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      689216754                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.165855                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3361842                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          594139                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            56278052                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9851607                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  52912                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 12431                       # number of misc regfile writes
system.cpu0.numCycles                       949372075                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   376094792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184017604                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             85695594                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2810842                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                83537878                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             138039892                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               197428                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            221630789                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             168944130                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          129898660                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 63638720                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2688545                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2311732                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            142669590                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44203133                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            14463                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       221616326                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     213041230                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1076101                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27299000                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1094959                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   840416688                       # The number of ROB reads
system.cpu0.rob.rob_writes                  340785120                       # The number of ROB writes
system.cpu0.timesIdled                        3137912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34131                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.476467                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16299467                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19762567                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2854236                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32170681                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1465411                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1729009                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          263598                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37817314                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       224633                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        158598                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2301117                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23701672                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6250393                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2577539                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45107500                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           127205479                       # Number of instructions committed
system.cpu1.commit.committedOps             128322601                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    655104531                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.195881                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.957781                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    607901509     92.79%     92.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23458361      3.58%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6895993      1.05%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6023361      0.92%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2010667      0.31%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       954667      0.15%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1084036      0.17%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       525544      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6250393      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    655104531                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    109404                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2740280                       # Number of function calls committed.
system.cpu1.commit.int_insts                125164033                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37495775                       # Number of loads committed
system.cpu1.commit.membars                    1717804                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1743040      1.36%      1.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76215921     59.39%     60.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1194288      0.93%     61.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          548102      0.43%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16824      0.01%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         50472      0.04%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8412      0.01%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8412      0.01%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       37637517     29.33%     91.51% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10874329      8.47%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16856      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8428      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        128322601                       # Class of committed instruction
system.cpu1.commit.refs                      48537130                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  127205479                       # Number of Instructions Simulated
system.cpu1.committedOps                    128322601                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.363358                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.363358                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            468272408                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               560368                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13967535                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             183823081                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               115251056                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72398522                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2365893                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1115263                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4449962                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37817314                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16116697                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    529985537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               941193                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        16647                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     213926680                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2072                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         7489                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5840432                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035547                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         129805880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17764878                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201084                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         662737841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325668                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.865922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               539211129     81.36%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                79414330     11.98%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17273355      2.61%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12276111      1.85%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11539549      1.74%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1487530      0.22%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  352820      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  133607      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1049410      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           662737841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    92887                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   67511                       # number of floating regfile writes
system.cpu1.idleCycles                      401127118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2447501                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26970016                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.154038                       # Inst execution rate
system.cpu1.iew.exec_refs                    70200592                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11659882                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15730842                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             54911099                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1157697                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           662332                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12273306                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          172392910                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58540710                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1592541                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            163875672                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                160002                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            147590913                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2365893                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            147573039                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2100476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          686753                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4044                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3560                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          260                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17415324                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1231951                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3560                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1078675                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1368826                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                108551953                       # num instructions consuming a value
system.cpu1.iew.wb_count                    151788839                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780549                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 84730157                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.142677                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     152198655                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               210707356                       # number of integer regfile reads
system.cpu1.int_regfile_writes              114233417                       # number of integer regfile writes
system.cpu1.ipc                              0.119569                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.119569                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1807468      1.09%      1.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             90294107     54.57%     55.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1642658      0.99%     56.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               549587      0.33%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 16      0.00%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16824      0.01%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              50472      0.03%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             69      0.00%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8412      0.01%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8412      0.01%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59485148     35.95%     92.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11579357      7.00%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17150      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8533      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             165468213                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 109902                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             219790                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       109670                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            110488                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1998178                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012076                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 488962     24.47%     24.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6616      0.33%     24.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    223      0.01%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1309622     65.54%     90.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               192741      9.65%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                9      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             165549021                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         995922286                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    151679169                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        216355280                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 169055127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                165468213                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3337783                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44070309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           469631                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        760244                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26088378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    662737841                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.249674                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.754509                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          568102137     85.72%     85.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56040994      8.46%     94.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           21092591      3.18%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8433106      1.27%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5613409      0.85%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1916579      0.29%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1076688      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             252636      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209701      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      662737841                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.155535                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2943313                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          564519                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            54911099                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12273306                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 189084                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 84120                       # number of misc regfile writes
system.cpu1.numCycles                      1063864959                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   261523678                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166670107                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             94056784                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2757840                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               119028545                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119811280                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               151972                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            230456213                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             176302122                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          133186007                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 72589719                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2113622                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2365893                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            123637046                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39129223                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            92941                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       230363272                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     178446531                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            973779                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24262129                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        988272                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   821689554                       # The number of ROB reads
system.cpu1.rob.rob_writes                  354497396                       # The number of ROB writes
system.cpu1.timesIdled                        4789705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         34644060                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                93424                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            35312085                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1065193                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45710095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      89600146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2757977                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2397878                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23490686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20539396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47028397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22937274                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           43856268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4271375                       # Transaction distribution
system.membus.trans_dist::WritebackClean           84                       # Transaction distribution
system.membus.trans_dist::CleanEvict         39644423                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           147357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          78674                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1588764                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1584978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      43856268                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    135041392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              135041392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3181613120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3181613120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           177865                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45684264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45684264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45684264                       # Request fanout histogram
system.membus.respLayer1.occupancy       234264865482                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        115826373604                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   662733155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   662733155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23250                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16176620.086022                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   28453165.391594                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11625    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    663672000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   474679946500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 188053208500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10268018                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10268018                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10268018                       # number of overall hits
system.cpu0.icache.overall_hits::total       10268018                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3173785                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3173785                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3173785                       # number of overall misses
system.cpu0.icache.overall_misses::total      3173785                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 208847356455                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 208847356455                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 208847356455                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 208847356455                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13441803                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13441803                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13441803                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13441803                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.236113                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.236113                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.236113                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.236113                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65803.876587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65803.876587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65803.876587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65803.876587                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       195598                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2087                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    93.722089                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2909637                       # number of writebacks
system.cpu0.icache.writebacks::total          2909637                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       262461                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       262461                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       262461                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       262461                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2911324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2911324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2911324                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2911324                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 189471225966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 189471225966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 189471225966                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 189471225966                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.216587                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.216587                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.216587                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.216587                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65080.776295                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65080.776295                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65080.776295                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65080.776295                       # average overall mshr miss latency
system.cpu0.icache.replacements               2909637                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10268018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10268018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3173785                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3173785                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 208847356455                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 208847356455                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13441803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13441803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.236113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.236113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65803.876587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65803.876587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       262461                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       262461                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2911324                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2911324                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 189471225966                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 189471225966                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.216587                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.216587                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65080.776295                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65080.776295                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.987478                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13179461                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2911356                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.526915                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.987478                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999609                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29794930                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29794930                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38927380                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38927380                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38927380                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38927380                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17997088                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17997088                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17997088                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17997088                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1564732631717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1564732631717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1564732631717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1564732631717                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     56924468                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     56924468                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     56924468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     56924468                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.316157                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.316157                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.316157                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.316157                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86943.656202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86943.656202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86943.656202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86943.656202                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    177500936                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        41203                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2626511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            664                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.580504                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.052711                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8119916                       # number of writebacks
system.cpu0.dcache.writebacks::total          8119916                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9716674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9716674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9716674                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9716674                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8280414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8280414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8280414                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8280414                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 808955727133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 808955727133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 808955727133                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 808955727133                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145463                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145463                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145463                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145463                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97695.082291                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97695.082291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97695.082291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97695.082291                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8119826                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     33900864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33900864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15434948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15434948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1373868085000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1373868085000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     49335812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49335812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.312855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.312855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89010.217916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89010.217916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8170277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8170277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7264671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7264671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 720670442500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 720670442500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99202.075703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99202.075703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5026516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5026516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2562140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2562140                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 190864546717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 190864546717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7588656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7588656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.337628                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.337628                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74494.191073                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74494.191073                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1546397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1546397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1015743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1015743                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88285284633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88285284633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.133850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.133850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86916.951072                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86916.951072                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       688986                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       688986                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        50176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        50176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2412545000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2412545000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       739162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       739162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.067882                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067882                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48081.652583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48081.652583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        38563                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        38563                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11613                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11613                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    332243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    332243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015711                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015711                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28609.575476                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28609.575476                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664222                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664222                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        39806                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        39806                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    362995000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    362995000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       704028                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       704028                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.056540                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.056540                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9119.102648                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9119.102648                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        39568                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        39568                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    323444000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    323444000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.056202                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056202                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8174.383340                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8174.383340                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       499000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       499000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       124379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         124379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60599                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60599                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1067233863                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1067233863                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       184978                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       184978                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.327601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.327601                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17611.410469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17611.410469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60592                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60592                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1006437363                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1006437363                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.327563                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.327563                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16610.070026                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16610.070026                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.775245                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48827702                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8265281                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.907567                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.775245                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        125370521                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       125370521                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1165319                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1004079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1763534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1033835                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4966767                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1165319                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1004079                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1763534                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1033835                       # number of overall hits
system.l2.overall_hits::total                 4966767                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1745497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7085015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2702130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6655884                       # number of demand (read+write) misses
system.l2.demand_misses::total               18188526                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1745497                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7085015                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2702130                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6655884                       # number of overall misses
system.l2.overall_misses::total              18188526                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 172041713214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 782692974458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 256979008883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 734419149562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1946132846117                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 172041713214                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 782692974458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 256979008883                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 734419149562                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1946132846117                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2910816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8089094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4465664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7689719                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23155293                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2910816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8089094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4465664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7689719                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23155293                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.599659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.605090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.599659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.605090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 98563.167518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110471.604430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95102.385482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110341.338515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106997.831826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 98563.167518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110471.604430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95102.385482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110341.338515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106997.831826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1356445                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     45232                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.988614                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  26432793                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4271345                       # number of writebacks
system.l2.writebacks::total                   4271345                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          32020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         476132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          14351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         415508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              938011                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         32020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        476132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         14351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        415508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             938011                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1713477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6608883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2687779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6240376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17250515                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1713477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6608883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2687779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6240376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     31015054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         48265569                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 152845423785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 684784761716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 229148494464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 643768160220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1710546840185                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 152845423785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 684784761716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 229148494464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 643768160220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2456066929197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4166613769382                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.588659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.817012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.601877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.811522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.588659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.817012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.601877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.811522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.084429                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 89201.911543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103615.809467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85255.705348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103161.758237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99159.175259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 89201.911543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103615.809467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85255.705348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103161.758237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79189.510010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86326.834133                       # average overall mshr miss latency
system.l2.replacements                       61979087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4736451                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4736451                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           29                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             29                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4736480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4736480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16382929                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16382929                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           84                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             84                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16383013                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16383013                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           84                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           84                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     31015054                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       31015054                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2456066929197                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2456066929197                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79189.510010                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79189.510010                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5603                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1491                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7094                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         25621                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         11995                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              37616                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     74172500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     55842500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    130015000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.820555                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.889441                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2894.988486                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4655.481451                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3456.374947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          145                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           67                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             212                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        25476                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        11928                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         37404                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    516114999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    241912496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    758027495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.815911                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.884473                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.836591                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20258.871055                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20281.061033                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20265.947359                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          3940                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           972                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4912                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5592                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7913                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13505                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     29622500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16297000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     45919500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         9532                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8885                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18417                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.586655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.890602                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733290                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5297.299714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2059.522305                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3400.185117                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          107                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           51                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           158                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5485                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7862                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13347                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    115777946                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    158783478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    274561424                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.575430                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.884862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.724711                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21108.103191                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20196.321292                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20571.021503                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            94737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           131157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                225894                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         866658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         859869                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1726527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85272846482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82143822983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  167416669465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       961395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       991026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1952421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.901459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98392.729868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95530.624994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96967.304574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        78745                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        66427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           145172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       787913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       793442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1581355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71533459493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69163950999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140697410492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.819552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.809946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90788.525501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87169.510814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88972.691453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1165319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1763534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2928853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1745497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2702130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4447627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 172041713214                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 256979008883                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 429020722097                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2910816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4465664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7376480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.599659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.605090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.602947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 98563.167518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95102.385482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96460.589455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        32020                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        14351                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         46371                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1713477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2687779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4401256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 152845423785                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 229148494464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 381993918249                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.588659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.601877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.596661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 89201.911543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85255.705348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86792.024424                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       909342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       902678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1812020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6218357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5796015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12014372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 697420127976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 652275326579                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1349695454555                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7127699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6698693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13826392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.872421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.868945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112155.048026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112538.584972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112340.075249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       397387                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       349081                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       746468                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5820970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5446934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11267904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 613251302223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 574604209221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1187855511444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.816669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.813134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105352.080877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105491.311116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105419.385135                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2731                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          804                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3535                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         7214                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6575                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           13789                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     28538500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     18121000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46659500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         9945                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7379                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17324                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.725390                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.891042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.795948                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3955.988356                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2756.045627                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3383.820437                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          419                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          257                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          676                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6795                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6318                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        13113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    131946446                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    122536966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    254483412                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.683258                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.856214                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.756927                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19418.167182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19394.898069                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19406.955845                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999271                       # Cycle average of tags in use
system.l2.tags.total_refs                    71549160                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  61983274                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.154330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.244549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.547035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.695603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.910685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.360885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    37.240515                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.253821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.057744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.029854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.052514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.581883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 416827458                       # Number of tag accesses
system.l2.tags.data_accesses                416827458                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     109942464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     425552448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     172022208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     401746816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1798975808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2908239744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    109942464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    172022208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     281964672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    273368000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       273368000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1717851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6649257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2687847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6277294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28108997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45441246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4271375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4271375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        165892506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        642117336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        259564814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        606196948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2714479869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4388251474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    165892506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    259564814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        425457320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      412485776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412485776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      412485776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       165892506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       642117336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       259564814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       606196948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2714479869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4800737250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4087438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1717796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6366656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2687813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5996925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  27908719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000305943250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       253278                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       253278                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            66971882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3853446                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45441246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4271459                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45441246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4271459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 763337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                184021                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            877258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            901555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3374782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1952383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2049693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6054123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4676126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4751634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3060781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3291394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2734924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4352020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2166115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2122364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1302529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1010228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             95142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            133941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            352219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            312565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            259896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            284867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            333846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           221907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           439068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           416947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           225744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           147134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           101403                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1725053069327                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               223389545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2562763863077                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38610.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57360.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 35201192                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2737819                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45441246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4271459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4616963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4828044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5042131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4187980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4058676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3698152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3148539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2888437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2585989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2228644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2090291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2112659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1403137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 735375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 490641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 289072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 168579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  84979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  16593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 124939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 198398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 236709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 252630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 259142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 262076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 266181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 272162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 280368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 275715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 267646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 262649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 261798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 262259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10826334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.277055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.864885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.264365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1398707     12.92%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5618761     51.90%     64.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1146432     10.59%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1036714      9.58%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       481207      4.44%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       253110      2.34%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       201734      1.86%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       142294      1.31%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       547375      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10826334                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       253278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.398147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    141.801684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.559597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          24593      9.71%      9.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        89124     35.19%     44.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        53795     21.24%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        32076     12.66%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        20885      8.25%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        15378      6.07%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         8864      3.50%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         4226      1.67%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2064      0.81%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1116      0.44%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          550      0.22%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          289      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          161      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           64      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           40      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        253278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       253278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.138137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.129361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.558370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           236104     93.22%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4412      1.74%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8947      3.53%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2833      1.12%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              772      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              174      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        253278                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2859386176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                48853568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               261595840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2908239744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            273373376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4314.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       394.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4388.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  662733071500                       # Total gap between requests
system.mem_ctrls.avgGap                      13331.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    109938944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    407465984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    172020032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    383803200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1786158016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    261595840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 165887194.824287921190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 614826617.509425878525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 259561530.462437808514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 579121773.378004670143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2695139065.435770988464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 394722729.693521976471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1717851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6649257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2687847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6277294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28108997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4271459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  81267435359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 409887321894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 117404645271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 384507101772                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1569697358781                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16516504534320                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     47307.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61644.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43679.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61253.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55843.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3866712.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          37829019480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          20106604485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        143088134700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11481092460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52315698240.001389                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     297933338760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3598298880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       566352187005.011475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        854.570475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6884602803                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22130160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 633718392197                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          39470998140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20979333045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        175912135560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9855318240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52315698240.001389                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     299814557070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2014115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       600362155335.019043                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        905.888216                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2739939492                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22130160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 637863055508                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              34224                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        17113                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7643852.597441                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   36000184.709834                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        17113    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    927065000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          17113                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   531923905500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130809249500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11362004                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11362004                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11362004                       # number of overall hits
system.cpu1.icache.overall_hits::total       11362004                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4754689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4754689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4754689                       # number of overall misses
system.cpu1.icache.overall_misses::total      4754689                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 303582841437                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 303582841437                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 303582841437                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 303582841437                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16116693                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16116693                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16116693                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16116693                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.295016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.295016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.295016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.295016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63849.147954                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63849.147954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63849.147954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63849.147954                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       544931                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4408                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   123.623185                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4464793                       # number of writebacks
system.cpu1.icache.writebacks::total          4464793                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       288728                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       288728                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       288728                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       288728                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4465961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4465961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4465961                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4465961                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 283353691949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 283353691949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 283353691949                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 283353691949                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.277102                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.277102                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.277102                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.277102                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63447.417465                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63447.417465                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63447.417465                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63447.417465                       # average overall mshr miss latency
system.cpu1.icache.replacements               4464793                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11362004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11362004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4754689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4754689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 303582841437                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 303582841437                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16116693                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16116693                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.295016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.295016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63849.147954                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63849.147954                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       288728                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       288728                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4465961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4465961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 283353691949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 283353691949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.277102                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.277102                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63447.417465                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63447.417465                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986085                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15962417                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4465993                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.574215                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986085                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999565                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36699347                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36699347                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     41090339                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41090339                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     41090339                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41090339                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17389492                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17389492                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17389492                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17389492                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1480975420833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1480975420833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1480975420833                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1480975420833                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     58479831                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     58479831                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     58479831                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     58479831                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.297359                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.297359                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.297359                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.297359                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85164.961739                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85164.961739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85164.961739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85164.961739                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    160837136                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        38365                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2351048                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            618                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.410826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.079288                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7753072                       # number of writebacks
system.cpu1.dcache.writebacks::total          7753072                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9509473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9509473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9509473                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9509473                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7880019                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7880019                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7880019                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7880019                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 758539805249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 758539805249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 758539805249                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 758539805249                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.134748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.134748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134748                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134748                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96261.164503                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96261.164503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96261.164503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96261.164503                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7753072                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33671202                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33671202                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14538939                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14538939                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1283053266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1283053266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     48210141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     48210141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.301574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.301574                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88249.442824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88249.442824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7711773                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7711773                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6827166                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6827166                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 672273898000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 672273898000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98470.419205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98470.419205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7419137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7419137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2850553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2850553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 197922154833                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 197922154833                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10269690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10269690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.277570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.277570                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69432.897698                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69432.897698                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1797700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1797700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1052853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1052853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  86265907249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  86265907249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81935.376780                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81935.376780                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583758                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583758                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        72619                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        72619                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4504509000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4504509000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       656377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       656377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.110636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.110636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 62029.344937                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62029.344937                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38329                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38329                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        34290                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        34290                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2861631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2861631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.052241                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052241                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 83453.805774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83453.805774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       567834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       567834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    412888500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    412888500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       611941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       611941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.072077                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.072077                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9361.065137                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9361.065137                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44098                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44098                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    368830500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    368830500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.072063                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.072063                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8363.882716                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8363.882716                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       497000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       497000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       457000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       457000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       111255                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         111255                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47343                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47343                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    505968458                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    505968458                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       158598                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       158598                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.298509                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.298509                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10687.291849                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10687.291849                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          187                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          187                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    451856960                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    451856960                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.297330                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.297330                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9582.173212                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9582.173212                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.760224                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50383101                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7895338                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.381374                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.760224                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        127708803                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       127708803                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 662733155000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21514921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9007825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18510914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        57707760                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         48370515                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153597                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         83609                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         237206                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2005630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2005631                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7377284                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14137636                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17324                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17324                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8731777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24651989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13396418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23478235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70258419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    372509056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1037379392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    571549248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    988343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2969781184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       110889155                       # Total snoops (count)
system.tol2bus.snoopTraffic                 296755264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        134127631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211149                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108204668     80.67%     80.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23525075     17.54%     98.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2397883      1.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          134127631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46764742690                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12462574844                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4373421093                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11901666712                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6705439468                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           213048                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
