/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [15:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [48:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [13:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[93] | ~(in_data[75]);
  assign celloutsig_1_12z = celloutsig_1_10z[5] | ~(celloutsig_1_6z[4]);
  assign celloutsig_0_5z = in_data[81] | ~(celloutsig_0_2z[1]);
  assign celloutsig_1_8z = in_data[106] ^ celloutsig_1_3z;
  assign celloutsig_1_19z = { celloutsig_1_15z[1], celloutsig_1_17z, celloutsig_1_10z } / { 1'h1, celloutsig_1_13z[6:0], celloutsig_1_18z };
  assign celloutsig_0_4z = { in_data[92:54], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[91:44] };
  assign celloutsig_0_1z = { in_data[14:1], celloutsig_0_0z } / { 1'h1, in_data[20:7] };
  assign celloutsig_1_17z = { in_data[167:162], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z } >= { celloutsig_1_6z[6:5], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[174:165] >= in_data[141:132];
  assign celloutsig_1_3z = in_data[190:186] >= { in_data[105:104], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[179:176], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } >= { in_data[153:145], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_7z[4:3], celloutsig_0_7z, celloutsig_0_9z } < celloutsig_0_1z[11:4];
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_8z } < { celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_3z = in_data[90:85] % { 1'h1, in_data[54:51], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_5z[8:2] % { 1'h1, celloutsig_1_5z[6:1] };
  assign celloutsig_0_8z = | { celloutsig_0_2z[6:0], celloutsig_0_6z };
  assign celloutsig_0_20z = | { celloutsig_0_4z[26:22], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_1_18z = ~^ { in_data[124:116], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_9z = ~^ celloutsig_0_1z[6:3];
  assign celloutsig_0_15z = ~^ celloutsig_0_4z[41:39];
  assign celloutsig_1_0z = ~^ in_data[108:101];
  assign celloutsig_1_14z = in_data[168:165] >> celloutsig_1_7z[3:0];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> { in_data[111:99], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[10:4] >> { in_data[146:141], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[125:122], celloutsig_1_1z } >> { in_data[100], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_10z[4], celloutsig_1_14z } >> celloutsig_1_5z[11:7];
  assign celloutsig_0_6z = { celloutsig_0_4z[13:8], celloutsig_0_3z } ^ celloutsig_0_4z[43:32];
  assign celloutsig_0_2z = celloutsig_0_1z[11:4] ^ { in_data[88:82], celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_13z = celloutsig_1_5z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[71:68], celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_21z = 16'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | (in_data[149] & in_data[151]));
  assign { out_data[128], out_data[104:96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
