`include "defines.v"

module ROM(

	input wire clk_i,
	input wire rst_i,
	
	input wire       romEnable_i,
	input wire       romWriteEnable_i,
	input wire[31:0] romData_i,
	input wire[31:0] romAddr_i,
	input wire[3:0]  romSel_i,
	output reg[31:0] romData_o,
	output reg       romRdy_o,

    output reg[22:0] flashAddr_o,      //Flashåœ°å€ï¼?0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire[15:0] flashData,      //Flashæ•°æ®
    output wire flashRP_o,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flashVpen_o,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flashCE_o,         //Flashç‰‡é¿‰ä¿¡å·ï¼Œä½æœ‰æ•¿
    output wire flashOE_o,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flashWE_o,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flashByte_o       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1
	
);

    reg[3:0] waitState;


    assign flashCE_o = !romEnable_i;
    assign flashWE_o = 1'b1;
    assign flashOE_o = !romEnable_i;
    assign flashRP_o = !rst_i;
	assign flashVpen_o = 1'b0;
	assign flashByte_o = 1'b1;

    always @(posedge clk_i) begin
        if(rst_i == 1'b1 ) begin
            waitState <= 4'h0;
			romRdy_o <= 1'b0;
        end else if(romEnable_i == 1'b0) begin
            waitState <= 4'h0;
            romData_o <= `ZeroWord;
			romRdy_o <= 1'b0;
        end else if(waitState == 4'h0) begin
			waitState <= waitState + 4'h1;
			flashAddr_o <= {romAddr_i[22:2],2'b00};
        end else begin
            waitState <= waitState + 4'h1;
			if(waitState == 4'h3) begin
				romData_o[15:0] <= flashData;
				flashAddr_o <= {romAddr_i[22:2],2'b10};
			end else if(waitState == 4'h6) begin
				romData_o[31:16] <= flashData;  
				romRdy_o <= 1'b1;
			end else if(waitState == 4'h7) begin
				romRdy_o <= 1'b0;
				waitState <= 4'h0;
            end
        end
    end
endmodule