
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058d8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080059e4  080059e4  000159e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a1c  08005a1c  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  08005a1c  08005a1c  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005a1c  08005a1c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a1c  08005a1c  00015a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a20  08005a20  00015a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08005a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  200000d0  08005af4  000200d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  08005af4  000204b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001516d  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f2a  00000000  00000000  00035266  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001380  00000000  00000000  00038190  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  00039510  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019da3  00000000  00000000  0003a740  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001203f  00000000  00000000  000544e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000934ad  00000000  00000000  00066522  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f99cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005204  00000000  00000000  000f9a4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d0 	.word	0x200000d0
 8000128:	00000000 	.word	0x00000000
 800012c:	080059cc 	.word	0x080059cc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d4 	.word	0x200000d4
 8000148:	080059cc 	.word	0x080059cc

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	6818      	ldr	r0, [r3, #0]
 8000170:	4b06      	ldr	r3, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	881b      	ldrh	r3, [r3, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4619      	mov	r1, r3
 8000178:	f003 fa55 	bl	8003626 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	20000114 	.word	0x20000114
 8000188:	20000118 	.word	0x20000118
 800018c:	20000110 	.word	0x20000110

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f004 f8e5 	bl	8004374 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	6818      	ldr	r0, [r3, #0]
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4619      	mov	r1, r3
 80001b6:	f003 fa36 	bl	8003626 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	6818      	ldr	r0, [r3, #0]
 80001be:	4b07      	ldr	r3, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4619      	mov	r1, r3
 80001c6:	f003 fa2e 	bl	8003626 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	20000114 	.word	0x20000114
 80001d8:	20000118 	.word	0x20000118
 80001dc:	20000110 	.word	0x20000110

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 fb81 	bl	8002924 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f002 f83e 	bl	80022a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f002 fd2f 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f002 f82e 	bl	80022a8 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	2000011c 	.word	0x2000011c
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f003 f842 	bl	8003344 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80002d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002dc:	4811      	ldr	r0, [pc, #68]	; (8000324 <lecturaTeclas+0x50>)
 80002de:	f003 f98b 	bl	80035f8 <HAL_GPIO_ReadPin>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	4b10      	ldr	r3, [pc, #64]	; (8000328 <lecturaTeclas+0x54>)
 80002e8:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80002ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ee:	480d      	ldr	r0, [pc, #52]	; (8000324 <lecturaTeclas+0x50>)
 80002f0:	f003 f982 	bl	80035f8 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b0b      	ldr	r3, [pc, #44]	; (8000328 <lecturaTeclas+0x54>)
 80002fa:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 80002fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000300:	4808      	ldr	r0, [pc, #32]	; (8000324 <lecturaTeclas+0x50>)
 8000302:	f003 f979 	bl	80035f8 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	461a      	mov	r2, r3
 800030a:	4b07      	ldr	r3, [pc, #28]	; (8000328 <lecturaTeclas+0x54>)
 800030c:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800030e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000312:	4804      	ldr	r0, [pc, #16]	; (8000324 <lecturaTeclas+0x50>)
 8000314:	f003 f970 	bl	80035f8 <HAL_GPIO_ReadPin>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	4b02      	ldr	r3, [pc, #8]	; (8000328 <lecturaTeclas+0x54>)
 800031e:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40010c00 	.word	0x40010c00
 8000328:	20000000 	.word	0x20000000

0800032c <update_teclas>:

void update_teclas (void){
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <update_teclas+0x2c>)
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <update_teclas+0x30>)
 8000336:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <update_teclas+0x2c>)
 800033a:	785a      	ldrb	r2, [r3, #1]
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <update_teclas+0x30>)
 800033e:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <update_teclas+0x2c>)
 8000342:	789a      	ldrb	r2, [r3, #2]
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <update_teclas+0x30>)
 8000346:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 8000348:	4b03      	ldr	r3, [pc, #12]	; (8000358 <update_teclas+0x2c>)
 800034a:	78da      	ldrb	r2, [r3, #3]
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <update_teclas+0x30>)
 800034e:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	20000000 	.word	0x20000000
 800035c:	20000004 	.word	0x20000004

08000360 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <getStatBoton+0x40>)
 800036e:	5cd3      	ldrb	r3, [r2, r3]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d008      	beq.n	8000386 <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	4a0b      	ldr	r2, [pc, #44]	; (80003a4 <getStatBoton+0x44>)
 8000378:	5cd3      	ldrb	r3, [r2, r3]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <getStatBoton+0x22>
			return HIGH_L;
 800037e:	2301      	movs	r3, #1
 8000380:	e009      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return RISE;
 8000382:	2303      	movs	r3, #3
 8000384:	e007      	b.n	8000396 <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <getStatBoton+0x44>)
 800038a:	5cd3      	ldrb	r3, [r2, r3]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <getStatBoton+0x34>
			return FALL;
 8000390:	2302      	movs	r3, #2
 8000392:	e000      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return LOW_L;
 8000394:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 8000396:	4618      	mov	r0, r3
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr
 80003a0:	20000000 	.word	0x20000000
 80003a4:	20000004 	.word	0x20000004

080003a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b088      	sub	sp, #32
 80003ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ae:	f107 0310 	add.w	r3, r7, #16
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]
 80003b8:	609a      	str	r2, [r3, #8]
 80003ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003bc:	4b3d      	ldr	r3, [pc, #244]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a3c      	ldr	r2, [pc, #240]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003c2:	f043 0310 	orr.w	r3, r3, #16
 80003c6:	6193      	str	r3, [r2, #24]
 80003c8:	4b3a      	ldr	r3, [pc, #232]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	f003 0310 	and.w	r3, r3, #16
 80003d0:	60fb      	str	r3, [r7, #12]
 80003d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003d4:	4b37      	ldr	r3, [pc, #220]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	4a36      	ldr	r2, [pc, #216]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003da:	f043 0320 	orr.w	r3, r3, #32
 80003de:	6193      	str	r3, [r2, #24]
 80003e0:	4b34      	ldr	r3, [pc, #208]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f003 0320 	and.w	r3, r3, #32
 80003e8:	60bb      	str	r3, [r7, #8]
 80003ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ec:	4b31      	ldr	r3, [pc, #196]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	4a30      	ldr	r2, [pc, #192]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003f2:	f043 0304 	orr.w	r3, r3, #4
 80003f6:	6193      	str	r3, [r2, #24]
 80003f8:	4b2e      	ldr	r3, [pc, #184]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f003 0304 	and.w	r3, r3, #4
 8000400:	607b      	str	r3, [r7, #4]
 8000402:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000404:	4b2b      	ldr	r3, [pc, #172]	; (80004b4 <MX_GPIO_Init+0x10c>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a2a      	ldr	r2, [pc, #168]	; (80004b4 <MX_GPIO_Init+0x10c>)
 800040a:	f043 0308 	orr.w	r3, r3, #8
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b28      	ldr	r3, [pc, #160]	; (80004b4 <MX_GPIO_Init+0x10c>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0308 	and.w	r3, r3, #8
 8000418:	603b      	str	r3, [r7, #0]
 800041a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000422:	4825      	ldr	r0, [pc, #148]	; (80004b8 <MX_GPIO_Init+0x110>)
 8000424:	f003 f8ff 	bl	8003626 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	2103      	movs	r1, #3
 800042c:	4823      	ldr	r0, [pc, #140]	; (80004bc <MX_GPIO_Init+0x114>)
 800042e:	f003 f8fa 	bl	8003626 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2101      	movs	r1, #1
 8000436:	4822      	ldr	r0, [pc, #136]	; (80004c0 <MX_GPIO_Init+0x118>)
 8000438:	f003 f8f5 	bl	8003626 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800043c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000442:	2301      	movs	r3, #1
 8000444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000446:	2300      	movs	r3, #0
 8000448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044a:	2302      	movs	r3, #2
 800044c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800044e:	f107 0310 	add.w	r3, r7, #16
 8000452:	4619      	mov	r1, r3
 8000454:	4818      	ldr	r0, [pc, #96]	; (80004b8 <MX_GPIO_Init+0x110>)
 8000456:	f002 ff75 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 800045a:	2303      	movs	r3, #3
 800045c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045e:	2301      	movs	r3, #1
 8000460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000462:	2300      	movs	r3, #0
 8000464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000466:	2302      	movs	r3, #2
 8000468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046a:	f107 0310 	add.w	r3, r7, #16
 800046e:	4619      	mov	r1, r3
 8000470:	4812      	ldr	r0, [pc, #72]	; (80004bc <MX_GPIO_Init+0x114>)
 8000472:	f002 ff67 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 8000476:	2301      	movs	r3, #1
 8000478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047a:	2301      	movs	r3, #1
 800047c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047e:	2300      	movs	r3, #0
 8000480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000482:	2302      	movs	r3, #2
 8000484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	4619      	mov	r1, r3
 800048c:	480c      	ldr	r0, [pc, #48]	; (80004c0 <MX_GPIO_Init+0x118>)
 800048e:	f002 ff59 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 8000492:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800049c:	2301      	movs	r3, #1
 800049e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	4806      	ldr	r0, [pc, #24]	; (80004c0 <MX_GPIO_Init+0x118>)
 80004a8:	f002 ff4c 	bl	8003344 <HAL_GPIO_Init>

}
 80004ac:	bf00      	nop
 80004ae:	3720      	adds	r7, #32
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40011000 	.word	0x40011000
 80004bc:	40010800 	.word	0x40010800
 80004c0:	40010c00 	.word	0x40010c00

080004c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80004c8:	4b12      	ldr	r3, [pc, #72]	; (8000514 <MX_I2C1_Init+0x50>)
 80004ca:	4a13      	ldr	r2, [pc, #76]	; (8000518 <MX_I2C1_Init+0x54>)
 80004cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ce:	4b11      	ldr	r3, [pc, #68]	; (8000514 <MX_I2C1_Init+0x50>)
 80004d0:	4a12      	ldr	r2, [pc, #72]	; (800051c <MX_I2C1_Init+0x58>)
 80004d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004d4:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <MX_I2C1_Init+0x50>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004da:	4b0e      	ldr	r3, [pc, #56]	; (8000514 <MX_I2C1_Init+0x50>)
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004e0:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <MX_I2C1_Init+0x50>)
 80004e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80004e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e8:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <MX_I2C1_Init+0x50>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <MX_I2C1_Init+0x50>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <MX_I2C1_Init+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004fa:	4b06      	ldr	r3, [pc, #24]	; (8000514 <MX_I2C1_Init+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000500:	4804      	ldr	r0, [pc, #16]	; (8000514 <MX_I2C1_Init+0x50>)
 8000502:	f003 f8a9 	bl	8003658 <HAL_I2C_Init>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800050c:	f001 fecc 	bl	80022a8 <Error_Handler>
  }

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000180 	.word	0x20000180
 8000518:	40005400 	.word	0x40005400
 800051c:	000186a0 	.word	0x000186a0

08000520 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4a15      	ldr	r2, [pc, #84]	; (8000590 <HAL_I2C_MspInit+0x70>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d123      	bne.n	8000588 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000540:	4b14      	ldr	r3, [pc, #80]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a13      	ldr	r2, [pc, #76]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000546:	f043 0308 	orr.w	r3, r3, #8
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b11      	ldr	r3, [pc, #68]	; (8000594 <HAL_I2C_MspInit+0x74>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0308 	and.w	r3, r3, #8
 8000554:	60fb      	str	r3, [r7, #12]
 8000556:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000558:	23c0      	movs	r3, #192	; 0xc0
 800055a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800055c:	2312      	movs	r3, #18
 800055e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000560:	2303      	movs	r3, #3
 8000562:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	4619      	mov	r1, r3
 800056a:	480b      	ldr	r0, [pc, #44]	; (8000598 <HAL_I2C_MspInit+0x78>)
 800056c:	f002 feea 	bl	8003344 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000572:	69db      	ldr	r3, [r3, #28]
 8000574:	4a07      	ldr	r2, [pc, #28]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000576:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800057a:	61d3      	str	r3, [r2, #28]
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_I2C_MspInit+0x74>)
 800057e:	69db      	ldr	r3, [r3, #28]
 8000580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000588:	bf00      	nop
 800058a:	3720      	adds	r7, #32
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40005400 	.word	0x40005400
 8000594:	40021000 	.word	0x40021000
 8000598:	40010c00 	.word	0x40010c00

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b598      	push	{r3, r4, r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f002 f93c 	bl	800281c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f982 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f7ff fefe 	bl	80003a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005ac:	f7ff ff8a 	bl	80004c4 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005b0:	f001 fe80 	bl	80022b4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005b4:	f002 f88e 	bl	80026d4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80005b8:	f7ff fe12 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80005bc:	f001 ffb0 	bl	8002520 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005c0:	f001 fffa 	bl	80025b8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80005c4:	2201      	movs	r2, #1
 80005c6:	49a3      	ldr	r1, [pc, #652]	; (8000854 <main+0x2b8>)
 80005c8:	48a3      	ldr	r0, [pc, #652]	; (8000858 <main+0x2bc>)
 80005ca:	f7ff fdbf 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80005ce:	4ba3      	ldr	r3, [pc, #652]	; (800085c <main+0x2c0>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 80005d4:	4aa2      	ldr	r2, [pc, #648]	; (8000860 <main+0x2c4>)
 80005d6:	f04f 0300 	mov.w	r3, #0
 80005da:	f04f 0400 	mov.w	r4, #0
 80005de:	e9c2 3400 	strd	r3, r4, [r2]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 80005e2:	48a0      	ldr	r0, [pc, #640]	; (8000864 <main+0x2c8>)
 80005e4:	f002 fa76 	bl	8002ad4 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 80005e8:	489e      	ldr	r0, [pc, #632]	; (8000864 <main+0x2c8>)
 80005ea:	f002 fb4d 	bl	8002c88 <HAL_ADC_GetValue>
 80005ee:	4603      	mov	r3, r0
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	4b9d      	ldr	r3, [pc, #628]	; (8000868 <main+0x2cc>)
 80005f4:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 80005f6:	4b9c      	ldr	r3, [pc, #624]	; (8000868 <main+0x2cc>)
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	4618      	mov	r0, r3
 80005fc:	f005 f97c 	bl	80058f8 <srand>
  HAL_ADC_Stop(&hadc1);
 8000600:	4898      	ldr	r0, [pc, #608]	; (8000864 <main+0x2c8>)
 8000602:	f002 fb15 	bl	8002c30 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000606:	2200      	movs	r2, #0
 8000608:	2101      	movs	r1, #1
 800060a:	4898      	ldr	r0, [pc, #608]	; (800086c <main+0x2d0>)
 800060c:	f003 f80b 	bl	8003626 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8000610:	2201      	movs	r2, #1
 8000612:	2102      	movs	r1, #2
 8000614:	4895      	ldr	r0, [pc, #596]	; (800086c <main+0x2d0>)
 8000616:	f003 f806 	bl	8003626 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000620:	4893      	ldr	r0, [pc, #588]	; (8000870 <main+0x2d4>)
 8000622:	f003 f800 	bl	8003626 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 8000626:	4893      	ldr	r0, [pc, #588]	; (8000874 <main+0x2d8>)
 8000628:	f004 f8d6 	bl	80047d8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 800062c:	4892      	ldr	r0, [pc, #584]	; (8000878 <main+0x2dc>)
 800062e:	f004 f8d3 	bl	80047d8 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8000632:	2201      	movs	r2, #1
 8000634:	4991      	ldr	r1, [pc, #580]	; (800087c <main+0x2e0>)
 8000636:	4892      	ldr	r0, [pc, #584]	; (8000880 <main+0x2e4>)
 8000638:	f004 fcb9 	bl	8004fae <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 800063c:	f7ff fe76 	bl	800032c <update_teclas>
//	  check_menu();

	  if (flag_tim3 != 0){
 8000640:	4b90      	ldr	r3, [pc, #576]	; (8000884 <main+0x2e8>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d033      	beq.n	80006b0 <main+0x114>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 8000648:	4b8f      	ldr	r3, [pc, #572]	; (8000888 <main+0x2ec>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d006      	beq.n	800065e <main+0xc2>
			  antiRebote--;
 8000650:	4b8d      	ldr	r3, [pc, #564]	; (8000888 <main+0x2ec>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	3b01      	subs	r3, #1
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b8b      	ldr	r3, [pc, #556]	; (8000888 <main+0x2ec>)
 800065a:	701a      	strb	r2, [r3, #0]
 800065c:	e004      	b.n	8000668 <main+0xcc>
		  }else{
			  lecturaTeclas();
 800065e:	f7ff fe39 	bl	80002d4 <lecturaTeclas>

			  antiRebote = 1;
 8000662:	4b89      	ldr	r3, [pc, #548]	; (8000888 <main+0x2ec>)
 8000664:	2201      	movs	r2, #1
 8000666:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 8000668:	4b88      	ldr	r3, [pc, #544]	; (800088c <main+0x2f0>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d00b      	beq.n	8000688 <main+0xec>

			  entradaJoystick = (char)rxChar;
 8000670:	4b82      	ldr	r3, [pc, #520]	; (800087c <main+0x2e0>)
 8000672:	781a      	ldrb	r2, [r3, #0]
 8000674:	4b86      	ldr	r3, [pc, #536]	; (8000890 <main+0x2f4>)
 8000676:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8000678:	2201      	movs	r2, #1
 800067a:	4980      	ldr	r1, [pc, #512]	; (800087c <main+0x2e0>)
 800067c:	4880      	ldr	r0, [pc, #512]	; (8000880 <main+0x2e4>)
 800067e:	f004 fc96 	bl	8004fae <HAL_UART_Receive_IT>
			  flag_uart = 0;
 8000682:	4b82      	ldr	r3, [pc, #520]	; (800088c <main+0x2f0>)
 8000684:	2200      	movs	r2, #0
 8000686:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  if (periodo_blockOut != 0){
 8000688:	4b82      	ldr	r3, [pc, #520]	; (8000894 <main+0x2f8>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d006      	beq.n	800069e <main+0x102>
			  periodo_blockOut--;
 8000690:	4b80      	ldr	r3, [pc, #512]	; (8000894 <main+0x2f8>)
 8000692:	881b      	ldrh	r3, [r3, #0]
 8000694:	3b01      	subs	r3, #1
 8000696:	b29a      	uxth	r2, r3
 8000698:	4b7e      	ldr	r3, [pc, #504]	; (8000894 <main+0x2f8>)
 800069a:	801a      	strh	r2, [r3, #0]
 800069c:	e005      	b.n	80006aa <main+0x10e>
		  }else{
			  periodo_blockOut = 0;
 800069e:	4b7d      	ldr	r3, [pc, #500]	; (8000894 <main+0x2f8>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	801a      	strh	r2, [r3, #0]
			  flag_timeoutCaer = 1;
 80006a4:	4b7c      	ldr	r3, [pc, #496]	; (8000898 <main+0x2fc>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	701a      	strb	r2, [r3, #0]
		  } //end if periodo_blockout

		  flag_tim3 = 0;
 80006aa:	4b76      	ldr	r3, [pc, #472]	; (8000884 <main+0x2e8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 80006b0:	4b6b      	ldr	r3, [pc, #428]	; (8000860 <main+0x2c4>)
 80006b2:	e9d3 1200 	ldrd	r1, r2, [r3]
 80006b6:	1c4b      	adds	r3, r1, #1
 80006b8:	f142 0400 	adc.w	r4, r2, #0
 80006bc:	4a68      	ldr	r2, [pc, #416]	; (8000860 <main+0x2c4>)
 80006be:	e9c2 3400 	strd	r3, r4, [r2]

	  if (getStatBoton(IN_UP) == FALL){ //UP
 80006c2:	2000      	movs	r0, #0
 80006c4:	f7ff fe4c 	bl	8000360 <getStatBoton>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b02      	cmp	r3, #2
 80006cc:	d138      	bne.n	8000740 <main+0x1a4>
		  clearCube();
 80006ce:	f001 fd99 	bl	8002204 <clearCube>
		  loading = 1;
 80006d2:	4b62      	ldr	r3, [pc, #392]	; (800085c <main+0x2c0>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 80006d8:	4b70      	ldr	r3, [pc, #448]	; (800089c <main+0x300>)
 80006da:	2200      	movs	r2, #0
 80006dc:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 80006de:	4b70      	ldr	r3, [pc, #448]	; (80008a0 <main+0x304>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	3301      	adds	r3, #1
 80006e4:	b2da      	uxtb	r2, r3
 80006e6:	4b6e      	ldr	r3, [pc, #440]	; (80008a0 <main+0x304>)
 80006e8:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 80006ea:	4b6d      	ldr	r3, [pc, #436]	; (80008a0 <main+0x304>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b09      	cmp	r3, #9
 80006f0:	d102      	bne.n	80006f8 <main+0x15c>
			  currentEffect = 0;
 80006f2:	4b6b      	ldr	r3, [pc, #428]	; (80008a0 <main+0x304>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 80006f8:	4b59      	ldr	r3, [pc, #356]	; (8000860 <main+0x2c4>)
 80006fa:	cb18      	ldmia	r3, {r3, r4}
 80006fc:	4618      	mov	r0, r3
 80006fe:	f005 f8fb 	bl	80058f8 <srand>
		  randomTimer = 0;
 8000702:	4a57      	ldr	r2, [pc, #348]	; (8000860 <main+0x2c4>)
 8000704:	f04f 0300 	mov.w	r3, #0
 8000708:	f04f 0400 	mov.w	r4, #0
 800070c:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 8000710:	2201      	movs	r2, #1
 8000712:	2101      	movs	r1, #1
 8000714:	4855      	ldr	r0, [pc, #340]	; (800086c <main+0x2d0>)
 8000716:	f002 ff86 	bl	8003626 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 800071a:	2200      	movs	r2, #0
 800071c:	2102      	movs	r1, #2
 800071e:	4853      	ldr	r0, [pc, #332]	; (800086c <main+0x2d0>)
 8000720:	f002 ff81 	bl	8003626 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8000724:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000728:	f002 f8da 	bl	80028e0 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 800072c:	2200      	movs	r2, #0
 800072e:	2101      	movs	r1, #1
 8000730:	484e      	ldr	r0, [pc, #312]	; (800086c <main+0x2d0>)
 8000732:	f002 ff78 	bl	8003626 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8000736:	2201      	movs	r2, #1
 8000738:	2102      	movs	r1, #2
 800073a:	484c      	ldr	r0, [pc, #304]	; (800086c <main+0x2d0>)
 800073c:	f002 ff73 	bl	8003626 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 8000740:	2001      	movs	r0, #1
 8000742:	f7ff fe0d 	bl	8000360 <getStatBoton>
 8000746:	4603      	mov	r3, r0
 8000748:	2b02      	cmp	r3, #2
 800074a:	d13f      	bne.n	80007cc <main+0x230>
		  clearCube();
 800074c:	f001 fd5a 	bl	8002204 <clearCube>
		  loading = 1;
 8000750:	4b42      	ldr	r3, [pc, #264]	; (800085c <main+0x2c0>)
 8000752:	2201      	movs	r2, #1
 8000754:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000756:	4b51      	ldr	r3, [pc, #324]	; (800089c <main+0x300>)
 8000758:	2200      	movs	r2, #0
 800075a:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 800075c:	4b50      	ldr	r3, [pc, #320]	; (80008a0 <main+0x304>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	3b01      	subs	r3, #1
 8000762:	b2da      	uxtb	r2, r3
 8000764:	4b4e      	ldr	r3, [pc, #312]	; (80008a0 <main+0x304>)
 8000766:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 8000768:	4b4d      	ldr	r3, [pc, #308]	; (80008a0 <main+0x304>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d006      	beq.n	800077e <main+0x1e2>
			  currentEffect--;
 8000770:	4b4b      	ldr	r3, [pc, #300]	; (80008a0 <main+0x304>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	3b01      	subs	r3, #1
 8000776:	b2da      	uxtb	r2, r3
 8000778:	4b49      	ldr	r3, [pc, #292]	; (80008a0 <main+0x304>)
 800077a:	701a      	strb	r2, [r3, #0]
 800077c:	e002      	b.n	8000784 <main+0x1e8>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 800077e:	4b48      	ldr	r3, [pc, #288]	; (80008a0 <main+0x304>)
 8000780:	2208      	movs	r2, #8
 8000782:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000784:	4b36      	ldr	r3, [pc, #216]	; (8000860 <main+0x2c4>)
 8000786:	cb18      	ldmia	r3, {r3, r4}
 8000788:	4618      	mov	r0, r3
 800078a:	f005 f8b5 	bl	80058f8 <srand>
		  randomTimer = 0;
 800078e:	4a34      	ldr	r2, [pc, #208]	; (8000860 <main+0x2c4>)
 8000790:	f04f 0300 	mov.w	r3, #0
 8000794:	f04f 0400 	mov.w	r4, #0
 8000798:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 800079c:	2201      	movs	r2, #1
 800079e:	2101      	movs	r1, #1
 80007a0:	4832      	ldr	r0, [pc, #200]	; (800086c <main+0x2d0>)
 80007a2:	f002 ff40 	bl	8003626 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 80007a6:	2200      	movs	r2, #0
 80007a8:	2102      	movs	r1, #2
 80007aa:	4830      	ldr	r0, [pc, #192]	; (800086c <main+0x2d0>)
 80007ac:	f002 ff3b 	bl	8003626 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80007b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007b4:	f002 f894 	bl	80028e0 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80007b8:	2200      	movs	r2, #0
 80007ba:	2101      	movs	r1, #1
 80007bc:	482b      	ldr	r0, [pc, #172]	; (800086c <main+0x2d0>)
 80007be:	f002 ff32 	bl	8003626 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80007c2:	2201      	movs	r2, #1
 80007c4:	2102      	movs	r1, #2
 80007c6:	4829      	ldr	r0, [pc, #164]	; (800086c <main+0x2d0>)
 80007c8:	f002 ff2d 	bl	8003626 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...


	  switch (currentEffect) {
 80007cc:	4b34      	ldr	r3, [pc, #208]	; (80008a0 <main+0x304>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b08      	cmp	r3, #8
 80007d2:	d832      	bhi.n	800083a <main+0x29e>
 80007d4:	a201      	add	r2, pc, #4	; (adr r2, 80007dc <main+0x240>)
 80007d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007da:	bf00      	nop
 80007dc:	08000801 	.word	0x08000801
 80007e0:	08000807 	.word	0x08000807
 80007e4:	0800080d 	.word	0x0800080d
 80007e8:	08000813 	.word	0x08000813
 80007ec:	08000819 	.word	0x08000819
 80007f0:	0800081f 	.word	0x0800081f
 80007f4:	08000825 	.word	0x08000825
 80007f8:	0800082b 	.word	0x0800082b
 80007fc:	08000835 	.word	0x08000835
		  case RAIN: rain(); break;
 8000800:	f000 f8ee 	bl	80009e0 <rain>
 8000804:	e01b      	b.n	800083e <main+0x2a2>
		  case PLANE_BOING: planeBoing(); break;
 8000806:	f000 f947 	bl	8000a98 <planeBoing>
 800080a:	e018      	b.n	800083e <main+0x2a2>
		  case SEND_VOXELS: sendVoxels(); break;
 800080c:	f000 fa08 	bl	8000c20 <sendVoxels>
 8000810:	e015      	b.n	800083e <main+0x2a2>
		  case WOOP_WOOP: woopWoop(); break;
 8000812:	f000 fae3 	bl	8000ddc <woopWoop>
 8000816:	e012      	b.n	800083e <main+0x2a2>
		  case CUBE_JUMP: cubeJump(); break;
 8000818:	f001 f860 	bl	80018dc <cubeJump>
 800081c:	e00f      	b.n	800083e <main+0x2a2>
		  case FIREWORKS: fireWork(); break;
 800081e:	f000 fc97 	bl	8001150 <fireWork>
 8000822:	e00c      	b.n	800083e <main+0x2a2>
		  case GLOW: glow(); break;
 8000824:	f000 fb3e 	bl	8000ea4 <glow>
 8000828:	e009      	b.n	800083e <main+0x2a2>
		  case TEXT: text("0123456789", 10); break;
 800082a:	210a      	movs	r1, #10
 800082c:	481d      	ldr	r0, [pc, #116]	; (80008a4 <main+0x308>)
 800082e:	f000 fc1b 	bl	8001068 <text>
 8000832:	e004      	b.n	800083e <main+0x2a2>
		  case LIT: lit(); break;
 8000834:	f001 f824 	bl	8001880 <lit>
 8000838:	e001      	b.n	800083e <main+0x2a2>
		  default: cubeJump();
 800083a:	f001 f84f 	bl	80018dc <cubeJump>
//	  drawCube(0, 0, 0, 8);
//	  fireWork();
//	  testBlockOut();
//	  runBlockOut();

	  if (flag_nextLevel != 0){
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <main+0x30c>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b00      	cmp	r3, #0
 8000844:	f43f aefa 	beq.w	800063c <main+0xa0>
		  renderCube();
 8000848:	f000 f88c 	bl	8000964 <renderCube>
		  flag_nextLevel = 0;
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <main+0x30c>)
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 8000852:	e6f3      	b.n	800063c <main+0xa0>
 8000854:	40010c00 	.word	0x40010c00
 8000858:	20000380 	.word	0x20000380
 800085c:	2000037d 	.word	0x2000037d
 8000860:	20000370 	.word	0x20000370
 8000864:	2000011c 	.word	0x2000011c
 8000868:	20000328 	.word	0x20000328
 800086c:	40010800 	.word	0x40010800
 8000870:	40011000 	.word	0x40011000
 8000874:	20000420 	.word	0x20000420
 8000878:	200003d8 	.word	0x200003d8
 800087c:	20000378 	.word	0x20000378
 8000880:	20000468 	.word	0x20000468
 8000884:	2000037c 	.word	0x2000037c
 8000888:	20000059 	.word	0x20000059
 800088c:	200000ef 	.word	0x200000ef
 8000890:	2000016d 	.word	0x2000016d
 8000894:	2000005a 	.word	0x2000005a
 8000898:	200000ec 	.word	0x200000ec
 800089c:	20000326 	.word	0x20000326
 80008a0:	20000058 	.word	0x20000058
 80008a4:	080059e4 	.word	0x080059e4
 80008a8:	200000ee 	.word	0x200000ee

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b094      	sub	sp, #80	; 0x50
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008b6:	2228      	movs	r2, #40	; 0x28
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f004 ffba 	bl	8005834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	609a      	str	r2, [r3, #8]
 80008da:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008dc:	2301      	movs	r3, #1
 80008de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ea:	2301      	movs	r3, #1
 80008ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ee:	2302      	movs	r3, #2
 80008f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008f8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000902:	4618      	mov	r0, r3
 8000904:	f002 ffe0 	bl	80038c8 <HAL_RCC_OscConfig>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800090e:	f001 fccb 	bl	80022a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000912:	230f      	movs	r3, #15
 8000914:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000916:	2302      	movs	r3, #2
 8000918:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800091e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000922:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	2102      	movs	r1, #2
 800092e:	4618      	mov	r0, r3
 8000930:	f003 fa4a 	bl	8003dc8 <HAL_RCC_ClockConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800093a:	f001 fcb5 	bl	80022a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800093e:	2302      	movs	r3, #2
 8000940:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000942:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000946:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	4618      	mov	r0, r3
 800094c:	f003 fbd8 	bl	8004100 <HAL_RCCEx_PeriphCLKConfig>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000956:	f001 fca7 	bl	80022a8 <Error_Handler>
  }
}
 800095a:	bf00      	nop
 800095c:	3750      	adds	r7, #80	; 0x50
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <renderCube+0x70>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	461a      	mov	r2, r3
 8000970:	2301      	movs	r3, #1
 8000972:	4093      	lsls	r3, r2
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <renderCube+0x74>)
 8000978:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 800097a:	2300      	movs	r3, #0
 800097c:	71fb      	strb	r3, [r7, #7]
 800097e:	e00f      	b.n	80009a0 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8000980:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <renderCube+0x70>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	4619      	mov	r1, r3
 8000986:	79fa      	ldrb	r2, [r7, #7]
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	3301      	adds	r3, #1
 800098c:	4813      	ldr	r0, [pc, #76]	; (80009dc <renderCube+0x78>)
 800098e:	00c9      	lsls	r1, r1, #3
 8000990:	4401      	add	r1, r0
 8000992:	440a      	add	r2, r1
 8000994:	7811      	ldrb	r1, [r2, #0]
 8000996:	4a10      	ldr	r2, [pc, #64]	; (80009d8 <renderCube+0x74>)
 8000998:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	3301      	adds	r3, #1
 800099e:	71fb      	strb	r3, [r7, #7]
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	2b07      	cmp	r3, #7
 80009a4:	d9ec      	bls.n	8000980 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 80009a6:	2109      	movs	r1, #9
 80009a8:	480b      	ldr	r0, [pc, #44]	; (80009d8 <renderCube+0x74>)
 80009aa:	f7ff fbf1 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 80009ae:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <renderCube+0x70>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	3301      	adds	r3, #1
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <renderCube+0x70>)
 80009b8:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <renderCube+0x70>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b08      	cmp	r3, #8
 80009c0:	d102      	bne.n	80009c8 <renderCube+0x64>
		cube_level = 0;
 80009c2:	4b04      	ldr	r3, [pc, #16]	; (80009d4 <renderCube+0x70>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80009c8:	bf00      	nop

} //end renderCube()
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	200000ed 	.word	0x200000ed
 80009d8:	200001d8 	.word	0x200001d8
 80009dc:	2000032c 	.word	0x2000032c

080009e0 <rain>:

void rain (void) {
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80009e6:	4b29      	ldr	r3, [pc, #164]	; (8000a8c <rain+0xac>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d004      	beq.n	80009f8 <rain+0x18>
    clearCube();
 80009ee:	f001 fc09 	bl	8002204 <clearCube>
    loading = 0;
 80009f2:	4b26      	ldr	r3, [pc, #152]	; (8000a8c <rain+0xac>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 80009f8:	4b25      	ldr	r3, [pc, #148]	; (8000a90 <rain+0xb0>)
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	3301      	adds	r3, #1
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <rain+0xb0>)
 8000a02:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 8000a04:	4b22      	ldr	r3, [pc, #136]	; (8000a90 <rain+0xb0>)
 8000a06:	881b      	ldrh	r3, [r3, #0]
 8000a08:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d939      	bls.n	8000a84 <rain+0xa4>
    timer = 0;
 8000a10:	4b1f      	ldr	r3, [pc, #124]	; (8000a90 <rain+0xb0>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 8000a16:	2005      	movs	r0, #5
 8000a18:	f001 f9dc 	bl	8001dd4 <shift>
    uint8_t numDrops = rand() % 5;
 8000a1c:	f004 ff90 	bl	8005940 <rand>
 8000a20:	4601      	mov	r1, r0
 8000a22:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <rain+0xb4>)
 8000a24:	fb83 2301 	smull	r2, r3, r3, r1
 8000a28:	105a      	asrs	r2, r3, #1
 8000a2a:	17cb      	asrs	r3, r1, #31
 8000a2c:	1ad2      	subs	r2, r2, r3
 8000a2e:	4613      	mov	r3, r2
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	4413      	add	r3, r2
 8000a34:	1aca      	subs	r2, r1, r3
 8000a36:	4613      	mov	r3, r2
 8000a38:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	71fb      	strb	r3, [r7, #7]
 8000a3e:	e01d      	b.n	8000a7c <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8000a40:	f004 ff7e 	bl	8005940 <rand>
 8000a44:	4603      	mov	r3, r0
 8000a46:	425a      	negs	r2, r3
 8000a48:	f003 0307 	and.w	r3, r3, #7
 8000a4c:	f002 0207 	and.w	r2, r2, #7
 8000a50:	bf58      	it	pl
 8000a52:	4253      	negpl	r3, r2
 8000a54:	b2dc      	uxtb	r4, r3
 8000a56:	f004 ff73 	bl	8005940 <rand>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	425a      	negs	r2, r3
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	f002 0207 	and.w	r2, r2, #7
 8000a66:	bf58      	it	pl
 8000a68:	4253      	negpl	r3, r2
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	2107      	movs	r1, #7
 8000a70:	4620      	mov	r0, r4
 8000a72:	f001 f8e7 	bl	8001c44 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	71fb      	strb	r3, [r7, #7]
 8000a7c:	79fa      	ldrb	r2, [r7, #7]
 8000a7e:	79bb      	ldrb	r3, [r7, #6]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d3dd      	bcc.n	8000a40 <rain+0x60>
    }
  }
} //end rain()
 8000a84:	bf00      	nop
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd90      	pop	{r4, r7, pc}
 8000a8c:	2000037d 	.word	0x2000037d
 8000a90:	20000326 	.word	0x20000326
 8000a94:	66666667 	.word	0x66666667

08000a98 <planeBoing>:

void planeBoing (void) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
  if (loading) {
 8000a9e:	4b5a      	ldr	r3, [pc, #360]	; (8000c08 <planeBoing+0x170>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d05a      	beq.n	8000b5c <planeBoing+0xc4>
    clearCube();
 8000aa6:	f001 fbad 	bl	8002204 <clearCube>
    uint8_t axis = rand() % 3;
 8000aaa:	f004 ff49 	bl	8005940 <rand>
 8000aae:	4601      	mov	r1, r0
 8000ab0:	4b56      	ldr	r3, [pc, #344]	; (8000c0c <planeBoing+0x174>)
 8000ab2:	fb83 3201 	smull	r3, r2, r3, r1
 8000ab6:	17cb      	asrs	r3, r1, #31
 8000ab8:	1ad2      	subs	r2, r2, r3
 8000aba:	4613      	mov	r3, r2
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	4413      	add	r3, r2
 8000ac0:	1aca      	subs	r2, r1, r3
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8000ac6:	f004 ff3b 	bl	8005940 <rand>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	bfb8      	it	lt
 8000ad4:	425b      	neglt	r3, r3
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	461a      	mov	r2, r3
 8000ada:	00d2      	lsls	r2, r2, #3
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	4b4b      	ldr	r3, [pc, #300]	; (8000c10 <planeBoing+0x178>)
 8000ae2:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8000ae4:	4b4a      	ldr	r3, [pc, #296]	; (8000c10 <planeBoing+0x178>)
 8000ae6:	781a      	ldrb	r2, [r3, #0]
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	4611      	mov	r1, r2
 8000aec:	4618      	mov	r0, r3
 8000aee:	f001 f935 	bl	8001d5c <setPlane>
    if (axis == XAXIS) {
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d10b      	bne.n	8000b10 <planeBoing+0x78>
      if (planePosition == 0) {
 8000af8:	4b45      	ldr	r3, [pc, #276]	; (8000c10 <planeBoing+0x178>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d103      	bne.n	8000b08 <planeBoing+0x70>
        planeDirection = POS_X;
 8000b00:	4b44      	ldr	r3, [pc, #272]	; (8000c14 <planeBoing+0x17c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
 8000b06:	e020      	b.n	8000b4a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8000b08:	4b42      	ldr	r3, [pc, #264]	; (8000c14 <planeBoing+0x17c>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
 8000b0e:	e01c      	b.n	8000b4a <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d10b      	bne.n	8000b2e <planeBoing+0x96>
      if (planePosition == 0) {
 8000b16:	4b3e      	ldr	r3, [pc, #248]	; (8000c10 <planeBoing+0x178>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d103      	bne.n	8000b26 <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000b1e:	4b3d      	ldr	r3, [pc, #244]	; (8000c14 <planeBoing+0x17c>)
 8000b20:	2204      	movs	r2, #4
 8000b22:	701a      	strb	r2, [r3, #0]
 8000b24:	e011      	b.n	8000b4a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000b26:	4b3b      	ldr	r3, [pc, #236]	; (8000c14 <planeBoing+0x17c>)
 8000b28:	2205      	movs	r2, #5
 8000b2a:	701a      	strb	r2, [r3, #0]
 8000b2c:	e00d      	b.n	8000b4a <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d10a      	bne.n	8000b4a <planeBoing+0xb2>
      if (planePosition == 0) {
 8000b34:	4b36      	ldr	r3, [pc, #216]	; (8000c10 <planeBoing+0x178>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d103      	bne.n	8000b44 <planeBoing+0xac>
        planeDirection = POS_Z;
 8000b3c:	4b35      	ldr	r3, [pc, #212]	; (8000c14 <planeBoing+0x17c>)
 8000b3e:	2202      	movs	r2, #2
 8000b40:	701a      	strb	r2, [r3, #0]
 8000b42:	e002      	b.n	8000b4a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000b44:	4b33      	ldr	r3, [pc, #204]	; (8000c14 <planeBoing+0x17c>)
 8000b46:	2203      	movs	r2, #3
 8000b48:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000b4a:	4b33      	ldr	r3, [pc, #204]	; (8000c18 <planeBoing+0x180>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000b50:	4b32      	ldr	r3, [pc, #200]	; (8000c1c <planeBoing+0x184>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000b56:	4b2c      	ldr	r3, [pc, #176]	; (8000c08 <planeBoing+0x170>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000b5c:	4b2e      	ldr	r3, [pc, #184]	; (8000c18 <planeBoing+0x180>)
 8000b5e:	881b      	ldrh	r3, [r3, #0]
 8000b60:	3301      	adds	r3, #1
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	4b2c      	ldr	r3, [pc, #176]	; (8000c18 <planeBoing+0x180>)
 8000b66:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000b68:	4b2b      	ldr	r3, [pc, #172]	; (8000c18 <planeBoing+0x180>)
 8000b6a:	881b      	ldrh	r3, [r3, #0]
 8000b6c:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d945      	bls.n	8000c00 <planeBoing+0x168>
    timer = 0;
 8000b74:	4b28      	ldr	r3, [pc, #160]	; (8000c18 <planeBoing+0x180>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000b7a:	4b26      	ldr	r3, [pc, #152]	; (8000c14 <planeBoing+0x17c>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f001 f928 	bl	8001dd4 <shift>
    if (planeDirection % 2 == 0) {
 8000b84:	4b23      	ldr	r3, [pc, #140]	; (8000c14 <planeBoing+0x17c>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d11b      	bne.n	8000bca <planeBoing+0x132>
      planePosition++;
 8000b92:	4b1f      	ldr	r3, [pc, #124]	; (8000c10 <planeBoing+0x178>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	; (8000c10 <planeBoing+0x178>)
 8000b9c:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000b9e:	4b1c      	ldr	r3, [pc, #112]	; (8000c10 <planeBoing+0x178>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b07      	cmp	r3, #7
 8000ba4:	d12c      	bne.n	8000c00 <planeBoing+0x168>
        if (looped != 0) {
 8000ba6:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <planeBoing+0x184>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <planeBoing+0x11e>
          loading = 1;
 8000bae:	4b16      	ldr	r3, [pc, #88]	; (8000c08 <planeBoing+0x170>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000bb4:	e024      	b.n	8000c00 <planeBoing+0x168>
          planeDirection++;
 8000bb6:	4b17      	ldr	r3, [pc, #92]	; (8000c14 <planeBoing+0x17c>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	4b15      	ldr	r3, [pc, #84]	; (8000c14 <planeBoing+0x17c>)
 8000bc0:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000bc2:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <planeBoing+0x184>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bc8:	e01a      	b.n	8000c00 <planeBoing+0x168>
      planePosition--;
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <planeBoing+0x178>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	3b01      	subs	r3, #1
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <planeBoing+0x178>)
 8000bd4:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <planeBoing+0x178>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d110      	bne.n	8000c00 <planeBoing+0x168>
        if (looped != 0) {
 8000bde:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <planeBoing+0x184>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d003      	beq.n	8000bee <planeBoing+0x156>
          loading = 1;
 8000be6:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <planeBoing+0x170>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bec:	e008      	b.n	8000c00 <planeBoing+0x168>
          planeDirection--;
 8000bee:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <planeBoing+0x17c>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	4b07      	ldr	r3, [pc, #28]	; (8000c14 <planeBoing+0x17c>)
 8000bf8:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000bfa:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <planeBoing+0x184>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	2000037d 	.word	0x2000037d
 8000c0c:	55555556 	.word	0x55555556
 8000c10:	200000f0 	.word	0x200000f0
 8000c14:	200000f1 	.word	0x200000f1
 8000c18:	20000326 	.word	0x20000326
 8000c1c:	200000f2 	.word	0x200000f2

08000c20 <sendVoxels>:

void sendVoxels() {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000c26:	4b66      	ldr	r3, [pc, #408]	; (8000dc0 <sendVoxels+0x1a0>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d028      	beq.n	8000c80 <sendVoxels+0x60>
    clearCube();
 8000c2e:	f001 fae9 	bl	8002204 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000c32:	2300      	movs	r3, #0
 8000c34:	71fb      	strb	r3, [r7, #7]
 8000c36:	e01d      	b.n	8000c74 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	71bb      	strb	r3, [r7, #6]
 8000c3c:	e014      	b.n	8000c68 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000c3e:	f004 fe7f 	bl	8005940 <rand>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	bfb8      	it	lt
 8000c4c:	425b      	neglt	r3, r3
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	461a      	mov	r2, r3
 8000c52:	00d2      	lsls	r2, r2, #3
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	b2d9      	uxtb	r1, r3
 8000c58:	79ba      	ldrb	r2, [r7, #6]
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 fff1 	bl	8001c44 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000c62:	79bb      	ldrb	r3, [r7, #6]
 8000c64:	3301      	adds	r3, #1
 8000c66:	71bb      	strb	r3, [r7, #6]
 8000c68:	79bb      	ldrb	r3, [r7, #6]
 8000c6a:	2b07      	cmp	r3, #7
 8000c6c:	d9e7      	bls.n	8000c3e <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	3301      	adds	r3, #1
 8000c72:	71fb      	strb	r3, [r7, #7]
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	2b07      	cmp	r3, #7
 8000c78:	d9de      	bls.n	8000c38 <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000c7a:	4b51      	ldr	r3, [pc, #324]	; (8000dc0 <sendVoxels+0x1a0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000c80:	4b50      	ldr	r3, [pc, #320]	; (8000dc4 <sendVoxels+0x1a4>)
 8000c82:	881b      	ldrh	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	4b4e      	ldr	r3, [pc, #312]	; (8000dc4 <sendVoxels+0x1a4>)
 8000c8a:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000c8c:	4b4d      	ldr	r3, [pc, #308]	; (8000dc4 <sendVoxels+0x1a4>)
 8000c8e:	881b      	ldrh	r3, [r3, #0]
 8000c90:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000c94:	4293      	cmp	r3, r2
 8000c96:	f240 808f 	bls.w	8000db8 <sendVoxels+0x198>
    timer = 0;
 8000c9a:	4b4a      	ldr	r3, [pc, #296]	; (8000dc4 <sendVoxels+0x1a4>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000ca0:	4b49      	ldr	r3, [pc, #292]	; (8000dc8 <sendVoxels+0x1a8>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d140      	bne.n	8000d2a <sendVoxels+0x10a>
      selX = rand() % 8;
 8000ca8:	f004 fe4a 	bl	8005940 <rand>
 8000cac:	4603      	mov	r3, r0
 8000cae:	425a      	negs	r2, r3
 8000cb0:	f003 0307 	and.w	r3, r3, #7
 8000cb4:	f002 0207 	and.w	r2, r2, #7
 8000cb8:	bf58      	it	pl
 8000cba:	4253      	negpl	r3, r2
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	4b43      	ldr	r3, [pc, #268]	; (8000dcc <sendVoxels+0x1ac>)
 8000cc0:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000cc2:	f004 fe3d 	bl	8005940 <rand>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	425a      	negs	r2, r3
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	f002 0207 	and.w	r2, r2, #7
 8000cd2:	bf58      	it	pl
 8000cd4:	4253      	negpl	r3, r2
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	4b3d      	ldr	r3, [pc, #244]	; (8000dd0 <sendVoxels+0x1b0>)
 8000cda:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000cdc:	4b3b      	ldr	r3, [pc, #236]	; (8000dcc <sendVoxels+0x1ac>)
 8000cde:	7818      	ldrb	r0, [r3, #0]
 8000ce0:	4b3b      	ldr	r3, [pc, #236]	; (8000dd0 <sendVoxels+0x1b0>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	f001 f80c 	bl	8001d04 <getVoxel>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d006      	beq.n	8000d00 <sendVoxels+0xe0>
        selY = 0;
 8000cf2:	4b38      	ldr	r3, [pc, #224]	; (8000dd4 <sendVoxels+0x1b4>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000cf8:	4b37      	ldr	r3, [pc, #220]	; (8000dd8 <sendVoxels+0x1b8>)
 8000cfa:	2204      	movs	r2, #4
 8000cfc:	701a      	strb	r2, [r3, #0]
 8000cfe:	e010      	b.n	8000d22 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000d00:	4b32      	ldr	r3, [pc, #200]	; (8000dcc <sendVoxels+0x1ac>)
 8000d02:	7818      	ldrb	r0, [r3, #0]
 8000d04:	4b32      	ldr	r3, [pc, #200]	; (8000dd0 <sendVoxels+0x1b0>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	2107      	movs	r1, #7
 8000d0c:	f000 fffa 	bl	8001d04 <getVoxel>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d005      	beq.n	8000d22 <sendVoxels+0x102>
        selY = 7;
 8000d16:	4b2f      	ldr	r3, [pc, #188]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d18:	2207      	movs	r2, #7
 8000d1a:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000d1c:	4b2e      	ldr	r3, [pc, #184]	; (8000dd8 <sendVoxels+0x1b8>)
 8000d1e:	2205      	movs	r2, #5
 8000d20:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000d22:	4b29      	ldr	r3, [pc, #164]	; (8000dc8 <sendVoxels+0x1a8>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000d28:	e046      	b.n	8000db8 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000d2a:	4b2b      	ldr	r3, [pc, #172]	; (8000dd8 <sendVoxels+0x1b8>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	d121      	bne.n	8000d76 <sendVoxels+0x156>
        selY++;
 8000d32:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	3301      	adds	r3, #1
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d3c:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d3e:	4b23      	ldr	r3, [pc, #140]	; (8000dcc <sendVoxels+0x1ac>)
 8000d40:	7818      	ldrb	r0, [r3, #0]
 8000d42:	4b24      	ldr	r3, [pc, #144]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d44:	7819      	ldrb	r1, [r3, #0]
 8000d46:	4b22      	ldr	r3, [pc, #136]	; (8000dd0 <sendVoxels+0x1b0>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	f000 ff7a 	bl	8001c44 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000d50:	4b1e      	ldr	r3, [pc, #120]	; (8000dcc <sendVoxels+0x1ac>)
 8000d52:	7818      	ldrb	r0, [r3, #0]
 8000d54:	4b1f      	ldr	r3, [pc, #124]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	3b01      	subs	r3, #1
 8000d5a:	b2d9      	uxtb	r1, r3
 8000d5c:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <sendVoxels+0x1b0>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	461a      	mov	r2, r3
 8000d62:	f000 ff9f 	bl	8001ca4 <clearVoxel>
        if (selY == 7) {
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b07      	cmp	r3, #7
 8000d6c:	d124      	bne.n	8000db8 <sendVoxels+0x198>
          sending = 0;
 8000d6e:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <sendVoxels+0x1a8>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d74:	e020      	b.n	8000db8 <sendVoxels+0x198>
        selY--;
 8000d76:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	3b01      	subs	r3, #1
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d80:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d82:	4b12      	ldr	r3, [pc, #72]	; (8000dcc <sendVoxels+0x1ac>)
 8000d84:	7818      	ldrb	r0, [r3, #0]
 8000d86:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d88:	7819      	ldrb	r1, [r3, #0]
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <sendVoxels+0x1b0>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	461a      	mov	r2, r3
 8000d90:	f000 ff58 	bl	8001c44 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000d94:	4b0d      	ldr	r3, [pc, #52]	; (8000dcc <sendVoxels+0x1ac>)
 8000d96:	7818      	ldrb	r0, [r3, #0]
 8000d98:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <sendVoxels+0x1b4>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	b2d9      	uxtb	r1, r3
 8000da0:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <sendVoxels+0x1b0>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	461a      	mov	r2, r3
 8000da6:	f000 ff7d 	bl	8001ca4 <clearVoxel>
        if (selY == 0) {
 8000daa:	4b0a      	ldr	r3, [pc, #40]	; (8000dd4 <sendVoxels+0x1b4>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d102      	bne.n	8000db8 <sendVoxels+0x198>
          sending = 0;
 8000db2:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <sendVoxels+0x1a8>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	2000037d 	.word	0x2000037d
 8000dc4:	20000326 	.word	0x20000326
 8000dc8:	200000f7 	.word	0x200000f7
 8000dcc:	200000f3 	.word	0x200000f3
 8000dd0:	200000f5 	.word	0x200000f5
 8000dd4:	200000f4 	.word	0x200000f4
 8000dd8:	200000f6 	.word	0x200000f6

08000ddc <woopWoop>:

void woopWoop() {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  if (loading) {
 8000de0:	4b2c      	ldr	r3, [pc, #176]	; (8000e94 <woopWoop+0xb8>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d00a      	beq.n	8000dfe <woopWoop+0x22>
    clearCube();
 8000de8:	f001 fa0c 	bl	8002204 <clearCube>
    cubeSize = 2;
 8000dec:	4b2a      	ldr	r3, [pc, #168]	; (8000e98 <woopWoop+0xbc>)
 8000dee:	2202      	movs	r2, #2
 8000df0:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000df2:	4b2a      	ldr	r3, [pc, #168]	; (8000e9c <woopWoop+0xc0>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000df8:	4b26      	ldr	r3, [pc, #152]	; (8000e94 <woopWoop+0xb8>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000dfe:	4b28      	ldr	r3, [pc, #160]	; (8000ea0 <woopWoop+0xc4>)
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	3301      	adds	r3, #1
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <woopWoop+0xc4>)
 8000e08:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000e0a:	4b25      	ldr	r3, [pc, #148]	; (8000ea0 <woopWoop+0xc4>)
 8000e0c:	881b      	ldrh	r3, [r3, #0]
 8000e0e:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d93c      	bls.n	8000e90 <woopWoop+0xb4>
    timer = 0;
 8000e16:	4b22      	ldr	r3, [pc, #136]	; (8000ea0 <woopWoop+0xc4>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000e1c:	4b1f      	ldr	r3, [pc, #124]	; (8000e9c <woopWoop+0xc0>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d00d      	beq.n	8000e40 <woopWoop+0x64>
      cubeSize += 2;
 8000e24:	4b1c      	ldr	r3, [pc, #112]	; (8000e98 <woopWoop+0xbc>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	3302      	adds	r3, #2
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b1a      	ldr	r3, [pc, #104]	; (8000e98 <woopWoop+0xbc>)
 8000e2e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000e30:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <woopWoop+0xbc>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b08      	cmp	r3, #8
 8000e36:	d110      	bne.n	8000e5a <woopWoop+0x7e>
        cubeExpanding = 0;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <woopWoop+0xc0>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	e00c      	b.n	8000e5a <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000e40:	4b15      	ldr	r3, [pc, #84]	; (8000e98 <woopWoop+0xbc>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	3b02      	subs	r3, #2
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <woopWoop+0xbc>)
 8000e4a:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <woopWoop+0xbc>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d102      	bne.n	8000e5a <woopWoop+0x7e>
        cubeExpanding = 1;
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <woopWoop+0xc0>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000e5a:	f001 f9d3 	bl	8002204 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <woopWoop+0xbc>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	f1c3 0304 	rsb	r3, r3, #4
 8000e6a:	b2d8      	uxtb	r0, r3
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <woopWoop+0xbc>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	085b      	lsrs	r3, r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	f1c3 0304 	rsb	r3, r3, #4
 8000e78:	b2d9      	uxtb	r1, r3
 8000e7a:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <woopWoop+0xbc>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	085b      	lsrs	r3, r3, #1
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	f1c3 0304 	rsb	r3, r3, #4
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	4b03      	ldr	r3, [pc, #12]	; (8000e98 <woopWoop+0xbc>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	f001 f8d0 	bl	8002030 <drawCube>
  }
} //end woopWoop()
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	2000037d 	.word	0x2000037d
 8000e98:	200000f8 	.word	0x200000f8
 8000e9c:	2000005c 	.word	0x2000005c
 8000ea0:	20000326 	.word	0x20000326

08000ea4 <glow>:

void glow() {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  if (loading) {
 8000ea8:	4b68      	ldr	r3, [pc, #416]	; (800104c <glow+0x1a8>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d00a      	beq.n	8000ec6 <glow+0x22>
    clearCube();
 8000eb0:	f001 f9a8 	bl	8002204 <clearCube>
    glowCount = 0;
 8000eb4:	4b66      	ldr	r3, [pc, #408]	; (8001050 <glow+0x1ac>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000eba:	4b66      	ldr	r3, [pc, #408]	; (8001054 <glow+0x1b0>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000ec0:	4b62      	ldr	r3, [pc, #392]	; (800104c <glow+0x1a8>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000ec6:	4b64      	ldr	r3, [pc, #400]	; (8001058 <glow+0x1b4>)
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	4b62      	ldr	r3, [pc, #392]	; (8001058 <glow+0x1b4>)
 8000ed0:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000ed2:	4b61      	ldr	r3, [pc, #388]	; (8001058 <glow+0x1b4>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000eda:	4293      	cmp	r3, r2
 8000edc:	f240 80b4 	bls.w	8001048 <glow+0x1a4>
    timer = 0;
 8000ee0:	4b5d      	ldr	r3, [pc, #372]	; (8001058 <glow+0x1b4>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000ee6:	4b5b      	ldr	r3, [pc, #364]	; (8001054 <glow+0x1b0>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d05c      	beq.n	8000fa8 <glow+0x104>
      if (glowCount < 448) {
 8000eee:	4b58      	ldr	r3, [pc, #352]	; (8001050 <glow+0x1ac>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000ef6:	d242      	bcs.n	8000f7e <glow+0xda>
        do {
        	selX = rand() % 8;
 8000ef8:	f004 fd22 	bl	8005940 <rand>
 8000efc:	4603      	mov	r3, r0
 8000efe:	425a      	negs	r2, r3
 8000f00:	f003 0307 	and.w	r3, r3, #7
 8000f04:	f002 0207 	and.w	r2, r2, #7
 8000f08:	bf58      	it	pl
 8000f0a:	4253      	negpl	r3, r2
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	4b53      	ldr	r3, [pc, #332]	; (800105c <glow+0x1b8>)
 8000f10:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000f12:	f004 fd15 	bl	8005940 <rand>
 8000f16:	4603      	mov	r3, r0
 8000f18:	425a      	negs	r2, r3
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	f002 0207 	and.w	r2, r2, #7
 8000f22:	bf58      	it	pl
 8000f24:	4253      	negpl	r3, r2
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	4b4d      	ldr	r3, [pc, #308]	; (8001060 <glow+0x1bc>)
 8000f2a:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000f2c:	f004 fd08 	bl	8005940 <rand>
 8000f30:	4603      	mov	r3, r0
 8000f32:	425a      	negs	r2, r3
 8000f34:	f003 0307 	and.w	r3, r3, #7
 8000f38:	f002 0207 	and.w	r2, r2, #7
 8000f3c:	bf58      	it	pl
 8000f3e:	4253      	negpl	r3, r2
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4b48      	ldr	r3, [pc, #288]	; (8001064 <glow+0x1c0>)
 8000f44:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000f46:	4b45      	ldr	r3, [pc, #276]	; (800105c <glow+0x1b8>)
 8000f48:	7818      	ldrb	r0, [r3, #0]
 8000f4a:	4b45      	ldr	r3, [pc, #276]	; (8001060 <glow+0x1bc>)
 8000f4c:	7819      	ldrb	r1, [r3, #0]
 8000f4e:	4b45      	ldr	r3, [pc, #276]	; (8001064 <glow+0x1c0>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	f000 fed6 	bl	8001d04 <getVoxel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1cc      	bne.n	8000ef8 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000f5e:	4b3f      	ldr	r3, [pc, #252]	; (800105c <glow+0x1b8>)
 8000f60:	7818      	ldrb	r0, [r3, #0]
 8000f62:	4b3f      	ldr	r3, [pc, #252]	; (8001060 <glow+0x1bc>)
 8000f64:	7819      	ldrb	r1, [r3, #0]
 8000f66:	4b3f      	ldr	r3, [pc, #252]	; (8001064 <glow+0x1c0>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	f000 fe6a 	bl	8001c44 <setVoxel>
        glowCount++;
 8000f70:	4b37      	ldr	r3, [pc, #220]	; (8001050 <glow+0x1ac>)
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	4b35      	ldr	r3, [pc, #212]	; (8001050 <glow+0x1ac>)
 8000f7a:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000f7c:	e064      	b.n	8001048 <glow+0x1a4>
      } else if (glowCount < 512) {
 8000f7e:	4b34      	ldr	r3, [pc, #208]	; (8001050 <glow+0x1ac>)
 8000f80:	881b      	ldrh	r3, [r3, #0]
 8000f82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f86:	d208      	bcs.n	8000f9a <glow+0xf6>
        lightCube();
 8000f88:	f001 f918 	bl	80021bc <lightCube>
        glowCount++;
 8000f8c:	4b30      	ldr	r3, [pc, #192]	; (8001050 <glow+0x1ac>)
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	3301      	adds	r3, #1
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	4b2e      	ldr	r3, [pc, #184]	; (8001050 <glow+0x1ac>)
 8000f96:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f98:	e056      	b.n	8001048 <glow+0x1a4>
        glowing = 0;
 8000f9a:	4b2e      	ldr	r3, [pc, #184]	; (8001054 <glow+0x1b0>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <glow+0x1ac>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000fa6:	e04f      	b.n	8001048 <glow+0x1a4>
      if (glowCount < 448) {
 8000fa8:	4b29      	ldr	r3, [pc, #164]	; (8001050 <glow+0x1ac>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000fb0:	d242      	bcs.n	8001038 <glow+0x194>
          selX = rand() % 8;
 8000fb2:	f004 fcc5 	bl	8005940 <rand>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	425a      	negs	r2, r3
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	f002 0207 	and.w	r2, r2, #7
 8000fc2:	bf58      	it	pl
 8000fc4:	4253      	negpl	r3, r2
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b24      	ldr	r3, [pc, #144]	; (800105c <glow+0x1b8>)
 8000fca:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000fcc:	f004 fcb8 	bl	8005940 <rand>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	425a      	negs	r2, r3
 8000fd4:	f003 0307 	and.w	r3, r3, #7
 8000fd8:	f002 0207 	and.w	r2, r2, #7
 8000fdc:	bf58      	it	pl
 8000fde:	4253      	negpl	r3, r2
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4b1f      	ldr	r3, [pc, #124]	; (8001060 <glow+0x1bc>)
 8000fe4:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000fe6:	f004 fcab 	bl	8005940 <rand>
 8000fea:	4603      	mov	r3, r0
 8000fec:	425a      	negs	r2, r3
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	f002 0207 	and.w	r2, r2, #7
 8000ff6:	bf58      	it	pl
 8000ff8:	4253      	negpl	r3, r2
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	4b19      	ldr	r3, [pc, #100]	; (8001064 <glow+0x1c0>)
 8000ffe:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <glow+0x1b8>)
 8001002:	7818      	ldrb	r0, [r3, #0]
 8001004:	4b16      	ldr	r3, [pc, #88]	; (8001060 <glow+0x1bc>)
 8001006:	7819      	ldrb	r1, [r3, #0]
 8001008:	4b16      	ldr	r3, [pc, #88]	; (8001064 <glow+0x1c0>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	f000 fe79 	bl	8001d04 <getVoxel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0cc      	beq.n	8000fb2 <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8001018:	4b10      	ldr	r3, [pc, #64]	; (800105c <glow+0x1b8>)
 800101a:	7818      	ldrb	r0, [r3, #0]
 800101c:	4b10      	ldr	r3, [pc, #64]	; (8001060 <glow+0x1bc>)
 800101e:	7819      	ldrb	r1, [r3, #0]
 8001020:	4b10      	ldr	r3, [pc, #64]	; (8001064 <glow+0x1c0>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	461a      	mov	r2, r3
 8001026:	f000 fe3d 	bl	8001ca4 <clearVoxel>
        glowCount++;
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <glow+0x1ac>)
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	3301      	adds	r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	4b07      	ldr	r3, [pc, #28]	; (8001050 <glow+0x1ac>)
 8001034:	801a      	strh	r2, [r3, #0]
} //end glow()
 8001036:	e007      	b.n	8001048 <glow+0x1a4>
        clearCube();
 8001038:	f001 f8e4 	bl	8002204 <clearCube>
        glowing = 1;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <glow+0x1b0>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8001042:	4b03      	ldr	r3, [pc, #12]	; (8001050 <glow+0x1ac>)
 8001044:	2200      	movs	r2, #0
 8001046:	801a      	strh	r2, [r3, #0]
} //end glow()
 8001048:	bf00      	nop
 800104a:	bd80      	pop	{r7, pc}
 800104c:	2000037d 	.word	0x2000037d
 8001050:	200000fa 	.word	0x200000fa
 8001054:	2000037b 	.word	0x2000037b
 8001058:	20000326 	.word	0x20000326
 800105c:	200000f3 	.word	0x200000f3
 8001060:	200000f4 	.word	0x200000f4
 8001064:	200000f5 	.word	0x200000f5

08001068 <text>:

void text(char string[], uint8_t len) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 8001074:	4b30      	ldr	r3, [pc, #192]	; (8001138 <text+0xd0>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d00a      	beq.n	8001092 <text+0x2a>
    clearCube();
 800107c:	f001 f8c2 	bl	8002204 <clearCube>
    charPosition = -1;
 8001080:	4b2e      	ldr	r3, [pc, #184]	; (800113c <text+0xd4>)
 8001082:	22ff      	movs	r2, #255	; 0xff
 8001084:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 8001086:	4b2e      	ldr	r3, [pc, #184]	; (8001140 <text+0xd8>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
    loading = 0;
 800108c:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <text+0xd0>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8001092:	4b2c      	ldr	r3, [pc, #176]	; (8001144 <text+0xdc>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	b29a      	uxth	r2, r3
 800109a:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <text+0xdc>)
 800109c:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 800109e:	4b29      	ldr	r3, [pc, #164]	; (8001144 <text+0xdc>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d941      	bls.n	800112e <text+0xc6>
    timer = 0;
 80010aa:	4b26      	ldr	r3, [pc, #152]	; (8001144 <text+0xdc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 fe8f 	bl	8001dd4 <shift>
    charPosition++;
 80010b6:	4b21      	ldr	r3, [pc, #132]	; (800113c <text+0xd4>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4b1f      	ldr	r3, [pc, #124]	; (800113c <text+0xd4>)
 80010c0:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 80010c2:	4b1e      	ldr	r3, [pc, #120]	; (800113c <text+0xd4>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b07      	cmp	r3, #7
 80010c8:	d112      	bne.n	80010f0 <text+0x88>
      charCounter++;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <text+0xd8>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	3301      	adds	r3, #1
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <text+0xd8>)
 80010d4:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <text+0xd8>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	78fb      	ldrb	r3, [r7, #3]
 80010de:	3b01      	subs	r3, #1
 80010e0:	429a      	cmp	r2, r3
 80010e2:	dd02      	ble.n	80010ea <text+0x82>
        charCounter = 0;
 80010e4:	4b16      	ldr	r3, [pc, #88]	; (8001140 <text+0xd8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 80010ea:	4b14      	ldr	r3, [pc, #80]	; (800113c <text+0xd4>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <text+0xd4>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d11a      	bne.n	800112e <text+0xc6>
      for (uint8_t i = 0; i < 8; i++) {
 80010f8:	2300      	movs	r3, #0
 80010fa:	73fb      	strb	r3, [r7, #15]
 80010fc:	e014      	b.n	8001128 <text+0xc0>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <text+0xd8>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	461a      	mov	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4413      	add	r3, r2
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800110e:	7bfa      	ldrb	r2, [r7, #15]
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	480d      	ldr	r0, [pc, #52]	; (8001148 <text+0xe0>)
 8001114:	00c9      	lsls	r1, r1, #3
 8001116:	4401      	add	r1, r0
 8001118:	440a      	add	r2, r1
 800111a:	7811      	ldrb	r1, [r2, #0]
 800111c:	4a0b      	ldr	r2, [pc, #44]	; (800114c <text+0xe4>)
 800111e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	3301      	adds	r3, #1
 8001126:	73fb      	strb	r3, [r7, #15]
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	2b07      	cmp	r3, #7
 800112c:	d9e7      	bls.n	80010fe <text+0x96>
      }
    }
  }
} //end text()
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	2000037d 	.word	0x2000037d
 800113c:	200000fd 	.word	0x200000fd
 8001140:	200000fc 	.word	0x200000fc
 8001144:	20000326 	.word	0x20000326
 8001148:	20000008 	.word	0x20000008
 800114c:	2000032c 	.word	0x2000032c

08001150 <fireWork>:

void fireWork (void){
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0

	if (loading != 0) {
 8001156:	4b80      	ldr	r3, [pc, #512]	; (8001358 <fireWork+0x208>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d004      	beq.n	8001168 <fireWork+0x18>
	    clearCube();
 800115e:	f001 f851 	bl	8002204 <clearCube>
	    loading = 0;
 8001162:	4b7d      	ldr	r3, [pc, #500]	; (8001358 <fireWork+0x208>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8001168:	4b7c      	ldr	r3, [pc, #496]	; (800135c <fireWork+0x20c>)
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	b29a      	uxth	r2, r3
 8001170:	4b7a      	ldr	r3, [pc, #488]	; (800135c <fireWork+0x20c>)
 8001172:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8001174:	4b79      	ldr	r3, [pc, #484]	; (800135c <fireWork+0x20c>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 800117c:	4293      	cmp	r3, r2
 800117e:	f240 836a 	bls.w	8001856 <fireWork+0x706>

		timer = 0;
 8001182:	4b76      	ldr	r3, [pc, #472]	; (800135c <fireWork+0x20c>)
 8001184:	2200      	movs	r2, #0
 8001186:	801a      	strh	r2, [r3, #0]
		clearCube();
 8001188:	f001 f83c 	bl	8002204 <clearCube>

		switch (statusFireWork){
 800118c:	4b74      	ldr	r3, [pc, #464]	; (8001360 <fireWork+0x210>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b03      	cmp	r3, #3
 8001192:	f200 8362 	bhi.w	800185a <fireWork+0x70a>
 8001196:	a201      	add	r2, pc, #4	; (adr r2, 800119c <fireWork+0x4c>)
 8001198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800119c:	080011ad 	.word	0x080011ad
 80011a0:	08001209 	.word	0x08001209
 80011a4:	08001347 	.word	0x08001347
 80011a8:	0800165d 	.word	0x0800165d
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 80011ac:	f004 fbc8 	bl	8005940 <rand>
 80011b0:	4603      	mov	r3, r0
 80011b2:	425a      	negs	r2, r3
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	f002 0203 	and.w	r2, r2, #3
 80011bc:	bf58      	it	pl
 80011be:	4253      	negpl	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	3302      	adds	r3, #2
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	4b67      	ldr	r3, [pc, #412]	; (8001364 <fireWork+0x214>)
 80011c8:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 80011ca:	f004 fbb9 	bl	8005940 <rand>
 80011ce:	4603      	mov	r3, r0
 80011d0:	425a      	negs	r2, r3
 80011d2:	f003 0303 	and.w	r3, r3, #3
 80011d6:	f002 0203 	and.w	r2, r2, #3
 80011da:	bf58      	it	pl
 80011dc:	4253      	negpl	r3, r2
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3302      	adds	r3, #2
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b60      	ldr	r3, [pc, #384]	; (8001368 <fireWork+0x218>)
 80011e6:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 80011e8:	4b60      	ldr	r3, [pc, #384]	; (800136c <fireWork+0x21c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 80011ee:	4b5d      	ldr	r3, [pc, #372]	; (8001364 <fireWork+0x214>)
 80011f0:	7818      	ldrb	r0, [r3, #0]
 80011f2:	4b5e      	ldr	r3, [pc, #376]	; (800136c <fireWork+0x21c>)
 80011f4:	7819      	ldrb	r1, [r3, #0]
 80011f6:	4b5c      	ldr	r3, [pc, #368]	; (8001368 <fireWork+0x218>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	461a      	mov	r2, r3
 80011fc:	f000 fd22 	bl	8001c44 <setVoxel>
				statusFireWork = RISING_ROCKET;
 8001200:	4b57      	ldr	r3, [pc, #348]	; (8001360 <fireWork+0x210>)
 8001202:	2201      	movs	r2, #1
 8001204:	701a      	strb	r2, [r3, #0]
			break;
 8001206:	e32d      	b.n	8001864 <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 8001208:	4b58      	ldr	r3, [pc, #352]	; (800136c <fireWork+0x21c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	3301      	adds	r3, #1
 800120e:	b2da      	uxtb	r2, r3
 8001210:	4b56      	ldr	r3, [pc, #344]	; (800136c <fireWork+0x21c>)
 8001212:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 8001214:	4b55      	ldr	r3, [pc, #340]	; (800136c <fireWork+0x21c>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b04      	cmp	r3, #4
 800121a:	f240 808a 	bls.w	8001332 <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 800121e:	4b50      	ldr	r3, [pc, #320]	; (8001360 <fireWork+0x210>)
 8001220:	2202      	movs	r2, #2
 8001222:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 8001224:	4b52      	ldr	r3, [pc, #328]	; (8001370 <fireWork+0x220>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 800122a:	4b52      	ldr	r3, [pc, #328]	; (8001374 <fireWork+0x224>)
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 8001230:	f004 fb86 	bl	8005940 <rand>
 8001234:	4601      	mov	r1, r0
 8001236:	4b50      	ldr	r3, [pc, #320]	; (8001378 <fireWork+0x228>)
 8001238:	fb83 2301 	smull	r2, r3, r3, r1
 800123c:	109a      	asrs	r2, r3, #2
 800123e:	17cb      	asrs	r3, r1, #31
 8001240:	1ad2      	subs	r2, r2, r3
 8001242:	4613      	mov	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	1aca      	subs	r2, r1, r3
 800124c:	b2d3      	uxtb	r3, r2
 800124e:	331e      	adds	r3, #30
 8001250:	b2da      	uxtb	r2, r3
 8001252:	4b4a      	ldr	r3, [pc, #296]	; (800137c <fireWork+0x22c>)
 8001254:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8001256:	2300      	movs	r3, #0
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	e065      	b.n	8001328 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 800125c:	4b41      	ldr	r3, [pc, #260]	; (8001364 <fireWork+0x214>)
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	b251      	sxtb	r1, r2
 8001264:	4a46      	ldr	r2, [pc, #280]	; (8001380 <fireWork+0x230>)
 8001266:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 800126a:	4b3f      	ldr	r3, [pc, #252]	; (8001368 <fireWork+0x218>)
 800126c:	781a      	ldrb	r2, [r3, #0]
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	b251      	sxtb	r1, r2
 8001272:	4a43      	ldr	r2, [pc, #268]	; (8001380 <fireWork+0x230>)
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	4413      	add	r3, r2
 8001278:	460a      	mov	r2, r1
 800127a:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 800127c:	4b3b      	ldr	r3, [pc, #236]	; (800136c <fireWork+0x21c>)
 800127e:	781a      	ldrb	r2, [r3, #0]
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	b251      	sxtb	r1, r2
 8001284:	4a3e      	ldr	r2, [pc, #248]	; (8001380 <fireWork+0x230>)
 8001286:	00db      	lsls	r3, r3, #3
 8001288:	4413      	add	r3, r2
 800128a:	460a      	mov	r2, r1
 800128c:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 800128e:	f004 fb57 	bl	8005940 <rand>
 8001292:	4601      	mov	r1, r0
 8001294:	4b38      	ldr	r3, [pc, #224]	; (8001378 <fireWork+0x228>)
 8001296:	fb83 2301 	smull	r2, r3, r3, r1
 800129a:	105a      	asrs	r2, r3, #1
 800129c:	17cb      	asrs	r3, r1, #31
 800129e:	1ad2      	subs	r2, r2, r3
 80012a0:	4613      	mov	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4413      	add	r3, r2
 80012a6:	1aca      	subs	r2, r1, r3
 80012a8:	b2d3      	uxtb	r3, r2
 80012aa:	3b02      	subs	r3, #2
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	b251      	sxtb	r1, r2
 80012b2:	4a33      	ldr	r2, [pc, #204]	; (8001380 <fireWork+0x230>)
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4413      	add	r3, r2
 80012b8:	460a      	mov	r2, r1
 80012ba:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 80012bc:	f004 fb40 	bl	8005940 <rand>
 80012c0:	4601      	mov	r1, r0
 80012c2:	4b2d      	ldr	r3, [pc, #180]	; (8001378 <fireWork+0x228>)
 80012c4:	fb83 2301 	smull	r2, r3, r3, r1
 80012c8:	105a      	asrs	r2, r3, #1
 80012ca:	17cb      	asrs	r3, r1, #31
 80012cc:	1ad2      	subs	r2, r2, r3
 80012ce:	4613      	mov	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4413      	add	r3, r2
 80012d4:	1aca      	subs	r2, r1, r3
 80012d6:	b2d3      	uxtb	r3, r2
 80012d8:	3b02      	subs	r3, #2
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	b251      	sxtb	r1, r2
 80012e0:	4a27      	ldr	r2, [pc, #156]	; (8001380 <fireWork+0x230>)
 80012e2:	00db      	lsls	r3, r3, #3
 80012e4:	4413      	add	r3, r2
 80012e6:	460a      	mov	r2, r1
 80012e8:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 80012ea:	f004 fb29 	bl	8005940 <rand>
 80012ee:	4601      	mov	r1, r0
 80012f0:	4b24      	ldr	r3, [pc, #144]	; (8001384 <fireWork+0x234>)
 80012f2:	fb83 3201 	smull	r3, r2, r3, r1
 80012f6:	17cb      	asrs	r3, r1, #31
 80012f8:	1ad2      	subs	r2, r2, r3
 80012fa:	4613      	mov	r3, r2
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	4413      	add	r3, r2
 8001300:	1aca      	subs	r2, r1, r3
 8001302:	b2d3      	uxtb	r3, r2
 8001304:	3b01      	subs	r3, #1
 8001306:	b2da      	uxtb	r2, r3
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	b251      	sxtb	r1, r2
 800130c:	4a1c      	ldr	r2, [pc, #112]	; (8001380 <fireWork+0x230>)
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4413      	add	r3, r2
 8001312:	460a      	mov	r2, r1
 8001314:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4a19      	ldr	r2, [pc, #100]	; (8001380 <fireWork+0x230>)
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	4413      	add	r3, r2
 800131e:	2200      	movs	r2, #0
 8001320:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	3301      	adds	r3, #1
 8001326:	71fb      	strb	r3, [r7, #7]
 8001328:	4b14      	ldr	r3, [pc, #80]	; (800137c <fireWork+0x22c>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	79fa      	ldrb	r2, [r7, #7]
 800132e:	429a      	cmp	r2, r3
 8001330:	d394      	bcc.n	800125c <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <fireWork+0x214>)
 8001334:	7818      	ldrb	r0, [r3, #0]
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <fireWork+0x21c>)
 8001338:	7819      	ldrb	r1, [r3, #0]
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <fireWork+0x218>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	f000 fc80 	bl	8001c44 <setVoxel>
			break;
 8001344:	e28e      	b.n	8001864 <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <fireWork+0x224>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	3301      	adds	r3, #1
 800134c:	b2da      	uxtb	r2, r3
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <fireWork+0x224>)
 8001350:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001352:	2300      	movs	r3, #0
 8001354:	71bb      	strb	r3, [r7, #6]
 8001356:	e172      	b.n	800163e <fireWork+0x4ee>
 8001358:	2000037d 	.word	0x2000037d
 800135c:	20000326 	.word	0x20000326
 8001360:	200000fe 	.word	0x200000fe
 8001364:	200000ff 	.word	0x200000ff
 8001368:	20000100 	.word	0x20000100
 800136c:	20000101 	.word	0x20000101
 8001370:	20000102 	.word	0x20000102
 8001374:	2000005d 	.word	0x2000005d
 8001378:	66666667 	.word	0x66666667
 800137c:	2000032a 	.word	0x2000032a
 8001380:	200001e4 	.word	0x200001e4
 8001384:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8001388:	79bb      	ldrb	r3, [r7, #6]
 800138a:	4aa2      	ldr	r2, [pc, #648]	; (8001614 <fireWork+0x4c4>)
 800138c:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001390:	b2da      	uxtb	r2, r3
 8001392:	79bb      	ldrb	r3, [r7, #6]
 8001394:	499f      	ldr	r1, [pc, #636]	; (8001614 <fireWork+0x4c4>)
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	440b      	add	r3, r1
 800139a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	4413      	add	r3, r2
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	b251      	sxtb	r1, r2
 80013a8:	4a9a      	ldr	r2, [pc, #616]	; (8001614 <fireWork+0x4c4>)
 80013aa:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	4a98      	ldr	r2, [pc, #608]	; (8001614 <fireWork+0x4c4>)
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	4413      	add	r3, r2
 80013b6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	79bb      	ldrb	r3, [r7, #6]
 80013be:	4995      	ldr	r1, [pc, #596]	; (8001614 <fireWork+0x4c4>)
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	440b      	add	r3, r1
 80013c4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	4413      	add	r3, r2
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	79bb      	ldrb	r3, [r7, #6]
 80013d0:	b251      	sxtb	r1, r2
 80013d2:	4a90      	ldr	r2, [pc, #576]	; (8001614 <fireWork+0x4c4>)
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	4413      	add	r3, r2
 80013d8:	460a      	mov	r2, r1
 80013da:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	4a8d      	ldr	r2, [pc, #564]	; (8001614 <fireWork+0x4c4>)
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	4413      	add	r3, r2
 80013e4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	79bb      	ldrb	r3, [r7, #6]
 80013ec:	4989      	ldr	r1, [pc, #548]	; (8001614 <fireWork+0x4c4>)
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	440b      	add	r3, r1
 80013f2:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	4413      	add	r3, r2
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	b251      	sxtb	r1, r2
 8001400:	4a84      	ldr	r2, [pc, #528]	; (8001614 <fireWork+0x4c4>)
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	4413      	add	r3, r2
 8001406:	460a      	mov	r2, r1
 8001408:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 800140a:	79bb      	ldrb	r3, [r7, #6]
 800140c:	4a81      	ldr	r2, [pc, #516]	; (8001614 <fireWork+0x4c4>)
 800140e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001412:	461a      	mov	r2, r3
 8001414:	4b80      	ldr	r3, [pc, #512]	; (8001618 <fireWork+0x4c8>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4619      	mov	r1, r3
 800141a:	4b80      	ldr	r3, [pc, #512]	; (800161c <fireWork+0x4cc>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	1acb      	subs	r3, r1, r3
 8001420:	429a      	cmp	r2, r3
 8001422:	da0a      	bge.n	800143a <fireWork+0x2ea>
 8001424:	4b7c      	ldr	r3, [pc, #496]	; (8001618 <fireWork+0x4c8>)
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	4b7c      	ldr	r3, [pc, #496]	; (800161c <fireWork+0x4cc>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	b2da      	uxtb	r2, r3
 8001430:	79bb      	ldrb	r3, [r7, #6]
 8001432:	b251      	sxtb	r1, r2
 8001434:	4a77      	ldr	r2, [pc, #476]	; (8001614 <fireWork+0x4c4>)
 8001436:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 800143a:	79bb      	ldrb	r3, [r7, #6]
 800143c:	4a75      	ldr	r2, [pc, #468]	; (8001614 <fireWork+0x4c4>)
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4413      	add	r3, r2
 8001442:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001446:	461a      	mov	r2, r3
 8001448:	4b75      	ldr	r3, [pc, #468]	; (8001620 <fireWork+0x4d0>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	4619      	mov	r1, r3
 800144e:	4b73      	ldr	r3, [pc, #460]	; (800161c <fireWork+0x4cc>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	1acb      	subs	r3, r1, r3
 8001454:	429a      	cmp	r2, r3
 8001456:	da0c      	bge.n	8001472 <fireWork+0x322>
 8001458:	4b71      	ldr	r3, [pc, #452]	; (8001620 <fireWork+0x4d0>)
 800145a:	781a      	ldrb	r2, [r3, #0]
 800145c:	4b6f      	ldr	r3, [pc, #444]	; (800161c <fireWork+0x4cc>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	b2da      	uxtb	r2, r3
 8001464:	79bb      	ldrb	r3, [r7, #6]
 8001466:	b251      	sxtb	r1, r2
 8001468:	4a6a      	ldr	r2, [pc, #424]	; (8001614 <fireWork+0x4c4>)
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	4413      	add	r3, r2
 800146e:	460a      	mov	r2, r1
 8001470:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 8001472:	79bb      	ldrb	r3, [r7, #6]
 8001474:	4a67      	ldr	r2, [pc, #412]	; (8001614 <fireWork+0x4c4>)
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	4413      	add	r3, r2
 800147a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800147e:	461a      	mov	r2, r3
 8001480:	4b68      	ldr	r3, [pc, #416]	; (8001624 <fireWork+0x4d4>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	4b65      	ldr	r3, [pc, #404]	; (800161c <fireWork+0x4cc>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	1acb      	subs	r3, r1, r3
 800148c:	429a      	cmp	r2, r3
 800148e:	da0c      	bge.n	80014aa <fireWork+0x35a>
 8001490:	4b64      	ldr	r3, [pc, #400]	; (8001624 <fireWork+0x4d4>)
 8001492:	781a      	ldrb	r2, [r3, #0]
 8001494:	4b61      	ldr	r3, [pc, #388]	; (800161c <fireWork+0x4cc>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	b2da      	uxtb	r2, r3
 800149c:	79bb      	ldrb	r3, [r7, #6]
 800149e:	b251      	sxtb	r1, r2
 80014a0:	4a5c      	ldr	r2, [pc, #368]	; (8001614 <fireWork+0x4c4>)
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	4413      	add	r3, r2
 80014a6:	460a      	mov	r2, r1
 80014a8:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 80014aa:	79bb      	ldrb	r3, [r7, #6]
 80014ac:	4a59      	ldr	r2, [pc, #356]	; (8001614 <fireWork+0x4c4>)
 80014ae:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80014b2:	461a      	mov	r2, r3
 80014b4:	4b58      	ldr	r3, [pc, #352]	; (8001618 <fireWork+0x4c8>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4619      	mov	r1, r3
 80014ba:	4b58      	ldr	r3, [pc, #352]	; (800161c <fireWork+0x4cc>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	440b      	add	r3, r1
 80014c0:	429a      	cmp	r2, r3
 80014c2:	dd0a      	ble.n	80014da <fireWork+0x38a>
 80014c4:	4b54      	ldr	r3, [pc, #336]	; (8001618 <fireWork+0x4c8>)
 80014c6:	781a      	ldrb	r2, [r3, #0]
 80014c8:	4b54      	ldr	r3, [pc, #336]	; (800161c <fireWork+0x4cc>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4413      	add	r3, r2
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	79bb      	ldrb	r3, [r7, #6]
 80014d2:	b251      	sxtb	r1, r2
 80014d4:	4a4f      	ldr	r2, [pc, #316]	; (8001614 <fireWork+0x4c4>)
 80014d6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80014da:	79bb      	ldrb	r3, [r7, #6]
 80014dc:	4a4d      	ldr	r2, [pc, #308]	; (8001614 <fireWork+0x4c4>)
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	4413      	add	r3, r2
 80014e2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014e6:	461a      	mov	r2, r3
 80014e8:	4b4d      	ldr	r3, [pc, #308]	; (8001620 <fireWork+0x4d0>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	4b4b      	ldr	r3, [pc, #300]	; (800161c <fireWork+0x4cc>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	440b      	add	r3, r1
 80014f4:	429a      	cmp	r2, r3
 80014f6:	dd0c      	ble.n	8001512 <fireWork+0x3c2>
 80014f8:	4b49      	ldr	r3, [pc, #292]	; (8001620 <fireWork+0x4d0>)
 80014fa:	781a      	ldrb	r2, [r3, #0]
 80014fc:	4b47      	ldr	r3, [pc, #284]	; (800161c <fireWork+0x4cc>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	4413      	add	r3, r2
 8001502:	b2da      	uxtb	r2, r3
 8001504:	79bb      	ldrb	r3, [r7, #6]
 8001506:	b251      	sxtb	r1, r2
 8001508:	4a42      	ldr	r2, [pc, #264]	; (8001614 <fireWork+0x4c4>)
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4413      	add	r3, r2
 800150e:	460a      	mov	r2, r1
 8001510:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 8001512:	79bb      	ldrb	r3, [r7, #6]
 8001514:	4a3f      	ldr	r2, [pc, #252]	; (8001614 <fireWork+0x4c4>)
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	4413      	add	r3, r2
 800151a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800151e:	461a      	mov	r2, r3
 8001520:	4b40      	ldr	r3, [pc, #256]	; (8001624 <fireWork+0x4d4>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	4619      	mov	r1, r3
 8001526:	4b3d      	ldr	r3, [pc, #244]	; (800161c <fireWork+0x4cc>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	440b      	add	r3, r1
 800152c:	429a      	cmp	r2, r3
 800152e:	dd0c      	ble.n	800154a <fireWork+0x3fa>
 8001530:	4b3c      	ldr	r3, [pc, #240]	; (8001624 <fireWork+0x4d4>)
 8001532:	781a      	ldrb	r2, [r3, #0]
 8001534:	4b39      	ldr	r3, [pc, #228]	; (800161c <fireWork+0x4cc>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4413      	add	r3, r2
 800153a:	b2da      	uxtb	r2, r3
 800153c:	79bb      	ldrb	r3, [r7, #6]
 800153e:	b251      	sxtb	r1, r2
 8001540:	4a34      	ldr	r2, [pc, #208]	; (8001614 <fireWork+0x4c4>)
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	4413      	add	r3, r2
 8001546:	460a      	mov	r2, r1
 8001548:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 800154a:	f004 f9f9 	bl	8005940 <rand>
 800154e:	4601      	mov	r1, r0
 8001550:	4b35      	ldr	r3, [pc, #212]	; (8001628 <fireWork+0x4d8>)
 8001552:	fb83 2301 	smull	r2, r3, r3, r1
 8001556:	105a      	asrs	r2, r3, #1
 8001558:	17cb      	asrs	r3, r1, #31
 800155a:	1ad2      	subs	r2, r2, r3
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	1aca      	subs	r2, r1, r3
 8001564:	b2d3      	uxtb	r3, r2
 8001566:	3b02      	subs	r3, #2
 8001568:	b2da      	uxtb	r2, r3
 800156a:	79bb      	ldrb	r3, [r7, #6]
 800156c:	b251      	sxtb	r1, r2
 800156e:	4a29      	ldr	r2, [pc, #164]	; (8001614 <fireWork+0x4c4>)
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	4413      	add	r3, r2
 8001574:	460a      	mov	r2, r1
 8001576:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8001578:	f004 f9e2 	bl	8005940 <rand>
 800157c:	4601      	mov	r1, r0
 800157e:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <fireWork+0x4d8>)
 8001580:	fb83 2301 	smull	r2, r3, r3, r1
 8001584:	105a      	asrs	r2, r3, #1
 8001586:	17cb      	asrs	r3, r1, #31
 8001588:	1ad2      	subs	r2, r2, r3
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	1aca      	subs	r2, r1, r3
 8001592:	b2d3      	uxtb	r3, r2
 8001594:	3b02      	subs	r3, #2
 8001596:	b2da      	uxtb	r2, r3
 8001598:	79bb      	ldrb	r3, [r7, #6]
 800159a:	b251      	sxtb	r1, r2
 800159c:	4a1d      	ldr	r2, [pc, #116]	; (8001614 <fireWork+0x4c4>)
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	4413      	add	r3, r2
 80015a2:	460a      	mov	r2, r1
 80015a4:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 80015a6:	f004 f9cb 	bl	8005940 <rand>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	bfb8      	it	lt
 80015b4:	425b      	neglt	r3, r3
 80015b6:	461a      	mov	r2, r3
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	b251      	sxtb	r1, r2
 80015bc:	4a15      	ldr	r2, [pc, #84]	; (8001614 <fireWork+0x4c4>)
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	4413      	add	r3, r2
 80015c2:	460a      	mov	r2, r1
 80015c4:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 80015c6:	79bb      	ldrb	r3, [r7, #6]
 80015c8:	4a12      	ldr	r2, [pc, #72]	; (8001614 <fireWork+0x4c4>)
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	4413      	add	r3, r2
 80015ce:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	db2a      	blt.n	800162c <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 80015d6:	79bb      	ldrb	r3, [r7, #6]
 80015d8:	4a0e      	ldr	r2, [pc, #56]	; (8001614 <fireWork+0x4c4>)
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	4413      	add	r3, r2
 80015de:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015e2:	2b07      	cmp	r3, #7
 80015e4:	dc28      	bgt.n	8001638 <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80015e6:	79bb      	ldrb	r3, [r7, #6]
 80015e8:	4a0a      	ldr	r2, [pc, #40]	; (8001614 <fireWork+0x4c4>)
 80015ea:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80015ee:	b2d8      	uxtb	r0, r3
 80015f0:	79bb      	ldrb	r3, [r7, #6]
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <fireWork+0x4c4>)
 80015f4:	00db      	lsls	r3, r3, #3
 80015f6:	4413      	add	r3, r2
 80015f8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015fc:	b2d9      	uxtb	r1, r3
 80015fe:	79bb      	ldrb	r3, [r7, #6]
 8001600:	4a04      	ldr	r2, [pc, #16]	; (8001614 <fireWork+0x4c4>)
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	4413      	add	r3, r2
 8001606:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	461a      	mov	r2, r3
 800160e:	f000 fb19 	bl	8001c44 <setVoxel>
 8001612:	e011      	b.n	8001638 <fireWork+0x4e8>
 8001614:	200001e4 	.word	0x200001e4
 8001618:	200000ff 	.word	0x200000ff
 800161c:	2000005d 	.word	0x2000005d
 8001620:	20000100 	.word	0x20000100
 8001624:	20000101 	.word	0x20000101
 8001628:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 800162c:	4b8f      	ldr	r3, [pc, #572]	; (800186c <fireWork+0x71c>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	b2da      	uxtb	r2, r3
 8001634:	4b8d      	ldr	r3, [pc, #564]	; (800186c <fireWork+0x71c>)
 8001636:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001638:	79bb      	ldrb	r3, [r7, #6]
 800163a:	3301      	adds	r3, #1
 800163c:	71bb      	strb	r3, [r7, #6]
 800163e:	4b8c      	ldr	r3, [pc, #560]	; (8001870 <fireWork+0x720>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	79ba      	ldrb	r2, [r7, #6]
 8001644:	429a      	cmp	r2, r3
 8001646:	f4ff ae9f 	bcc.w	8001388 <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 800164a:	4b8a      	ldr	r3, [pc, #552]	; (8001874 <fireWork+0x724>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b03      	cmp	r3, #3
 8001650:	f040 8105 	bne.w	800185e <fireWork+0x70e>
					statusFireWork = FALLING;
 8001654:	4b88      	ldr	r3, [pc, #544]	; (8001878 <fireWork+0x728>)
 8001656:	2203      	movs	r2, #3
 8001658:	701a      	strb	r2, [r3, #0]
				}

			break;
 800165a:	e100      	b.n	800185e <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 800165c:	2300      	movs	r3, #0
 800165e:	717b      	strb	r3, [r7, #5]
 8001660:	e0e9      	b.n	8001836 <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 8001662:	797b      	ldrb	r3, [r7, #5]
 8001664:	4a85      	ldr	r2, [pc, #532]	; (800187c <fireWork+0x72c>)
 8001666:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800166a:	b2da      	uxtb	r2, r3
 800166c:	797b      	ldrb	r3, [r7, #5]
 800166e:	4983      	ldr	r1, [pc, #524]	; (800187c <fireWork+0x72c>)
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	440b      	add	r3, r1
 8001674:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001678:	b2db      	uxtb	r3, r3
 800167a:	4413      	add	r3, r2
 800167c:	b2da      	uxtb	r2, r3
 800167e:	797b      	ldrb	r3, [r7, #5]
 8001680:	b251      	sxtb	r1, r2
 8001682:	4a7e      	ldr	r2, [pc, #504]	; (800187c <fireWork+0x72c>)
 8001684:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8001688:	797b      	ldrb	r3, [r7, #5]
 800168a:	4a7c      	ldr	r2, [pc, #496]	; (800187c <fireWork+0x72c>)
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	4413      	add	r3, r2
 8001690:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	797b      	ldrb	r3, [r7, #5]
 8001698:	4978      	ldr	r1, [pc, #480]	; (800187c <fireWork+0x72c>)
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	440b      	add	r3, r1
 800169e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	4413      	add	r3, r2
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	797b      	ldrb	r3, [r7, #5]
 80016aa:	b251      	sxtb	r1, r2
 80016ac:	4a73      	ldr	r2, [pc, #460]	; (800187c <fireWork+0x72c>)
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4413      	add	r3, r2
 80016b2:	460a      	mov	r2, r1
 80016b4:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80016b6:	797b      	ldrb	r3, [r7, #5]
 80016b8:	4a70      	ldr	r2, [pc, #448]	; (800187c <fireWork+0x72c>)
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	4413      	add	r3, r2
 80016be:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	797b      	ldrb	r3, [r7, #5]
 80016c6:	496d      	ldr	r1, [pc, #436]	; (800187c <fireWork+0x72c>)
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	440b      	add	r3, r1
 80016cc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	4413      	add	r3, r2
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	797b      	ldrb	r3, [r7, #5]
 80016d8:	b251      	sxtb	r1, r2
 80016da:	4a68      	ldr	r2, [pc, #416]	; (800187c <fireWork+0x72c>)
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	4413      	add	r3, r2
 80016e0:	460a      	mov	r2, r1
 80016e2:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 80016e4:	797b      	ldrb	r3, [r7, #5]
 80016e6:	4a65      	ldr	r2, [pc, #404]	; (800187c <fireWork+0x72c>)
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	4413      	add	r3, r2
 80016ec:	2200      	movs	r2, #0
 80016ee:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 80016f0:	797b      	ldrb	r3, [r7, #5]
 80016f2:	4a62      	ldr	r2, [pc, #392]	; (800187c <fireWork+0x72c>)
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	4413      	add	r3, r2
 80016f8:	2200      	movs	r2, #0
 80016fa:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 80016fc:	797b      	ldrb	r3, [r7, #5]
 80016fe:	4a5f      	ldr	r2, [pc, #380]	; (800187c <fireWork+0x72c>)
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4413      	add	r3, r2
 8001704:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001708:	2b00      	cmp	r3, #0
 800170a:	db0e      	blt.n	800172a <fireWork+0x5da>
 800170c:	797a      	ldrb	r2, [r7, #5]
 800170e:	495b      	ldr	r1, [pc, #364]	; (800187c <fireWork+0x72c>)
 8001710:	00d3      	lsls	r3, r2, #3
 8001712:	440b      	add	r3, r1
 8001714:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	3b01      	subs	r3, #1
 800171c:	b2db      	uxtb	r3, r3
 800171e:	b258      	sxtb	r0, r3
 8001720:	4956      	ldr	r1, [pc, #344]	; (800187c <fireWork+0x72c>)
 8001722:	00d3      	lsls	r3, r2, #3
 8001724:	440b      	add	r3, r1
 8001726:	4602      	mov	r2, r0
 8001728:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 800172a:	797b      	ldrb	r3, [r7, #5]
 800172c:	4a53      	ldr	r2, [pc, #332]	; (800187c <fireWork+0x72c>)
 800172e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001732:	2b00      	cmp	r3, #0
 8001734:	da04      	bge.n	8001740 <fireWork+0x5f0>
 8001736:	797b      	ldrb	r3, [r7, #5]
 8001738:	4a50      	ldr	r2, [pc, #320]	; (800187c <fireWork+0x72c>)
 800173a:	2100      	movs	r1, #0
 800173c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 8001740:	797b      	ldrb	r3, [r7, #5]
 8001742:	4a4e      	ldr	r2, [pc, #312]	; (800187c <fireWork+0x72c>)
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	4413      	add	r3, r2
 8001748:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800174c:	2b00      	cmp	r3, #0
 800174e:	da05      	bge.n	800175c <fireWork+0x60c>
 8001750:	797b      	ldrb	r3, [r7, #5]
 8001752:	4a4a      	ldr	r2, [pc, #296]	; (800187c <fireWork+0x72c>)
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	4413      	add	r3, r2
 8001758:	2200      	movs	r2, #0
 800175a:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 800175c:	797b      	ldrb	r3, [r7, #5]
 800175e:	4a47      	ldr	r2, [pc, #284]	; (800187c <fireWork+0x72c>)
 8001760:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001764:	2b07      	cmp	r3, #7
 8001766:	dd04      	ble.n	8001772 <fireWork+0x622>
 8001768:	797b      	ldrb	r3, [r7, #5]
 800176a:	4a44      	ldr	r2, [pc, #272]	; (800187c <fireWork+0x72c>)
 800176c:	2107      	movs	r1, #7
 800176e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 8001772:	797b      	ldrb	r3, [r7, #5]
 8001774:	4a41      	ldr	r2, [pc, #260]	; (800187c <fireWork+0x72c>)
 8001776:	00db      	lsls	r3, r3, #3
 8001778:	4413      	add	r3, r2
 800177a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800177e:	2b07      	cmp	r3, #7
 8001780:	dd05      	ble.n	800178e <fireWork+0x63e>
 8001782:	797b      	ldrb	r3, [r7, #5]
 8001784:	4a3d      	ldr	r2, [pc, #244]	; (800187c <fireWork+0x72c>)
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	4413      	add	r3, r2
 800178a:	2207      	movs	r2, #7
 800178c:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	4a3a      	ldr	r2, [pc, #232]	; (800187c <fireWork+0x72c>)
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	4413      	add	r3, r2
 8001796:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800179a:	2b00      	cmp	r3, #0
 800179c:	db1e      	blt.n	80017dc <fireWork+0x68c>
						if(particle[i].partZ < 8)
 800179e:	797b      	ldrb	r3, [r7, #5]
 80017a0:	4a36      	ldr	r2, [pc, #216]	; (800187c <fireWork+0x72c>)
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	4413      	add	r3, r2
 80017a6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017aa:	2b07      	cmp	r3, #7
 80017ac:	dc40      	bgt.n	8001830 <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80017ae:	797b      	ldrb	r3, [r7, #5]
 80017b0:	4a32      	ldr	r2, [pc, #200]	; (800187c <fireWork+0x72c>)
 80017b2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80017b6:	b2d8      	uxtb	r0, r3
 80017b8:	797b      	ldrb	r3, [r7, #5]
 80017ba:	4a30      	ldr	r2, [pc, #192]	; (800187c <fireWork+0x72c>)
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	4413      	add	r3, r2
 80017c0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017c4:	b2d9      	uxtb	r1, r3
 80017c6:	797b      	ldrb	r3, [r7, #5]
 80017c8:	4a2c      	ldr	r2, [pc, #176]	; (800187c <fireWork+0x72c>)
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	4413      	add	r3, r2
 80017ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	461a      	mov	r2, r3
 80017d6:	f000 fa35 	bl	8001c44 <setVoxel>
 80017da:	e029      	b.n	8001830 <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 80017dc:	797b      	ldrb	r3, [r7, #5]
 80017de:	4a27      	ldr	r2, [pc, #156]	; (800187c <fireWork+0x72c>)
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	4413      	add	r3, r2
 80017e4:	79db      	ldrb	r3, [r3, #7]
 80017e6:	2b05      	cmp	r3, #5
 80017e8:	d81c      	bhi.n	8001824 <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 80017ea:	797b      	ldrb	r3, [r7, #5]
 80017ec:	4a23      	ldr	r2, [pc, #140]	; (800187c <fireWork+0x72c>)
 80017ee:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80017f2:	b2d8      	uxtb	r0, r3
 80017f4:	797b      	ldrb	r3, [r7, #5]
 80017f6:	4a21      	ldr	r2, [pc, #132]	; (800187c <fireWork+0x72c>)
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	4413      	add	r3, r2
 80017fc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	461a      	mov	r2, r3
 8001804:	2100      	movs	r1, #0
 8001806:	f000 fa1d 	bl	8001c44 <setVoxel>
							particle[i].resting++;
 800180a:	797a      	ldrb	r2, [r7, #5]
 800180c:	491b      	ldr	r1, [pc, #108]	; (800187c <fireWork+0x72c>)
 800180e:	00d3      	lsls	r3, r2, #3
 8001810:	440b      	add	r3, r1
 8001812:	79db      	ldrb	r3, [r3, #7]
 8001814:	3301      	adds	r3, #1
 8001816:	b2d8      	uxtb	r0, r3
 8001818:	4918      	ldr	r1, [pc, #96]	; (800187c <fireWork+0x72c>)
 800181a:	00d3      	lsls	r3, r2, #3
 800181c:	440b      	add	r3, r1
 800181e:	4602      	mov	r2, r0
 8001820:	71da      	strb	r2, [r3, #7]
 8001822:	e005      	b.n	8001830 <fireWork+0x6e0>
						}else{
							deadParticles++;
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <fireWork+0x71c>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	3301      	adds	r3, #1
 800182a:	b2da      	uxtb	r2, r3
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <fireWork+0x71c>)
 800182e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001830:	797b      	ldrb	r3, [r7, #5]
 8001832:	3301      	adds	r3, #1
 8001834:	717b      	strb	r3, [r7, #5]
 8001836:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <fireWork+0x720>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	797a      	ldrb	r2, [r7, #5]
 800183c:	429a      	cmp	r2, r3
 800183e:	f4ff af10 	bcc.w	8001662 <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 8001842:	4b0a      	ldr	r3, [pc, #40]	; (800186c <fireWork+0x71c>)
 8001844:	781a      	ldrb	r2, [r3, #0]
 8001846:	4b0a      	ldr	r3, [pc, #40]	; (8001870 <fireWork+0x720>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	429a      	cmp	r2, r3
 800184c:	d309      	bcc.n	8001862 <fireWork+0x712>
					statusFireWork = NEW_FW;
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <fireWork+0x728>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
			break;
 8001854:	e005      	b.n	8001862 <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 8001856:	bf00      	nop
 8001858:	e004      	b.n	8001864 <fireWork+0x714>
			break;
 800185a:	bf00      	nop
 800185c:	e002      	b.n	8001864 <fireWork+0x714>
			break;
 800185e:	bf00      	nop
 8001860:	e000      	b.n	8001864 <fireWork+0x714>
			break;
 8001862:	bf00      	nop
} //end fireWork ()
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000102 	.word	0x20000102
 8001870:	2000032a 	.word	0x2000032a
 8001874:	2000005d 	.word	0x2000005d
 8001878:	200000fe 	.word	0x200000fe
 800187c:	200001e4 	.word	0x200001e4

08001880 <lit>:

void lit() {
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
  if (loading) {
 8001886:	4b13      	ldr	r3, [pc, #76]	; (80018d4 <lit+0x54>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d01e      	beq.n	80018cc <lit+0x4c>
    clearCube();
 800188e:	f000 fcb9 	bl	8002204 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8001892:	2300      	movs	r3, #0
 8001894:	71fb      	strb	r3, [r7, #7]
 8001896:	e013      	b.n	80018c0 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8001898:	2300      	movs	r3, #0
 800189a:	71bb      	strb	r3, [r7, #6]
 800189c:	e00a      	b.n	80018b4 <lit+0x34>
        cube[i][j] = 0xFF;
 800189e:	79fa      	ldrb	r2, [r7, #7]
 80018a0:	79bb      	ldrb	r3, [r7, #6]
 80018a2:	490d      	ldr	r1, [pc, #52]	; (80018d8 <lit+0x58>)
 80018a4:	00d2      	lsls	r2, r2, #3
 80018a6:	440a      	add	r2, r1
 80018a8:	4413      	add	r3, r2
 80018aa:	22ff      	movs	r2, #255	; 0xff
 80018ac:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 80018ae:	79bb      	ldrb	r3, [r7, #6]
 80018b0:	3301      	adds	r3, #1
 80018b2:	71bb      	strb	r3, [r7, #6]
 80018b4:	79bb      	ldrb	r3, [r7, #6]
 80018b6:	2b07      	cmp	r3, #7
 80018b8:	d9f1      	bls.n	800189e <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	3301      	adds	r3, #1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	2b07      	cmp	r3, #7
 80018c4:	d9e8      	bls.n	8001898 <lit+0x18>
      }
    }
    loading = 0;
 80018c6:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <lit+0x54>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	2000037d 	.word	0x2000037d
 80018d8:	2000032c 	.word	0x2000032c

080018dc <cubeJump>:

void cubeJump() {
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  if (loading) {
 80018e0:	4b94      	ldr	r3, [pc, #592]	; (8001b34 <cubeJump+0x258>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d037      	beq.n	8001958 <cubeJump+0x7c>
    clearCube();
 80018e8:	f000 fc8c 	bl	8002204 <clearCube>
    xPos = (rand() % 2) * 7;
 80018ec:	f004 f828 	bl	8005940 <rand>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	bfb8      	it	lt
 80018fa:	425b      	neglt	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	461a      	mov	r2, r3
 8001900:	00d2      	lsls	r2, r2, #3
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	b2da      	uxtb	r2, r3
 8001906:	4b8c      	ldr	r3, [pc, #560]	; (8001b38 <cubeJump+0x25c>)
 8001908:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 800190a:	f004 f819 	bl	8005940 <rand>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	bfb8      	it	lt
 8001918:	425b      	neglt	r3, r3
 800191a:	b2db      	uxtb	r3, r3
 800191c:	461a      	mov	r2, r3
 800191e:	00d2      	lsls	r2, r2, #3
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b85      	ldr	r3, [pc, #532]	; (8001b3c <cubeJump+0x260>)
 8001926:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8001928:	f004 f80a 	bl	8005940 <rand>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	bfb8      	it	lt
 8001936:	425b      	neglt	r3, r3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	461a      	mov	r2, r3
 800193c:	00d2      	lsls	r2, r2, #3
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4b7f      	ldr	r3, [pc, #508]	; (8001b40 <cubeJump+0x264>)
 8001944:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8001946:	4b7f      	ldr	r3, [pc, #508]	; (8001b44 <cubeJump+0x268>)
 8001948:	2208      	movs	r2, #8
 800194a:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 800194c:	4b7e      	ldr	r3, [pc, #504]	; (8001b48 <cubeJump+0x26c>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8001952:	4b78      	ldr	r3, [pc, #480]	; (8001b34 <cubeJump+0x258>)
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8001958:	4b7c      	ldr	r3, [pc, #496]	; (8001b4c <cubeJump+0x270>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	b29a      	uxth	r2, r3
 8001960:	4b7a      	ldr	r3, [pc, #488]	; (8001b4c <cubeJump+0x270>)
 8001962:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8001964:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <cubeJump+0x270>)
 8001966:	881b      	ldrh	r3, [r3, #0]
 8001968:	b21b      	sxth	r3, r3
 800196a:	2b00      	cmp	r3, #0
 800196c:	f280 815e 	bge.w	8001c2c <cubeJump+0x350>
    timer = 0;
 8001970:	4b76      	ldr	r3, [pc, #472]	; (8001b4c <cubeJump+0x270>)
 8001972:	2200      	movs	r2, #0
 8001974:	801a      	strh	r2, [r3, #0]
    clearCube();
 8001976:	f000 fc45 	bl	8002204 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 800197a:	4b6f      	ldr	r3, [pc, #444]	; (8001b38 <cubeJump+0x25c>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d112      	bne.n	80019a8 <cubeJump+0xcc>
 8001982:	4b6e      	ldr	r3, [pc, #440]	; (8001b3c <cubeJump+0x260>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10e      	bne.n	80019a8 <cubeJump+0xcc>
 800198a:	4b6d      	ldr	r3, [pc, #436]	; (8001b40 <cubeJump+0x264>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10a      	bne.n	80019a8 <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 8001992:	4b69      	ldr	r3, [pc, #420]	; (8001b38 <cubeJump+0x25c>)
 8001994:	7818      	ldrb	r0, [r3, #0]
 8001996:	4b69      	ldr	r3, [pc, #420]	; (8001b3c <cubeJump+0x260>)
 8001998:	7819      	ldrb	r1, [r3, #0]
 800199a:	4b69      	ldr	r3, [pc, #420]	; (8001b40 <cubeJump+0x264>)
 800199c:	781a      	ldrb	r2, [r3, #0]
 800199e:	4b69      	ldr	r3, [pc, #420]	; (8001b44 <cubeJump+0x268>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	f000 fb45 	bl	8002030 <drawCube>
 80019a6:	e0f5      	b.n	8001b94 <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 80019a8:	4b63      	ldr	r3, [pc, #396]	; (8001b38 <cubeJump+0x25c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b07      	cmp	r3, #7
 80019ae:	d124      	bne.n	80019fa <cubeJump+0x11e>
 80019b0:	4b62      	ldr	r3, [pc, #392]	; (8001b3c <cubeJump+0x260>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b07      	cmp	r3, #7
 80019b6:	d120      	bne.n	80019fa <cubeJump+0x11e>
 80019b8:	4b61      	ldr	r3, [pc, #388]	; (8001b40 <cubeJump+0x264>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b07      	cmp	r3, #7
 80019be:	d11c      	bne.n	80019fa <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80019c0:	4b5d      	ldr	r3, [pc, #372]	; (8001b38 <cubeJump+0x25c>)
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	4b5f      	ldr	r3, [pc, #380]	; (8001b44 <cubeJump+0x268>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	3301      	adds	r3, #1
 80019ce:	b2d8      	uxtb	r0, r3
 80019d0:	4b5a      	ldr	r3, [pc, #360]	; (8001b3c <cubeJump+0x260>)
 80019d2:	781a      	ldrb	r2, [r3, #0]
 80019d4:	4b5b      	ldr	r3, [pc, #364]	; (8001b44 <cubeJump+0x268>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	3301      	adds	r3, #1
 80019de:	b2d9      	uxtb	r1, r3
 80019e0:	4b57      	ldr	r3, [pc, #348]	; (8001b40 <cubeJump+0x264>)
 80019e2:	781a      	ldrb	r2, [r3, #0]
 80019e4:	4b57      	ldr	r3, [pc, #348]	; (8001b44 <cubeJump+0x268>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	3301      	adds	r3, #1
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	4b54      	ldr	r3, [pc, #336]	; (8001b44 <cubeJump+0x268>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	f000 fb1c 	bl	8002030 <drawCube>
 80019f8:	e0cc      	b.n	8001b94 <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 80019fa:	4b4f      	ldr	r3, [pc, #316]	; (8001b38 <cubeJump+0x25c>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b07      	cmp	r3, #7
 8001a00:	d118      	bne.n	8001a34 <cubeJump+0x158>
 8001a02:	4b4e      	ldr	r3, [pc, #312]	; (8001b3c <cubeJump+0x260>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d114      	bne.n	8001a34 <cubeJump+0x158>
 8001a0a:	4b4d      	ldr	r3, [pc, #308]	; (8001b40 <cubeJump+0x264>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d110      	bne.n	8001a34 <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 8001a12:	4b49      	ldr	r3, [pc, #292]	; (8001b38 <cubeJump+0x25c>)
 8001a14:	781a      	ldrb	r2, [r3, #0]
 8001a16:	4b4b      	ldr	r3, [pc, #300]	; (8001b44 <cubeJump+0x268>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b2d8      	uxtb	r0, r3
 8001a22:	4b46      	ldr	r3, [pc, #280]	; (8001b3c <cubeJump+0x260>)
 8001a24:	7819      	ldrb	r1, [r3, #0]
 8001a26:	4b46      	ldr	r3, [pc, #280]	; (8001b40 <cubeJump+0x264>)
 8001a28:	781a      	ldrb	r2, [r3, #0]
 8001a2a:	4b46      	ldr	r3, [pc, #280]	; (8001b44 <cubeJump+0x268>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	f000 faff 	bl	8002030 <drawCube>
 8001a32:	e0af      	b.n	8001b94 <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 8001a34:	4b40      	ldr	r3, [pc, #256]	; (8001b38 <cubeJump+0x25c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d118      	bne.n	8001a6e <cubeJump+0x192>
 8001a3c:	4b3f      	ldr	r3, [pc, #252]	; (8001b3c <cubeJump+0x260>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b07      	cmp	r3, #7
 8001a42:	d114      	bne.n	8001a6e <cubeJump+0x192>
 8001a44:	4b3e      	ldr	r3, [pc, #248]	; (8001b40 <cubeJump+0x264>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d110      	bne.n	8001a6e <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 8001a4c:	4b3a      	ldr	r3, [pc, #232]	; (8001b38 <cubeJump+0x25c>)
 8001a4e:	7818      	ldrb	r0, [r3, #0]
 8001a50:	4b3a      	ldr	r3, [pc, #232]	; (8001b3c <cubeJump+0x260>)
 8001a52:	781a      	ldrb	r2, [r3, #0]
 8001a54:	4b3b      	ldr	r3, [pc, #236]	; (8001b44 <cubeJump+0x268>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	b2d9      	uxtb	r1, r3
 8001a60:	4b37      	ldr	r3, [pc, #220]	; (8001b40 <cubeJump+0x264>)
 8001a62:	781a      	ldrb	r2, [r3, #0]
 8001a64:	4b37      	ldr	r3, [pc, #220]	; (8001b44 <cubeJump+0x268>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	f000 fae2 	bl	8002030 <drawCube>
 8001a6c:	e092      	b.n	8001b94 <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001a6e:	4b32      	ldr	r3, [pc, #200]	; (8001b38 <cubeJump+0x25c>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d118      	bne.n	8001aa8 <cubeJump+0x1cc>
 8001a76:	4b31      	ldr	r3, [pc, #196]	; (8001b3c <cubeJump+0x260>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d114      	bne.n	8001aa8 <cubeJump+0x1cc>
 8001a7e:	4b30      	ldr	r3, [pc, #192]	; (8001b40 <cubeJump+0x264>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b07      	cmp	r3, #7
 8001a84:	d110      	bne.n	8001aa8 <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8001a86:	4b2c      	ldr	r3, [pc, #176]	; (8001b38 <cubeJump+0x25c>)
 8001a88:	7818      	ldrb	r0, [r3, #0]
 8001a8a:	4b2c      	ldr	r3, [pc, #176]	; (8001b3c <cubeJump+0x260>)
 8001a8c:	7819      	ldrb	r1, [r3, #0]
 8001a8e:	4b2c      	ldr	r3, [pc, #176]	; (8001b40 <cubeJump+0x264>)
 8001a90:	781a      	ldrb	r2, [r3, #0]
 8001a92:	4b2c      	ldr	r3, [pc, #176]	; (8001b44 <cubeJump+0x268>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b29      	ldr	r3, [pc, #164]	; (8001b44 <cubeJump+0x268>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	f000 fac5 	bl	8002030 <drawCube>
 8001aa6:	e075      	b.n	8001b94 <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 8001aa8:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <cubeJump+0x25c>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b07      	cmp	r3, #7
 8001aae:	d11e      	bne.n	8001aee <cubeJump+0x212>
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <cubeJump+0x260>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b07      	cmp	r3, #7
 8001ab6:	d11a      	bne.n	8001aee <cubeJump+0x212>
 8001ab8:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <cubeJump+0x264>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d116      	bne.n	8001aee <cubeJump+0x212>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8001ac0:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <cubeJump+0x25c>)
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	4b1f      	ldr	r3, [pc, #124]	; (8001b44 <cubeJump+0x268>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	3301      	adds	r3, #1
 8001ace:	b2d8      	uxtb	r0, r3
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <cubeJump+0x260>)
 8001ad2:	781a      	ldrb	r2, [r3, #0]
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <cubeJump+0x268>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	3301      	adds	r3, #1
 8001ade:	b2d9      	uxtb	r1, r3
 8001ae0:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <cubeJump+0x264>)
 8001ae2:	781a      	ldrb	r2, [r3, #0]
 8001ae4:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <cubeJump+0x268>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	f000 faa2 	bl	8002030 <drawCube>
 8001aec:	e052      	b.n	8001b94 <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <cubeJump+0x25c>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d12c      	bne.n	8001b50 <cubeJump+0x274>
 8001af6:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <cubeJump+0x260>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b07      	cmp	r3, #7
 8001afc:	d128      	bne.n	8001b50 <cubeJump+0x274>
 8001afe:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <cubeJump+0x264>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b07      	cmp	r3, #7
 8001b04:	d124      	bne.n	8001b50 <cubeJump+0x274>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001b06:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <cubeJump+0x25c>)
 8001b08:	7818      	ldrb	r0, [r3, #0]
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <cubeJump+0x260>)
 8001b0c:	781a      	ldrb	r2, [r3, #0]
 8001b0e:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <cubeJump+0x268>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	3301      	adds	r3, #1
 8001b18:	b2d9      	uxtb	r1, r3
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <cubeJump+0x264>)
 8001b1c:	781a      	ldrb	r2, [r3, #0]
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <cubeJump+0x268>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	3301      	adds	r3, #1
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <cubeJump+0x268>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	f000 fa7f 	bl	8002030 <drawCube>
 8001b32:	e02f      	b.n	8001b94 <cubeJump+0x2b8>
 8001b34:	2000037d 	.word	0x2000037d
 8001b38:	2000037a 	.word	0x2000037a
 8001b3c:	2000036c 	.word	0x2000036c
 8001b40:	20000324 	.word	0x20000324
 8001b44:	200000f8 	.word	0x200000f8
 8001b48:	2000005c 	.word	0x2000005c
 8001b4c:	20000326 	.word	0x20000326
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001b50:	4b37      	ldr	r3, [pc, #220]	; (8001c30 <cubeJump+0x354>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b07      	cmp	r3, #7
 8001b56:	d11d      	bne.n	8001b94 <cubeJump+0x2b8>
 8001b58:	4b36      	ldr	r3, [pc, #216]	; (8001c34 <cubeJump+0x358>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d119      	bne.n	8001b94 <cubeJump+0x2b8>
 8001b60:	4b35      	ldr	r3, [pc, #212]	; (8001c38 <cubeJump+0x35c>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b07      	cmp	r3, #7
 8001b66:	d115      	bne.n	8001b94 <cubeJump+0x2b8>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8001b68:	4b31      	ldr	r3, [pc, #196]	; (8001c30 <cubeJump+0x354>)
 8001b6a:	781a      	ldrb	r2, [r3, #0]
 8001b6c:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <cubeJump+0x360>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	3301      	adds	r3, #1
 8001b76:	b2d8      	uxtb	r0, r3
 8001b78:	4b2e      	ldr	r3, [pc, #184]	; (8001c34 <cubeJump+0x358>)
 8001b7a:	7819      	ldrb	r1, [r3, #0]
 8001b7c:	4b2e      	ldr	r3, [pc, #184]	; (8001c38 <cubeJump+0x35c>)
 8001b7e:	781a      	ldrb	r2, [r3, #0]
 8001b80:	4b2e      	ldr	r3, [pc, #184]	; (8001c3c <cubeJump+0x360>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	3301      	adds	r3, #1
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	4b2b      	ldr	r3, [pc, #172]	; (8001c3c <cubeJump+0x360>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	f000 fa4e 	bl	8002030 <drawCube>
    }
    if (cubeExpanding) {
 8001b94:	4b2a      	ldr	r3, [pc, #168]	; (8001c40 <cubeJump+0x364>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d03a      	beq.n	8001c12 <cubeJump+0x336>
      cubeSize++;
 8001b9c:	4b27      	ldr	r3, [pc, #156]	; (8001c3c <cubeJump+0x360>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	4b25      	ldr	r3, [pc, #148]	; (8001c3c <cubeJump+0x360>)
 8001ba6:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8001ba8:	4b24      	ldr	r3, [pc, #144]	; (8001c3c <cubeJump+0x360>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b08      	cmp	r3, #8
 8001bae:	d13d      	bne.n	8001c2c <cubeJump+0x350>
        cubeExpanding = 0;
 8001bb0:	4b23      	ldr	r3, [pc, #140]	; (8001c40 <cubeJump+0x364>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8001bb6:	f003 fec3 	bl	8005940 <rand>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	bfb8      	it	lt
 8001bc4:	425b      	neglt	r3, r3
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	461a      	mov	r2, r3
 8001bca:	00d2      	lsls	r2, r2, #3
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	4b17      	ldr	r3, [pc, #92]	; (8001c30 <cubeJump+0x354>)
 8001bd2:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001bd4:	f003 feb4 	bl	8005940 <rand>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	bfb8      	it	lt
 8001be2:	425b      	neglt	r3, r3
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	461a      	mov	r2, r3
 8001be8:	00d2      	lsls	r2, r2, #3
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <cubeJump+0x358>)
 8001bf0:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8001bf2:	f003 fea5 	bl	8005940 <rand>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	bfb8      	it	lt
 8001c00:	425b      	neglt	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	461a      	mov	r2, r3
 8001c06:	00d2      	lsls	r2, r2, #3
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <cubeJump+0x35c>)
 8001c0e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8001c10:	e00c      	b.n	8001c2c <cubeJump+0x350>
      cubeSize--;
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <cubeJump+0x360>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <cubeJump+0x360>)
 8001c1c:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <cubeJump+0x360>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d102      	bne.n	8001c2c <cubeJump+0x350>
        cubeExpanding = 1;
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <cubeJump+0x364>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8001c2c:	bf00      	nop
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	2000037a 	.word	0x2000037a
 8001c34:	2000036c 	.word	0x2000036c
 8001c38:	20000324 	.word	0x20000324
 8001c3c:	200000f8 	.word	0x200000f8
 8001c40:	2000005c 	.word	0x2000005c

08001c44 <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	71bb      	strb	r3, [r7, #6]
 8001c52:	4613      	mov	r3, r2
 8001c54:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8001c56:	79bb      	ldrb	r3, [r7, #6]
 8001c58:	f1c3 0207 	rsb	r2, r3, #7
 8001c5c:	797b      	ldrb	r3, [r7, #5]
 8001c5e:	f1c3 0307 	rsb	r3, r3, #7
 8001c62:	490f      	ldr	r1, [pc, #60]	; (8001ca0 <setVoxel+0x5c>)
 8001c64:	00d2      	lsls	r2, r2, #3
 8001c66:	440a      	add	r2, r1
 8001c68:	4413      	add	r3, r2
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	b25a      	sxtb	r2, r3
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	2101      	movs	r1, #1
 8001c72:	fa01 f303 	lsl.w	r3, r1, r3
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	b259      	sxtb	r1, r3
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	f1c3 0207 	rsb	r2, r3, #7
 8001c82:	797b      	ldrb	r3, [r7, #5]
 8001c84:	f1c3 0307 	rsb	r3, r3, #7
 8001c88:	b2c8      	uxtb	r0, r1
 8001c8a:	4905      	ldr	r1, [pc, #20]	; (8001ca0 <setVoxel+0x5c>)
 8001c8c:	00d2      	lsls	r2, r2, #3
 8001c8e:	440a      	add	r2, r1
 8001c90:	4413      	add	r3, r2
 8001c92:	4602      	mov	r2, r0
 8001c94:	701a      	strb	r2, [r3, #0]
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	2000032c 	.word	0x2000032c

08001ca4 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	71bb      	strb	r3, [r7, #6]
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8001cb6:	79bb      	ldrb	r3, [r7, #6]
 8001cb8:	f1c3 0207 	rsb	r2, r3, #7
 8001cbc:	797b      	ldrb	r3, [r7, #5]
 8001cbe:	f1c3 0307 	rsb	r3, r3, #7
 8001cc2:	490f      	ldr	r1, [pc, #60]	; (8001d00 <clearVoxel+0x5c>)
 8001cc4:	00d2      	lsls	r2, r2, #3
 8001cc6:	440a      	add	r2, r1
 8001cc8:	4413      	add	r3, r2
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	b25a      	sxtb	r2, r3
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4053      	eors	r3, r2
 8001cda:	b259      	sxtb	r1, r3
 8001cdc:	79bb      	ldrb	r3, [r7, #6]
 8001cde:	f1c3 0207 	rsb	r2, r3, #7
 8001ce2:	797b      	ldrb	r3, [r7, #5]
 8001ce4:	f1c3 0307 	rsb	r3, r3, #7
 8001ce8:	b2c8      	uxtb	r0, r1
 8001cea:	4905      	ldr	r1, [pc, #20]	; (8001d00 <clearVoxel+0x5c>)
 8001cec:	00d2      	lsls	r2, r2, #3
 8001cee:	440a      	add	r2, r1
 8001cf0:	4413      	add	r3, r2
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	701a      	strb	r2, [r3, #0]
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr
 8001d00:	2000032c 	.word	0x2000032c

08001d04 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	71bb      	strb	r3, [r7, #6]
 8001d12:	4613      	mov	r3, r2
 8001d14:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8001d16:	79bb      	ldrb	r3, [r7, #6]
 8001d18:	f1c3 0207 	rsb	r2, r3, #7
 8001d1c:	797b      	ldrb	r3, [r7, #5]
 8001d1e:	f1c3 0307 	rsb	r3, r3, #7
 8001d22:	490d      	ldr	r1, [pc, #52]	; (8001d58 <getVoxel+0x54>)
 8001d24:	00d2      	lsls	r2, r2, #3
 8001d26:	440a      	add	r2, r1
 8001d28:	4413      	add	r3, r2
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	2201      	movs	r2, #1
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	ea01 0203 	and.w	r2, r1, r3
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d42:	429a      	cmp	r2, r3
 8001d44:	bf0c      	ite	eq
 8001d46:	2301      	moveq	r3, #1
 8001d48:	2300      	movne	r3, #0
 8001d4a:	b2db      	uxtb	r3, r3
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	2000032c 	.word	0x2000032c

08001d5c <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	460a      	mov	r2, r1
 8001d66:	71fb      	strb	r3, [r7, #7]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	73fb      	strb	r3, [r7, #15]
 8001d70:	e028      	b.n	8001dc4 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001d72:	2300      	movs	r3, #0
 8001d74:	73bb      	strb	r3, [r7, #14]
 8001d76:	e01f      	b.n	8001db8 <setPlane+0x5c>
      if (axis == XAXIS) {
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d106      	bne.n	8001d8c <setPlane+0x30>
        setVoxel(i, j, k);
 8001d7e:	7bba      	ldrb	r2, [r7, #14]
 8001d80:	7bf9      	ldrb	r1, [r7, #15]
 8001d82:	79bb      	ldrb	r3, [r7, #6]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ff5d 	bl	8001c44 <setVoxel>
 8001d8a:	e012      	b.n	8001db2 <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d106      	bne.n	8001da0 <setPlane+0x44>
        setVoxel(j, i, k);
 8001d92:	7bba      	ldrb	r2, [r7, #14]
 8001d94:	79b9      	ldrb	r1, [r7, #6]
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff ff53 	bl	8001c44 <setVoxel>
 8001d9e:	e008      	b.n	8001db2 <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d105      	bne.n	8001db2 <setPlane+0x56>
        setVoxel(j, k, i);
 8001da6:	79ba      	ldrb	r2, [r7, #6]
 8001da8:	7bb9      	ldrb	r1, [r7, #14]
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff49 	bl	8001c44 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001db2:	7bbb      	ldrb	r3, [r7, #14]
 8001db4:	3301      	adds	r3, #1
 8001db6:	73bb      	strb	r3, [r7, #14]
 8001db8:	7bbb      	ldrb	r3, [r7, #14]
 8001dba:	2b07      	cmp	r3, #7
 8001dbc:	d9dc      	bls.n	8001d78 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	2b07      	cmp	r3, #7
 8001dc8:	d9d3      	bls.n	8001d72 <setPlane+0x16>
      }
    }
  }
}
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <shift>:

void shift(uint8_t dir) {
 8001dd4:	b490      	push	{r4, r7}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	2b05      	cmp	r3, #5
 8001de2:	f200 811c 	bhi.w	800201e <shift+0x24a>
 8001de6:	a201      	add	r2, pc, #4	; (adr r2, 8001dec <shift+0x18>)
 8001de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dec:	08001e05 	.word	0x08001e05
 8001df0:	08001e4d 	.word	0x08001e4d
 8001df4:	08001f59 	.word	0x08001f59
 8001df8:	08001fbd 	.word	0x08001fbd
 8001dfc:	08001e95 	.word	0x08001e95
 8001e00:	08001ef9 	.word	0x08001ef9
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001e04:	2300      	movs	r3, #0
 8001e06:	75fb      	strb	r3, [r7, #23]
 8001e08:	e01c      	b.n	8001e44 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	75bb      	strb	r3, [r7, #22]
 8001e0e:	e013      	b.n	8001e38 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8001e10:	7dfa      	ldrb	r2, [r7, #23]
 8001e12:	7dbb      	ldrb	r3, [r7, #22]
 8001e14:	4985      	ldr	r1, [pc, #532]	; (800202c <shift+0x258>)
 8001e16:	00d2      	lsls	r2, r2, #3
 8001e18:	440a      	add	r2, r1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	7819      	ldrb	r1, [r3, #0]
 8001e1e:	7dfa      	ldrb	r2, [r7, #23]
 8001e20:	7dbb      	ldrb	r3, [r7, #22]
 8001e22:	0049      	lsls	r1, r1, #1
 8001e24:	b2c8      	uxtb	r0, r1
 8001e26:	4981      	ldr	r1, [pc, #516]	; (800202c <shift+0x258>)
 8001e28:	00d2      	lsls	r2, r2, #3
 8001e2a:	440a      	add	r2, r1
 8001e2c:	4413      	add	r3, r2
 8001e2e:	4602      	mov	r2, r0
 8001e30:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8001e32:	7dbb      	ldrb	r3, [r7, #22]
 8001e34:	3301      	adds	r3, #1
 8001e36:	75bb      	strb	r3, [r7, #22]
 8001e38:	7dbb      	ldrb	r3, [r7, #22]
 8001e3a:	2b07      	cmp	r3, #7
 8001e3c:	d9e8      	bls.n	8001e10 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001e3e:	7dfb      	ldrb	r3, [r7, #23]
 8001e40:	3301      	adds	r3, #1
 8001e42:	75fb      	strb	r3, [r7, #23]
 8001e44:	7dfb      	ldrb	r3, [r7, #23]
 8001e46:	2b07      	cmp	r3, #7
 8001e48:	d9df      	bls.n	8001e0a <shift+0x36>
			}
		}
	  break;
 8001e4a:	e0e9      	b.n	8002020 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	757b      	strb	r3, [r7, #21]
 8001e50:	e01c      	b.n	8001e8c <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e52:	2300      	movs	r3, #0
 8001e54:	753b      	strb	r3, [r7, #20]
 8001e56:	e013      	b.n	8001e80 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8001e58:	7d7a      	ldrb	r2, [r7, #21]
 8001e5a:	7d3b      	ldrb	r3, [r7, #20]
 8001e5c:	4973      	ldr	r1, [pc, #460]	; (800202c <shift+0x258>)
 8001e5e:	00d2      	lsls	r2, r2, #3
 8001e60:	440a      	add	r2, r1
 8001e62:	4413      	add	r3, r2
 8001e64:	7819      	ldrb	r1, [r3, #0]
 8001e66:	7d7a      	ldrb	r2, [r7, #21]
 8001e68:	7d3b      	ldrb	r3, [r7, #20]
 8001e6a:	0849      	lsrs	r1, r1, #1
 8001e6c:	b2c8      	uxtb	r0, r1
 8001e6e:	496f      	ldr	r1, [pc, #444]	; (800202c <shift+0x258>)
 8001e70:	00d2      	lsls	r2, r2, #3
 8001e72:	440a      	add	r2, r1
 8001e74:	4413      	add	r3, r2
 8001e76:	4602      	mov	r2, r0
 8001e78:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e7a:	7d3b      	ldrb	r3, [r7, #20]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	753b      	strb	r3, [r7, #20]
 8001e80:	7d3b      	ldrb	r3, [r7, #20]
 8001e82:	2b07      	cmp	r3, #7
 8001e84:	d9e8      	bls.n	8001e58 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8001e86:	7d7b      	ldrb	r3, [r7, #21]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	757b      	strb	r3, [r7, #21]
 8001e8c:	7d7b      	ldrb	r3, [r7, #21]
 8001e8e:	2b07      	cmp	r3, #7
 8001e90:	d9df      	bls.n	8001e52 <shift+0x7e>
		  }
		}
	  break;
 8001e92:	e0c5      	b.n	8002020 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001e94:	2301      	movs	r3, #1
 8001e96:	74fb      	strb	r3, [r7, #19]
 8001e98:	e01b      	b.n	8001ed2 <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	74bb      	strb	r3, [r7, #18]
 8001e9e:	e012      	b.n	8001ec6 <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001ea0:	7cf8      	ldrb	r0, [r7, #19]
 8001ea2:	7cb9      	ldrb	r1, [r7, #18]
 8001ea4:	7cfb      	ldrb	r3, [r7, #19]
 8001ea6:	1e5a      	subs	r2, r3, #1
 8001ea8:	7cbb      	ldrb	r3, [r7, #18]
 8001eaa:	4c60      	ldr	r4, [pc, #384]	; (800202c <shift+0x258>)
 8001eac:	00c0      	lsls	r0, r0, #3
 8001eae:	4420      	add	r0, r4
 8001eb0:	4401      	add	r1, r0
 8001eb2:	7808      	ldrb	r0, [r1, #0]
 8001eb4:	495d      	ldr	r1, [pc, #372]	; (800202c <shift+0x258>)
 8001eb6:	00d2      	lsls	r2, r2, #3
 8001eb8:	440a      	add	r2, r1
 8001eba:	4413      	add	r3, r2
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001ec0:	7cbb      	ldrb	r3, [r7, #18]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	74bb      	strb	r3, [r7, #18]
 8001ec6:	7cbb      	ldrb	r3, [r7, #18]
 8001ec8:	2b07      	cmp	r3, #7
 8001eca:	d9e9      	bls.n	8001ea0 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001ecc:	7cfb      	ldrb	r3, [r7, #19]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	74fb      	strb	r3, [r7, #19]
 8001ed2:	7cfb      	ldrb	r3, [r7, #19]
 8001ed4:	2b07      	cmp	r3, #7
 8001ed6:	d9e0      	bls.n	8001e9a <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001ed8:	2300      	movs	r3, #0
 8001eda:	747b      	strb	r3, [r7, #17]
 8001edc:	e008      	b.n	8001ef0 <shift+0x11c>
		  cube[7][i] = 0;
 8001ede:	7c7b      	ldrb	r3, [r7, #17]
 8001ee0:	4a52      	ldr	r2, [pc, #328]	; (800202c <shift+0x258>)
 8001ee2:	4413      	add	r3, r2
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8001eea:	7c7b      	ldrb	r3, [r7, #17]
 8001eec:	3301      	adds	r3, #1
 8001eee:	747b      	strb	r3, [r7, #17]
 8001ef0:	7c7b      	ldrb	r3, [r7, #17]
 8001ef2:	2b07      	cmp	r3, #7
 8001ef4:	d9f3      	bls.n	8001ede <shift+0x10a>
		}
	  break;
 8001ef6:	e093      	b.n	8002020 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8001ef8:	2307      	movs	r3, #7
 8001efa:	743b      	strb	r3, [r7, #16]
 8001efc:	e01b      	b.n	8001f36 <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8001efe:	2300      	movs	r3, #0
 8001f00:	73fb      	strb	r3, [r7, #15]
 8001f02:	e012      	b.n	8001f2a <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8001f04:	7c3b      	ldrb	r3, [r7, #16]
 8001f06:	1e58      	subs	r0, r3, #1
 8001f08:	7bf9      	ldrb	r1, [r7, #15]
 8001f0a:	7c3a      	ldrb	r2, [r7, #16]
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	4c47      	ldr	r4, [pc, #284]	; (800202c <shift+0x258>)
 8001f10:	00c0      	lsls	r0, r0, #3
 8001f12:	4420      	add	r0, r4
 8001f14:	4401      	add	r1, r0
 8001f16:	7808      	ldrb	r0, [r1, #0]
 8001f18:	4944      	ldr	r1, [pc, #272]	; (800202c <shift+0x258>)
 8001f1a:	00d2      	lsls	r2, r2, #3
 8001f1c:	440a      	add	r2, r1
 8001f1e:	4413      	add	r3, r2
 8001f20:	4602      	mov	r2, r0
 8001f22:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
 8001f26:	3301      	adds	r3, #1
 8001f28:	73fb      	strb	r3, [r7, #15]
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
 8001f2c:	2b07      	cmp	r3, #7
 8001f2e:	d9e9      	bls.n	8001f04 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8001f30:	7c3b      	ldrb	r3, [r7, #16]
 8001f32:	3b01      	subs	r3, #1
 8001f34:	743b      	strb	r3, [r7, #16]
 8001f36:	7c3b      	ldrb	r3, [r7, #16]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1e0      	bne.n	8001efe <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73bb      	strb	r3, [r7, #14]
 8001f40:	e006      	b.n	8001f50 <shift+0x17c>
		  cube[0][i] = 0;
 8001f42:	7bbb      	ldrb	r3, [r7, #14]
 8001f44:	4a39      	ldr	r2, [pc, #228]	; (800202c <shift+0x258>)
 8001f46:	2100      	movs	r1, #0
 8001f48:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8001f4a:	7bbb      	ldrb	r3, [r7, #14]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	73bb      	strb	r3, [r7, #14]
 8001f50:	7bbb      	ldrb	r3, [r7, #14]
 8001f52:	2b07      	cmp	r3, #7
 8001f54:	d9f5      	bls.n	8001f42 <shift+0x16e>
		}
	  break;
 8001f56:	e063      	b.n	8002020 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001f58:	2300      	movs	r3, #0
 8001f5a:	737b      	strb	r3, [r7, #13]
 8001f5c:	e01b      	b.n	8001f96 <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001f5e:	2301      	movs	r3, #1
 8001f60:	733b      	strb	r3, [r7, #12]
 8001f62:	e012      	b.n	8001f8a <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001f64:	7b78      	ldrb	r0, [r7, #13]
 8001f66:	7b39      	ldrb	r1, [r7, #12]
 8001f68:	7b7a      	ldrb	r2, [r7, #13]
 8001f6a:	7b3b      	ldrb	r3, [r7, #12]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	4c2f      	ldr	r4, [pc, #188]	; (800202c <shift+0x258>)
 8001f70:	00c0      	lsls	r0, r0, #3
 8001f72:	4420      	add	r0, r4
 8001f74:	4401      	add	r1, r0
 8001f76:	7808      	ldrb	r0, [r1, #0]
 8001f78:	492c      	ldr	r1, [pc, #176]	; (800202c <shift+0x258>)
 8001f7a:	00d2      	lsls	r2, r2, #3
 8001f7c:	440a      	add	r2, r1
 8001f7e:	4413      	add	r3, r2
 8001f80:	4602      	mov	r2, r0
 8001f82:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001f84:	7b3b      	ldrb	r3, [r7, #12]
 8001f86:	3301      	adds	r3, #1
 8001f88:	733b      	strb	r3, [r7, #12]
 8001f8a:	7b3b      	ldrb	r3, [r7, #12]
 8001f8c:	2b07      	cmp	r3, #7
 8001f8e:	d9e9      	bls.n	8001f64 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001f90:	7b7b      	ldrb	r3, [r7, #13]
 8001f92:	3301      	adds	r3, #1
 8001f94:	737b      	strb	r3, [r7, #13]
 8001f96:	7b7b      	ldrb	r3, [r7, #13]
 8001f98:	2b07      	cmp	r3, #7
 8001f9a:	d9e0      	bls.n	8001f5e <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	72fb      	strb	r3, [r7, #11]
 8001fa0:	e008      	b.n	8001fb4 <shift+0x1e0>
		  cube[i][7] = 0;
 8001fa2:	7afb      	ldrb	r3, [r7, #11]
 8001fa4:	4a21      	ldr	r2, [pc, #132]	; (800202c <shift+0x258>)
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	4413      	add	r3, r2
 8001faa:	2200      	movs	r2, #0
 8001fac:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001fae:	7afb      	ldrb	r3, [r7, #11]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	72fb      	strb	r3, [r7, #11]
 8001fb4:	7afb      	ldrb	r3, [r7, #11]
 8001fb6:	2b07      	cmp	r3, #7
 8001fb8:	d9f3      	bls.n	8001fa2 <shift+0x1ce>
		}
	  break;
 8001fba:	e031      	b.n	8002020 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	72bb      	strb	r3, [r7, #10]
 8001fc0:	e01b      	b.n	8001ffa <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001fc2:	2307      	movs	r3, #7
 8001fc4:	727b      	strb	r3, [r7, #9]
 8001fc6:	e012      	b.n	8001fee <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8001fc8:	7ab8      	ldrb	r0, [r7, #10]
 8001fca:	7a7b      	ldrb	r3, [r7, #9]
 8001fcc:	1e59      	subs	r1, r3, #1
 8001fce:	7aba      	ldrb	r2, [r7, #10]
 8001fd0:	7a7b      	ldrb	r3, [r7, #9]
 8001fd2:	4c16      	ldr	r4, [pc, #88]	; (800202c <shift+0x258>)
 8001fd4:	00c0      	lsls	r0, r0, #3
 8001fd6:	4420      	add	r0, r4
 8001fd8:	4401      	add	r1, r0
 8001fda:	7808      	ldrb	r0, [r1, #0]
 8001fdc:	4913      	ldr	r1, [pc, #76]	; (800202c <shift+0x258>)
 8001fde:	00d2      	lsls	r2, r2, #3
 8001fe0:	440a      	add	r2, r1
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8001fe8:	7a7b      	ldrb	r3, [r7, #9]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	727b      	strb	r3, [r7, #9]
 8001fee:	7a7b      	ldrb	r3, [r7, #9]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1e9      	bne.n	8001fc8 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8001ff4:	7abb      	ldrb	r3, [r7, #10]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	72bb      	strb	r3, [r7, #10]
 8001ffa:	7abb      	ldrb	r3, [r7, #10]
 8001ffc:	2b07      	cmp	r3, #7
 8001ffe:	d9e0      	bls.n	8001fc2 <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8002000:	2300      	movs	r3, #0
 8002002:	723b      	strb	r3, [r7, #8]
 8002004:	e007      	b.n	8002016 <shift+0x242>
		  cube[i][0] = 0;
 8002006:	7a3b      	ldrb	r3, [r7, #8]
 8002008:	4a08      	ldr	r2, [pc, #32]	; (800202c <shift+0x258>)
 800200a:	2100      	movs	r1, #0
 800200c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8002010:	7a3b      	ldrb	r3, [r7, #8]
 8002012:	3301      	adds	r3, #1
 8002014:	723b      	strb	r3, [r7, #8]
 8002016:	7a3b      	ldrb	r3, [r7, #8]
 8002018:	2b07      	cmp	r3, #7
 800201a:	d9f4      	bls.n	8002006 <shift+0x232>
		}
	  break;
 800201c:	e000      	b.n	8002020 <shift+0x24c>
	  default:
	  break;
 800201e:	bf00      	nop
  } //end switch dir

} //end shift()
 8002020:	bf00      	nop
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bc90      	pop	{r4, r7}
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	2000032c 	.word	0x2000032c

08002030 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	4604      	mov	r4, r0
 8002038:	4608      	mov	r0, r1
 800203a:	4611      	mov	r1, r2
 800203c:	461a      	mov	r2, r3
 800203e:	4623      	mov	r3, r4
 8002040:	71fb      	strb	r3, [r7, #7]
 8002042:	4603      	mov	r3, r0
 8002044:	71bb      	strb	r3, [r7, #6]
 8002046:	460b      	mov	r3, r1
 8002048:	717b      	strb	r3, [r7, #5]
 800204a:	4613      	mov	r3, r2
 800204c:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 800204e:	2300      	movs	r3, #0
 8002050:	73fb      	strb	r3, [r7, #15]
 8002052:	e0aa      	b.n	80021aa <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8002054:	79ba      	ldrb	r2, [r7, #6]
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	4413      	add	r3, r2
 800205a:	b2d9      	uxtb	r1, r3
 800205c:	797a      	ldrb	r2, [r7, #5]
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fdef 	bl	8001c44 <setVoxel>
    setVoxel(x + i, y, z);
 8002066:	79fa      	ldrb	r2, [r7, #7]
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	4413      	add	r3, r2
 800206c:	b2db      	uxtb	r3, r3
 800206e:	797a      	ldrb	r2, [r7, #5]
 8002070:	79b9      	ldrb	r1, [r7, #6]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fde6 	bl	8001c44 <setVoxel>
    setVoxel(x, y, z + i);
 8002078:	797a      	ldrb	r2, [r7, #5]
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	4413      	add	r3, r2
 800207e:	b2da      	uxtb	r2, r3
 8002080:	79b9      	ldrb	r1, [r7, #6]
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fddd 	bl	8001c44 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 800208a:	79fa      	ldrb	r2, [r7, #7]
 800208c:	793b      	ldrb	r3, [r7, #4]
 800208e:	4413      	add	r3, r2
 8002090:	b2db      	uxtb	r3, r3
 8002092:	3b01      	subs	r3, #1
 8002094:	b2d8      	uxtb	r0, r3
 8002096:	79ba      	ldrb	r2, [r7, #6]
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	4413      	add	r3, r2
 800209c:	b2d9      	uxtb	r1, r3
 800209e:	797a      	ldrb	r2, [r7, #5]
 80020a0:	793b      	ldrb	r3, [r7, #4]
 80020a2:	4413      	add	r3, r2
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	3b01      	subs	r3, #1
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	461a      	mov	r2, r3
 80020ac:	f7ff fdca 	bl	8001c44 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 80020b0:	79fa      	ldrb	r2, [r7, #7]
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	4413      	add	r3, r2
 80020b6:	b2d8      	uxtb	r0, r3
 80020b8:	79ba      	ldrb	r2, [r7, #6]
 80020ba:	793b      	ldrb	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b2d9      	uxtb	r1, r3
 80020c4:	797a      	ldrb	r2, [r7, #5]
 80020c6:	793b      	ldrb	r3, [r7, #4]
 80020c8:	4413      	add	r3, r2
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	461a      	mov	r2, r3
 80020d2:	f7ff fdb7 	bl	8001c44 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 80020d6:	79fa      	ldrb	r2, [r7, #7]
 80020d8:	793b      	ldrb	r3, [r7, #4]
 80020da:	4413      	add	r3, r2
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	3b01      	subs	r3, #1
 80020e0:	b2d8      	uxtb	r0, r3
 80020e2:	79ba      	ldrb	r2, [r7, #6]
 80020e4:	793b      	ldrb	r3, [r7, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b2d9      	uxtb	r1, r3
 80020ee:	797a      	ldrb	r2, [r7, #5]
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	4413      	add	r3, r2
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	f7ff fda4 	bl	8001c44 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 80020fc:	79fa      	ldrb	r2, [r7, #7]
 80020fe:	793b      	ldrb	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	b2db      	uxtb	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b2d8      	uxtb	r0, r3
 8002108:	79ba      	ldrb	r2, [r7, #6]
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	4413      	add	r3, r2
 800210e:	b2db      	uxtb	r3, r3
 8002110:	797a      	ldrb	r2, [r7, #5]
 8002112:	4619      	mov	r1, r3
 8002114:	f7ff fd96 	bl	8001c44 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 8002118:	79ba      	ldrb	r2, [r7, #6]
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	4413      	add	r3, r2
 800211e:	b2d9      	uxtb	r1, r3
 8002120:	797a      	ldrb	r2, [r7, #5]
 8002122:	793b      	ldrb	r3, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	b2db      	uxtb	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b2da      	uxtb	r2, r3
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fd88 	bl	8001c44 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8002134:	79fa      	ldrb	r2, [r7, #7]
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	4413      	add	r3, r2
 800213a:	b2d8      	uxtb	r0, r3
 800213c:	79ba      	ldrb	r2, [r7, #6]
 800213e:	793b      	ldrb	r3, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	b2db      	uxtb	r3, r3
 8002144:	3b01      	subs	r3, #1
 8002146:	b2db      	uxtb	r3, r3
 8002148:	797a      	ldrb	r2, [r7, #5]
 800214a:	4619      	mov	r1, r3
 800214c:	f7ff fd7a 	bl	8001c44 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8002150:	79fa      	ldrb	r2, [r7, #7]
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	4413      	add	r3, r2
 8002156:	b2d8      	uxtb	r0, r3
 8002158:	797a      	ldrb	r2, [r7, #5]
 800215a:	793b      	ldrb	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	b2db      	uxtb	r3, r3
 8002160:	3b01      	subs	r3, #1
 8002162:	b2da      	uxtb	r2, r3
 8002164:	79bb      	ldrb	r3, [r7, #6]
 8002166:	4619      	mov	r1, r3
 8002168:	f7ff fd6c 	bl	8001c44 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 800216c:	79fa      	ldrb	r2, [r7, #7]
 800216e:	793b      	ldrb	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	b2db      	uxtb	r3, r3
 8002174:	3b01      	subs	r3, #1
 8002176:	b2d8      	uxtb	r0, r3
 8002178:	797a      	ldrb	r2, [r7, #5]
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	4413      	add	r3, r2
 800217e:	b2da      	uxtb	r2, r3
 8002180:	79bb      	ldrb	r3, [r7, #6]
 8002182:	4619      	mov	r1, r3
 8002184:	f7ff fd5e 	bl	8001c44 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8002188:	79ba      	ldrb	r2, [r7, #6]
 800218a:	793b      	ldrb	r3, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	b2db      	uxtb	r3, r3
 8002190:	3b01      	subs	r3, #1
 8002192:	b2d9      	uxtb	r1, r3
 8002194:	797a      	ldrb	r2, [r7, #5]
 8002196:	7bfb      	ldrb	r3, [r7, #15]
 8002198:	4413      	add	r3, r2
 800219a:	b2da      	uxtb	r2, r3
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fd50 	bl	8001c44 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 80021a4:	7bfb      	ldrb	r3, [r7, #15]
 80021a6:	3301      	adds	r3, #1
 80021a8:	73fb      	strb	r3, [r7, #15]
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	793b      	ldrb	r3, [r7, #4]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	f4ff af50 	bcc.w	8002054 <drawCube+0x24>
  }
} //end drawCube()
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd90      	pop	{r4, r7, pc}

080021bc <lightCube>:

void lightCube() {
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80021c2:	2300      	movs	r3, #0
 80021c4:	71fb      	strb	r3, [r7, #7]
 80021c6:	e013      	b.n	80021f0 <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021c8:	2300      	movs	r3, #0
 80021ca:	71bb      	strb	r3, [r7, #6]
 80021cc:	e00a      	b.n	80021e4 <lightCube+0x28>
      cube[i][j] = 0xFF;
 80021ce:	79fa      	ldrb	r2, [r7, #7]
 80021d0:	79bb      	ldrb	r3, [r7, #6]
 80021d2:	490b      	ldr	r1, [pc, #44]	; (8002200 <lightCube+0x44>)
 80021d4:	00d2      	lsls	r2, r2, #3
 80021d6:	440a      	add	r2, r1
 80021d8:	4413      	add	r3, r2
 80021da:	22ff      	movs	r2, #255	; 0xff
 80021dc:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	3301      	adds	r3, #1
 80021e2:	71bb      	strb	r3, [r7, #6]
 80021e4:	79bb      	ldrb	r3, [r7, #6]
 80021e6:	2b07      	cmp	r3, #7
 80021e8:	d9f1      	bls.n	80021ce <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	3301      	adds	r3, #1
 80021ee:	71fb      	strb	r3, [r7, #7]
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	2b07      	cmp	r3, #7
 80021f4:	d9e8      	bls.n	80021c8 <lightCube+0xc>
    }
  }
} //end lightCube()
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	2000032c 	.word	0x2000032c

08002204 <clearCube>:

void clearCube(void) {
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 800220a:	2300      	movs	r3, #0
 800220c:	71fb      	strb	r3, [r7, #7]
 800220e:	e013      	b.n	8002238 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8002210:	2300      	movs	r3, #0
 8002212:	71bb      	strb	r3, [r7, #6]
 8002214:	e00a      	b.n	800222c <clearCube+0x28>
      cube[i][j] = 0;
 8002216:	79fa      	ldrb	r2, [r7, #7]
 8002218:	79bb      	ldrb	r3, [r7, #6]
 800221a:	490b      	ldr	r1, [pc, #44]	; (8002248 <clearCube+0x44>)
 800221c:	00d2      	lsls	r2, r2, #3
 800221e:	440a      	add	r2, r1
 8002220:	4413      	add	r3, r2
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8002226:	79bb      	ldrb	r3, [r7, #6]
 8002228:	3301      	adds	r3, #1
 800222a:	71bb      	strb	r3, [r7, #6]
 800222c:	79bb      	ldrb	r3, [r7, #6]
 800222e:	2b07      	cmp	r3, #7
 8002230:	d9f1      	bls.n	8002216 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	3301      	adds	r3, #1
 8002236:	71fb      	strb	r3, [r7, #7]
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	2b07      	cmp	r3, #7
 800223c:	d9e8      	bls.n	8002210 <clearCube+0xc>
    }
  }
} //end clearCube()
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr
 8002248:	2000032c 	.word	0x2000032c

0800224c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800225c:	d102      	bne.n	8002264 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002260:	2201      	movs	r2, #1
 8002262:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a06      	ldr	r2, [pc, #24]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d102      	bne.n	8002274 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 800226e:	4b06      	ldr	r3, [pc, #24]	; (8002288 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002270:	2201      	movs	r2, #1
 8002272:	701a      	strb	r2, [r3, #0]
	}
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	200000ee 	.word	0x200000ee
 8002284:	40000400 	.word	0x40000400
 8002288:	2000037c 	.word	0x2000037c

0800228c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <HAL_UART_RxCpltCallback+0x18>)
 8002296:	2201      	movs	r2, #1
 8002298:	701a      	strb	r2, [r3, #0]
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr
 80022a4:	200000ef 	.word	0x200000ef

080022a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80022b8:	4b18      	ldr	r3, [pc, #96]	; (800231c <MX_SPI1_Init+0x68>)
 80022ba:	4a19      	ldr	r2, [pc, #100]	; (8002320 <MX_SPI1_Init+0x6c>)
 80022bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022be:	4b17      	ldr	r3, [pc, #92]	; (800231c <MX_SPI1_Init+0x68>)
 80022c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80022c6:	4b15      	ldr	r3, [pc, #84]	; (800231c <MX_SPI1_Init+0x68>)
 80022c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80022cc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022ce:	4b13      	ldr	r3, [pc, #76]	; (800231c <MX_SPI1_Init+0x68>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d4:	4b11      	ldr	r3, [pc, #68]	; (800231c <MX_SPI1_Init+0x68>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <MX_SPI1_Init+0x68>)
 80022dc:	2200      	movs	r2, #0
 80022de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022e0:	4b0e      	ldr	r3, [pc, #56]	; (800231c <MX_SPI1_Init+0x68>)
 80022e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <MX_SPI1_Init+0x68>)
 80022ea:	2230      	movs	r2, #48	; 0x30
 80022ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <MX_SPI1_Init+0x68>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f4:	4b09      	ldr	r3, [pc, #36]	; (800231c <MX_SPI1_Init+0x68>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fa:	4b08      	ldr	r3, [pc, #32]	; (800231c <MX_SPI1_Init+0x68>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <MX_SPI1_Init+0x68>)
 8002302:	220a      	movs	r2, #10
 8002304:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	; (800231c <MX_SPI1_Init+0x68>)
 8002308:	f001 ffb0 	bl	800426c <HAL_SPI_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002312:	f7ff ffc9 	bl	80022a8 <Error_Handler>
  }

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000380 	.word	0x20000380
 8002320:	40013000 	.word	0x40013000

08002324 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b088      	sub	sp, #32
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 0310 	add.w	r3, r7, #16
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a15      	ldr	r2, [pc, #84]	; (8002394 <HAL_SPI_MspInit+0x70>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d123      	bne.n	800238c <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002344:	4b14      	ldr	r3, [pc, #80]	; (8002398 <HAL_SPI_MspInit+0x74>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	4a13      	ldr	r2, [pc, #76]	; (8002398 <HAL_SPI_MspInit+0x74>)
 800234a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800234e:	6193      	str	r3, [r2, #24]
 8002350:	4b11      	ldr	r3, [pc, #68]	; (8002398 <HAL_SPI_MspInit+0x74>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235c:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <HAL_SPI_MspInit+0x74>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	4a0d      	ldr	r2, [pc, #52]	; (8002398 <HAL_SPI_MspInit+0x74>)
 8002362:	f043 0304 	orr.w	r3, r3, #4
 8002366:	6193      	str	r3, [r2, #24]
 8002368:	4b0b      	ldr	r3, [pc, #44]	; (8002398 <HAL_SPI_MspInit+0x74>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002374:	23a0      	movs	r3, #160	; 0xa0
 8002376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800237c:	2303      	movs	r3, #3
 800237e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	4619      	mov	r1, r3
 8002386:	4805      	ldr	r0, [pc, #20]	; (800239c <HAL_SPI_MspInit+0x78>)
 8002388:	f000 ffdc 	bl	8003344 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800238c:	bf00      	nop
 800238e:	3720      	adds	r7, #32
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40013000 	.word	0x40013000
 8002398:	40021000 	.word	0x40021000
 800239c:	40010800 	.word	0x40010800

080023a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023a6:	4b15      	ldr	r3, [pc, #84]	; (80023fc <HAL_MspInit+0x5c>)
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	4a14      	ldr	r2, [pc, #80]	; (80023fc <HAL_MspInit+0x5c>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6193      	str	r3, [r2, #24]
 80023b2:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_MspInit+0x5c>)
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023be:	4b0f      	ldr	r3, [pc, #60]	; (80023fc <HAL_MspInit+0x5c>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	4a0e      	ldr	r2, [pc, #56]	; (80023fc <HAL_MspInit+0x5c>)
 80023c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c8:	61d3      	str	r3, [r2, #28]
 80023ca:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <HAL_MspInit+0x5c>)
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d2:	607b      	str	r3, [r7, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <HAL_MspInit+0x60>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	4a04      	ldr	r2, [pc, #16]	; (8002400 <HAL_MspInit+0x60>)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr
 80023fc:	40021000 	.word	0x40021000
 8002400:	40010000 	.word	0x40010000

08002404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800241a:	4802      	ldr	r0, [pc, #8]	; (8002424 <HardFault_Handler+0x14>)
 800241c:	f001 f903 	bl	8003626 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002420:	e7fe      	b.n	8002420 <HardFault_Handler+0x10>
 8002422:	bf00      	nop
 8002424:	40011000 	.word	0x40011000

08002428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800242c:	e7fe      	b.n	800242c <MemManage_Handler+0x4>

0800242e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800242e:	b480      	push	{r7}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002432:	e7fe      	b.n	8002432 <BusFault_Handler+0x4>

08002434 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002438:	e7fe      	b.n	8002438 <UsageFault_Handler+0x4>

0800243a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr

08002452 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr

0800245e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002462:	f000 fa21 	bl	80028a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002470:	4802      	ldr	r0, [pc, #8]	; (800247c <TIM2_IRQHandler+0x10>)
 8002472:	f002 fa03 	bl	800487c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20000420 	.word	0x20000420

08002480 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002484:	4802      	ldr	r0, [pc, #8]	; (8002490 <TIM3_IRQHandler+0x10>)
 8002486:	f002 f9f9 	bl	800487c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	200003d8 	.word	0x200003d8

08002494 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002498:	4802      	ldr	r0, [pc, #8]	; (80024a4 <USART1_IRQHandler+0x10>)
 800249a:	f002 fdb9 	bl	8005010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000468 	.word	0x20000468

080024a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b0:	4a14      	ldr	r2, [pc, #80]	; (8002504 <_sbrk+0x5c>)
 80024b2:	4b15      	ldr	r3, [pc, #84]	; (8002508 <_sbrk+0x60>)
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024bc:	4b13      	ldr	r3, [pc, #76]	; (800250c <_sbrk+0x64>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d102      	bne.n	80024ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <_sbrk+0x64>)
 80024c6:	4a12      	ldr	r2, [pc, #72]	; (8002510 <_sbrk+0x68>)
 80024c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ca:	4b10      	ldr	r3, [pc, #64]	; (800250c <_sbrk+0x64>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d207      	bcs.n	80024e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d8:	f003 f97a 	bl	80057d0 <__errno>
 80024dc:	4602      	mov	r2, r0
 80024de:	230c      	movs	r3, #12
 80024e0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024e6:	e009      	b.n	80024fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ee:	4b07      	ldr	r3, [pc, #28]	; (800250c <_sbrk+0x64>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	4a05      	ldr	r2, [pc, #20]	; (800250c <_sbrk+0x64>)
 80024f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fa:	68fb      	ldr	r3, [r7, #12]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20005000 	.word	0x20005000
 8002508:	00000400 	.word	0x00000400
 800250c:	20000104 	.word	0x20000104
 8002510:	200004b8 	.word	0x200004b8

08002514 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr

08002520 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002526:	f107 0308 	add.w	r3, r7, #8
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002534:	463b      	mov	r3, r7
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800253c:	4b1d      	ldr	r3, [pc, #116]	; (80025b4 <MX_TIM2_Init+0x94>)
 800253e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 8002544:	4b1b      	ldr	r3, [pc, #108]	; (80025b4 <MX_TIM2_Init+0x94>)
 8002546:	22e0      	movs	r2, #224	; 0xe0
 8002548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800254a:	4b1a      	ldr	r3, [pc, #104]	; (80025b4 <MX_TIM2_Init+0x94>)
 800254c:	2200      	movs	r2, #0
 800254e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002550:	4b18      	ldr	r3, [pc, #96]	; (80025b4 <MX_TIM2_Init+0x94>)
 8002552:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002556:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002558:	4b16      	ldr	r3, [pc, #88]	; (80025b4 <MX_TIM2_Init+0x94>)
 800255a:	2200      	movs	r2, #0
 800255c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800255e:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <MX_TIM2_Init+0x94>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002564:	4813      	ldr	r0, [pc, #76]	; (80025b4 <MX_TIM2_Init+0x94>)
 8002566:	f002 f8e7 	bl	8004738 <HAL_TIM_Base_Init>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002570:	f7ff fe9a 	bl	80022a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002574:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002578:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800257a:	f107 0308 	add.w	r3, r7, #8
 800257e:	4619      	mov	r1, r3
 8002580:	480c      	ldr	r0, [pc, #48]	; (80025b4 <MX_TIM2_Init+0x94>)
 8002582:	f002 fa83 	bl	8004a8c <HAL_TIM_ConfigClockSource>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800258c:	f7ff fe8c 	bl	80022a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002590:	2300      	movs	r3, #0
 8002592:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002598:	463b      	mov	r3, r7
 800259a:	4619      	mov	r1, r3
 800259c:	4805      	ldr	r0, [pc, #20]	; (80025b4 <MX_TIM2_Init+0x94>)
 800259e:	f002 fc49 	bl	8004e34 <HAL_TIMEx_MasterConfigSynchronization>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025a8:	f7ff fe7e 	bl	80022a8 <Error_Handler>
  }

}
 80025ac:	bf00      	nop
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000420 	.word	0x20000420

080025b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025be:	f107 0308 	add.w	r3, r7, #8
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]
 80025ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025cc:	463b      	mov	r3, r7
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	; (800264c <MX_TIM3_Init+0x94>)
 80025d6:	4a1e      	ldr	r2, [pc, #120]	; (8002650 <MX_TIM3_Init+0x98>)
 80025d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 80025da:	4b1c      	ldr	r3, [pc, #112]	; (800264c <MX_TIM3_Init+0x94>)
 80025dc:	f240 22cf 	movw	r2, #719	; 0x2cf
 80025e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	; (800264c <MX_TIM3_Init+0x94>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80025e8:	4b18      	ldr	r3, [pc, #96]	; (800264c <MX_TIM3_Init+0x94>)
 80025ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025f0:	4b16      	ldr	r3, [pc, #88]	; (800264c <MX_TIM3_Init+0x94>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <MX_TIM3_Init+0x94>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025fc:	4813      	ldr	r0, [pc, #76]	; (800264c <MX_TIM3_Init+0x94>)
 80025fe:	f002 f89b 	bl	8004738 <HAL_TIM_Base_Init>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002608:	f7ff fe4e 	bl	80022a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800260c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002610:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	4619      	mov	r1, r3
 8002618:	480c      	ldr	r0, [pc, #48]	; (800264c <MX_TIM3_Init+0x94>)
 800261a:	f002 fa37 	bl	8004a8c <HAL_TIM_ConfigClockSource>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002624:	f7ff fe40 	bl	80022a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002628:	2300      	movs	r3, #0
 800262a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800262c:	2300      	movs	r3, #0
 800262e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002630:	463b      	mov	r3, r7
 8002632:	4619      	mov	r1, r3
 8002634:	4805      	ldr	r0, [pc, #20]	; (800264c <MX_TIM3_Init+0x94>)
 8002636:	f002 fbfd 	bl	8004e34 <HAL_TIMEx_MasterConfigSynchronization>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002640:	f7ff fe32 	bl	80022a8 <Error_Handler>
  }

}
 8002644:	bf00      	nop
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	200003d8 	.word	0x200003d8
 8002650:	40000400 	.word	0x40000400

08002654 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002664:	d114      	bne.n	8002690 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002666:	4b19      	ldr	r3, [pc, #100]	; (80026cc <HAL_TIM_Base_MspInit+0x78>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	4a18      	ldr	r2, [pc, #96]	; (80026cc <HAL_TIM_Base_MspInit+0x78>)
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	61d3      	str	r3, [r2, #28]
 8002672:	4b16      	ldr	r3, [pc, #88]	; (80026cc <HAL_TIM_Base_MspInit+0x78>)
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800267e:	2200      	movs	r2, #0
 8002680:	2100      	movs	r1, #0
 8002682:	201c      	movs	r0, #28
 8002684:	f000 fd77 	bl	8003176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002688:	201c      	movs	r0, #28
 800268a:	f000 fd90 	bl	80031ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800268e:	e018      	b.n	80026c2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a0e      	ldr	r2, [pc, #56]	; (80026d0 <HAL_TIM_Base_MspInit+0x7c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d113      	bne.n	80026c2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800269a:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <HAL_TIM_Base_MspInit+0x78>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	4a0b      	ldr	r2, [pc, #44]	; (80026cc <HAL_TIM_Base_MspInit+0x78>)
 80026a0:	f043 0302 	orr.w	r3, r3, #2
 80026a4:	61d3      	str	r3, [r2, #28]
 80026a6:	4b09      	ldr	r3, [pc, #36]	; (80026cc <HAL_TIM_Base_MspInit+0x78>)
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	201d      	movs	r0, #29
 80026b8:	f000 fd5d 	bl	8003176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026bc:	201d      	movs	r0, #29
 80026be:	f000 fd76 	bl	80031ae <HAL_NVIC_EnableIRQ>
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40000400 	.word	0x40000400

080026d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80026d8:	4b11      	ldr	r3, [pc, #68]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 80026da:	4a12      	ldr	r2, [pc, #72]	; (8002724 <MX_USART1_UART_Init+0x50>)
 80026dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80026de:	4b10      	ldr	r3, [pc, #64]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 80026e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026e6:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026f2:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026f8:	4b09      	ldr	r3, [pc, #36]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 80026fa:	220c      	movs	r2, #12
 80026fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026fe:	4b08      	ldr	r3, [pc, #32]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 8002706:	2200      	movs	r2, #0
 8002708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800270a:	4805      	ldr	r0, [pc, #20]	; (8002720 <MX_USART1_UART_Init+0x4c>)
 800270c:	f002 fc02 	bl	8004f14 <HAL_UART_Init>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002716:	f7ff fdc7 	bl	80022a8 <Error_Handler>
  }

}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000468 	.word	0x20000468
 8002724:	40013800 	.word	0x40013800

08002728 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b088      	sub	sp, #32
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002730:	f107 0310 	add.w	r3, r7, #16
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a20      	ldr	r2, [pc, #128]	; (80027c4 <HAL_UART_MspInit+0x9c>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d139      	bne.n	80027bc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002748:	4b1f      	ldr	r3, [pc, #124]	; (80027c8 <HAL_UART_MspInit+0xa0>)
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	4a1e      	ldr	r2, [pc, #120]	; (80027c8 <HAL_UART_MspInit+0xa0>)
 800274e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002752:	6193      	str	r3, [r2, #24]
 8002754:	4b1c      	ldr	r3, [pc, #112]	; (80027c8 <HAL_UART_MspInit+0xa0>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002760:	4b19      	ldr	r3, [pc, #100]	; (80027c8 <HAL_UART_MspInit+0xa0>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	4a18      	ldr	r2, [pc, #96]	; (80027c8 <HAL_UART_MspInit+0xa0>)
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	6193      	str	r3, [r2, #24]
 800276c:	4b16      	ldr	r3, [pc, #88]	; (80027c8 <HAL_UART_MspInit+0xa0>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002778:	f44f 7300 	mov.w	r3, #512	; 0x200
 800277c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002786:	f107 0310 	add.w	r3, r7, #16
 800278a:	4619      	mov	r1, r3
 800278c:	480f      	ldr	r0, [pc, #60]	; (80027cc <HAL_UART_MspInit+0xa4>)
 800278e:	f000 fdd9 	bl	8003344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a0:	f107 0310 	add.w	r3, r7, #16
 80027a4:	4619      	mov	r1, r3
 80027a6:	4809      	ldr	r0, [pc, #36]	; (80027cc <HAL_UART_MspInit+0xa4>)
 80027a8:	f000 fdcc 	bl	8003344 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2100      	movs	r1, #0
 80027b0:	2025      	movs	r0, #37	; 0x25
 80027b2:	f000 fce0 	bl	8003176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027b6:	2025      	movs	r0, #37	; 0x25
 80027b8:	f000 fcf9 	bl	80031ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027bc:	bf00      	nop
 80027be:	3720      	adds	r7, #32
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40013800 	.word	0x40013800
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40010800 	.word	0x40010800

080027d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027d0:	480c      	ldr	r0, [pc, #48]	; (8002804 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027d2:	490d      	ldr	r1, [pc, #52]	; (8002808 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027d4:	4a0d      	ldr	r2, [pc, #52]	; (800280c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027d8:	e002      	b.n	80027e0 <LoopCopyDataInit>

080027da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027de:	3304      	adds	r3, #4

080027e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027e4:	d3f9      	bcc.n	80027da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027e6:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027e8:	4c0a      	ldr	r4, [pc, #40]	; (8002814 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027ec:	e001      	b.n	80027f2 <LoopFillZerobss>

080027ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027f0:	3204      	adds	r2, #4

080027f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027f4:	d3fb      	bcc.n	80027ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027f6:	f7ff fe8d 	bl	8002514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027fa:	f002 ffef 	bl	80057dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027fe:	f7fd fecd 	bl	800059c <main>
  bx lr
 8002802:	4770      	bx	lr
  ldr r0, =_sdata
 8002804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002808:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 800280c:	08005a24 	.word	0x08005a24
  ldr r2, =_sbss
 8002810:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8002814:	200004b4 	.word	0x200004b4

08002818 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002818:	e7fe      	b.n	8002818 <ADC1_2_IRQHandler>
	...

0800281c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002820:	4b08      	ldr	r3, [pc, #32]	; (8002844 <HAL_Init+0x28>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a07      	ldr	r2, [pc, #28]	; (8002844 <HAL_Init+0x28>)
 8002826:	f043 0310 	orr.w	r3, r3, #16
 800282a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800282c:	2003      	movs	r0, #3
 800282e:	f000 fc97 	bl	8003160 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002832:	2000      	movs	r0, #0
 8002834:	f000 f808 	bl	8002848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002838:	f7ff fdb2 	bl	80023a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40022000 	.word	0x40022000

08002848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002850:	4b12      	ldr	r3, [pc, #72]	; (800289c <HAL_InitTick+0x54>)
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <HAL_InitTick+0x58>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	4619      	mov	r1, r3
 800285a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800285e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002862:	fbb2 f3f3 	udiv	r3, r2, r3
 8002866:	4618      	mov	r0, r3
 8002868:	f000 fcaf 	bl	80031ca <HAL_SYSTICK_Config>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e00e      	b.n	8002894 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b0f      	cmp	r3, #15
 800287a:	d80a      	bhi.n	8002892 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800287c:	2200      	movs	r2, #0
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002884:	f000 fc77 	bl	8003176 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002888:	4a06      	ldr	r2, [pc, #24]	; (80028a4 <HAL_InitTick+0x5c>)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
 8002890:	e000      	b.n	8002894 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
}
 8002894:	4618      	mov	r0, r3
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20000060 	.word	0x20000060
 80028a0:	20000068 	.word	0x20000068
 80028a4:	20000064 	.word	0x20000064

080028a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028ac:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <HAL_IncTick+0x1c>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	4b05      	ldr	r3, [pc, #20]	; (80028c8 <HAL_IncTick+0x20>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4413      	add	r3, r2
 80028b8:	4a03      	ldr	r2, [pc, #12]	; (80028c8 <HAL_IncTick+0x20>)
 80028ba:	6013      	str	r3, [r2, #0]
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr
 80028c4:	20000068 	.word	0x20000068
 80028c8:	200004ac 	.word	0x200004ac

080028cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return uwTick;
 80028d0:	4b02      	ldr	r3, [pc, #8]	; (80028dc <HAL_GetTick+0x10>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr
 80028dc:	200004ac 	.word	0x200004ac

080028e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028e8:	f7ff fff0 	bl	80028cc <HAL_GetTick>
 80028ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028f8:	d005      	beq.n	8002906 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028fa:	4b09      	ldr	r3, [pc, #36]	; (8002920 <HAL_Delay+0x40>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	461a      	mov	r2, r3
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4413      	add	r3, r2
 8002904:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002906:	bf00      	nop
 8002908:	f7ff ffe0 	bl	80028cc <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	429a      	cmp	r2, r3
 8002916:	d8f7      	bhi.n	8002908 <HAL_Delay+0x28>
  {
  }
}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20000068 	.word	0x20000068

08002924 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800292c:	2300      	movs	r3, #0
 800292e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0be      	b.n	8002ac4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002950:	2b00      	cmp	r3, #0
 8002952:	d109      	bne.n	8002968 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7fd fc7a 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 faeb 	bl	8002f44 <ADC_ConversionStop_Disable>
 800296e:	4603      	mov	r3, r0
 8002970:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002976:	f003 0310 	and.w	r3, r3, #16
 800297a:	2b00      	cmp	r3, #0
 800297c:	f040 8099 	bne.w	8002ab2 <HAL_ADC_Init+0x18e>
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f040 8095 	bne.w	8002ab2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002990:	f023 0302 	bic.w	r3, r3, #2
 8002994:	f043 0202 	orr.w	r2, r3, #2
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	7b1b      	ldrb	r3, [r3, #12]
 80029aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029bc:	d003      	beq.n	80029c6 <HAL_ADC_Init+0xa2>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d102      	bne.n	80029cc <HAL_ADC_Init+0xa8>
 80029c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ca:	e000      	b.n	80029ce <HAL_ADC_Init+0xaa>
 80029cc:	2300      	movs	r3, #0
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	7d1b      	ldrb	r3, [r3, #20]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d119      	bne.n	8002a10 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	7b1b      	ldrb	r3, [r3, #12]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d109      	bne.n	80029f8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	3b01      	subs	r3, #1
 80029ea:	035a      	lsls	r2, r3, #13
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	e00b      	b.n	8002a10 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fc:	f043 0220 	orr.w	r2, r3, #32
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	f043 0201 	orr.w	r2, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	4b28      	ldr	r3, [pc, #160]	; (8002acc <HAL_ADC_Init+0x1a8>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6812      	ldr	r2, [r2, #0]
 8002a32:	68b9      	ldr	r1, [r7, #8]
 8002a34:	430b      	orrs	r3, r1
 8002a36:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a40:	d003      	beq.n	8002a4a <HAL_ADC_Init+0x126>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d104      	bne.n	8002a54 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	051b      	lsls	r3, r3, #20
 8002a52:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <HAL_ADC_Init+0x1ac>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d10b      	bne.n	8002a90 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a82:	f023 0303 	bic.w	r3, r3, #3
 8002a86:	f043 0201 	orr.w	r2, r3, #1
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a8e:	e018      	b.n	8002ac2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a94:	f023 0312 	bic.w	r3, r3, #18
 8002a98:	f043 0210 	orr.w	r2, r3, #16
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ab0:	e007      	b.n	8002ac2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab6:	f043 0210 	orr.w	r2, r3, #16
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	ffe1f7fd 	.word	0xffe1f7fd
 8002ad0:	ff1f0efe 	.word	0xff1f0efe

08002ad4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002adc:	2300      	movs	r3, #0
 8002ade:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d101      	bne.n	8002aee <HAL_ADC_Start+0x1a>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e098      	b.n	8002c20 <HAL_ADC_Start+0x14c>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f9ca 	bl	8002e90 <ADC_Enable>
 8002afc:	4603      	mov	r3, r0
 8002afe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f040 8087 	bne.w	8002c16 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b10:	f023 0301 	bic.w	r3, r3, #1
 8002b14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a41      	ldr	r2, [pc, #260]	; (8002c28 <HAL_ADC_Start+0x154>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d105      	bne.n	8002b32 <HAL_ADC_Start+0x5e>
 8002b26:	4b41      	ldr	r3, [pc, #260]	; (8002c2c <HAL_ADC_Start+0x158>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d115      	bne.n	8002b5e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d026      	beq.n	8002b9a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b54:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b5c:	e01d      	b.n	8002b9a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b62:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a2f      	ldr	r2, [pc, #188]	; (8002c2c <HAL_ADC_Start+0x158>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d004      	beq.n	8002b7e <HAL_ADC_Start+0xaa>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a2b      	ldr	r2, [pc, #172]	; (8002c28 <HAL_ADC_Start+0x154>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d10d      	bne.n	8002b9a <HAL_ADC_Start+0xc6>
 8002b7e:	4b2b      	ldr	r3, [pc, #172]	; (8002c2c <HAL_ADC_Start+0x158>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d006      	beq.n	8002bb4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	f023 0206 	bic.w	r2, r3, #6
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002bb2:	e002      	b.n	8002bba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f06f 0202 	mvn.w	r2, #2
 8002bca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002bd6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002bda:	d113      	bne.n	8002c04 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002be0:	4a11      	ldr	r2, [pc, #68]	; (8002c28 <HAL_ADC_Start+0x154>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d105      	bne.n	8002bf2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002be6:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <HAL_ADC_Start+0x158>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d108      	bne.n	8002c04 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002c00:	609a      	str	r2, [r3, #8]
 8002c02:	e00c      	b.n	8002c1e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002c12:	609a      	str	r2, [r3, #8]
 8002c14:	e003      	b.n	8002c1e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40012800 	.word	0x40012800
 8002c2c:	40012400 	.word	0x40012400

08002c30 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d101      	bne.n	8002c4a <HAL_ADC_Stop+0x1a>
 8002c46:	2302      	movs	r3, #2
 8002c48:	e01a      	b.n	8002c80 <HAL_ADC_Stop+0x50>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f976 	bl	8002f44 <ADC_ConversionStop_Disable>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c6a:	f023 0301 	bic.w	r3, r3, #1
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002caa:	2300      	movs	r3, #0
 8002cac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d101      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x20>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	e0dc      	b.n	8002e7a <HAL_ADC_ConfigChannel+0x1da>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b06      	cmp	r3, #6
 8002cce:	d81c      	bhi.n	8002d0a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	3b05      	subs	r3, #5
 8002ce2:	221f      	movs	r2, #31
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	4019      	ands	r1, r3
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	6818      	ldr	r0, [r3, #0]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3b05      	subs	r3, #5
 8002cfc:	fa00 f203 	lsl.w	r2, r0, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	635a      	str	r2, [r3, #52]	; 0x34
 8002d08:	e03c      	b.n	8002d84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b0c      	cmp	r3, #12
 8002d10:	d81c      	bhi.n	8002d4c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	3b23      	subs	r3, #35	; 0x23
 8002d24:	221f      	movs	r2, #31
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	4019      	ands	r1, r3
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3b23      	subs	r3, #35	; 0x23
 8002d3e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	631a      	str	r2, [r3, #48]	; 0x30
 8002d4a:	e01b      	b.n	8002d84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	4613      	mov	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	3b41      	subs	r3, #65	; 0x41
 8002d5e:	221f      	movs	r2, #31
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	4019      	ands	r1, r3
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	3b41      	subs	r3, #65	; 0x41
 8002d78:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b09      	cmp	r3, #9
 8002d8a:	d91c      	bls.n	8002dc6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68d9      	ldr	r1, [r3, #12]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3b1e      	subs	r3, #30
 8002d9e:	2207      	movs	r2, #7
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43db      	mvns	r3, r3
 8002da6:	4019      	ands	r1, r3
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	6898      	ldr	r0, [r3, #8]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	3b1e      	subs	r3, #30
 8002db8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	60da      	str	r2, [r3, #12]
 8002dc4:	e019      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	6919      	ldr	r1, [r3, #16]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	2207      	movs	r2, #7
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	4019      	ands	r1, r3
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	6898      	ldr	r0, [r3, #8]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4613      	mov	r3, r2
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4413      	add	r3, r2
 8002dee:	fa00 f203 	lsl.w	r2, r0, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b10      	cmp	r3, #16
 8002e00:	d003      	beq.n	8002e0a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e06:	2b11      	cmp	r3, #17
 8002e08:	d132      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1d      	ldr	r2, [pc, #116]	; (8002e84 <HAL_ADC_ConfigChannel+0x1e4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d125      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d126      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002e30:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b10      	cmp	r3, #16
 8002e38:	d11a      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e3a:	4b13      	ldr	r3, [pc, #76]	; (8002e88 <HAL_ADC_ConfigChannel+0x1e8>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a13      	ldr	r2, [pc, #76]	; (8002e8c <HAL_ADC_ConfigChannel+0x1ec>)
 8002e40:	fba2 2303 	umull	r2, r3, r2, r3
 8002e44:	0c9a      	lsrs	r2, r3, #18
 8002e46:	4613      	mov	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e50:	e002      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f9      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x1b2>
 8002e5e:	e007      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e64:	f043 0220 	orr.w	r2, r3, #32
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr
 8002e84:	40012400 	.word	0x40012400
 8002e88:	20000060 	.word	0x20000060
 8002e8c:	431bde83 	.word	0x431bde83

08002e90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d040      	beq.n	8002f30 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f042 0201 	orr.w	r2, r2, #1
 8002ebc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	; (8002f3c <ADC_Enable+0xac>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a1f      	ldr	r2, [pc, #124]	; (8002f40 <ADC_Enable+0xb0>)
 8002ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec8:	0c9b      	lsrs	r3, r3, #18
 8002eca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ecc:	e002      	b.n	8002ed4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f9      	bne.n	8002ece <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002eda:	f7ff fcf7 	bl	80028cc <HAL_GetTick>
 8002ede:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ee0:	e01f      	b.n	8002f22 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ee2:	f7ff fcf3 	bl	80028cc <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d918      	bls.n	8002f22 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d011      	beq.n	8002f22 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f02:	f043 0210 	orr.w	r2, r3, #16
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0e:	f043 0201 	orr.w	r2, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e007      	b.n	8002f32 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d1d8      	bne.n	8002ee2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	20000060 	.word	0x20000060
 8002f40:	431bde83 	.word	0x431bde83

08002f44 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d12e      	bne.n	8002fbc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0201 	bic.w	r2, r2, #1
 8002f6c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f6e:	f7ff fcad 	bl	80028cc <HAL_GetTick>
 8002f72:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f74:	e01b      	b.n	8002fae <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f76:	f7ff fca9 	bl	80028cc <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d914      	bls.n	8002fae <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d10d      	bne.n	8002fae <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f96:	f043 0210 	orr.w	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa2:	f043 0201 	orr.w	r2, r3, #1
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e007      	b.n	8002fbe <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d0dc      	beq.n	8002f76 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
	...

08002fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	; (800300c <__NVIC_SetPriorityGrouping+0x44>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ffa:	4a04      	ldr	r2, [pc, #16]	; (800300c <__NVIC_SetPriorityGrouping+0x44>)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	60d3      	str	r3, [r2, #12]
}
 8003000:	bf00      	nop
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	e000ed00 	.word	0xe000ed00

08003010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003014:	4b04      	ldr	r3, [pc, #16]	; (8003028 <__NVIC_GetPriorityGrouping+0x18>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	0a1b      	lsrs	r3, r3, #8
 800301a:	f003 0307 	and.w	r3, r3, #7
}
 800301e:	4618      	mov	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303a:	2b00      	cmp	r3, #0
 800303c:	db0b      	blt.n	8003056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	f003 021f 	and.w	r2, r3, #31
 8003044:	4906      	ldr	r1, [pc, #24]	; (8003060 <__NVIC_EnableIRQ+0x34>)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	2001      	movs	r0, #1
 800304e:	fa00 f202 	lsl.w	r2, r0, r2
 8003052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	e000e100 	.word	0xe000e100

08003064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	6039      	str	r1, [r7, #0]
 800306e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003074:	2b00      	cmp	r3, #0
 8003076:	db0a      	blt.n	800308e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	b2da      	uxtb	r2, r3
 800307c:	490c      	ldr	r1, [pc, #48]	; (80030b0 <__NVIC_SetPriority+0x4c>)
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	0112      	lsls	r2, r2, #4
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	440b      	add	r3, r1
 8003088:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800308c:	e00a      	b.n	80030a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	b2da      	uxtb	r2, r3
 8003092:	4908      	ldr	r1, [pc, #32]	; (80030b4 <__NVIC_SetPriority+0x50>)
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	3b04      	subs	r3, #4
 800309c:	0112      	lsls	r2, r2, #4
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	440b      	add	r3, r1
 80030a2:	761a      	strb	r2, [r3, #24]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	e000e100 	.word	0xe000e100
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b089      	sub	sp, #36	; 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f1c3 0307 	rsb	r3, r3, #7
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	bf28      	it	cs
 80030d6:	2304      	movcs	r3, #4
 80030d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3304      	adds	r3, #4
 80030de:	2b06      	cmp	r3, #6
 80030e0:	d902      	bls.n	80030e8 <NVIC_EncodePriority+0x30>
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3b03      	subs	r3, #3
 80030e6:	e000      	b.n	80030ea <NVIC_EncodePriority+0x32>
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	fa02 f303 	lsl.w	r3, r2, r3
 80030f6:	43da      	mvns	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	401a      	ands	r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003100:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa01 f303 	lsl.w	r3, r1, r3
 800310a:	43d9      	mvns	r1, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003110:	4313      	orrs	r3, r2
         );
}
 8003112:	4618      	mov	r0, r3
 8003114:	3724      	adds	r7, #36	; 0x24
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3b01      	subs	r3, #1
 8003128:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800312c:	d301      	bcc.n	8003132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800312e:	2301      	movs	r3, #1
 8003130:	e00f      	b.n	8003152 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003132:	4a0a      	ldr	r2, [pc, #40]	; (800315c <SysTick_Config+0x40>)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3b01      	subs	r3, #1
 8003138:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800313a:	210f      	movs	r1, #15
 800313c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003140:	f7ff ff90 	bl	8003064 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003144:	4b05      	ldr	r3, [pc, #20]	; (800315c <SysTick_Config+0x40>)
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800314a:	4b04      	ldr	r3, [pc, #16]	; (800315c <SysTick_Config+0x40>)
 800314c:	2207      	movs	r2, #7
 800314e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	e000e010 	.word	0xe000e010

08003160 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff ff2d 	bl	8002fc8 <__NVIC_SetPriorityGrouping>
}
 800316e:	bf00      	nop
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003176:	b580      	push	{r7, lr}
 8003178:	b086      	sub	sp, #24
 800317a:	af00      	add	r7, sp, #0
 800317c:	4603      	mov	r3, r0
 800317e:	60b9      	str	r1, [r7, #8]
 8003180:	607a      	str	r2, [r7, #4]
 8003182:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003184:	2300      	movs	r3, #0
 8003186:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003188:	f7ff ff42 	bl	8003010 <__NVIC_GetPriorityGrouping>
 800318c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	6978      	ldr	r0, [r7, #20]
 8003194:	f7ff ff90 	bl	80030b8 <NVIC_EncodePriority>
 8003198:	4602      	mov	r2, r0
 800319a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800319e:	4611      	mov	r1, r2
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff ff5f 	bl	8003064 <__NVIC_SetPriority>
}
 80031a6:	bf00      	nop
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b082      	sub	sp, #8
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	4603      	mov	r3, r0
 80031b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff ff35 	bl	800302c <__NVIC_EnableIRQ>
}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b082      	sub	sp, #8
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff ffa2 	bl	800311c <SysTick_Config>
 80031d8:	4603      	mov	r3, r0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b085      	sub	sp, #20
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031ea:	2300      	movs	r3, #0
 80031ec:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d008      	beq.n	800320a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2204      	movs	r2, #4
 80031fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e020      	b.n	800324c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 020e 	bic.w	r2, r2, #14
 8003218:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0201 	bic.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003232:	2101      	movs	r1, #1
 8003234:	fa01 f202 	lsl.w	r2, r1, r2
 8003238:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800324a:	7bfb      	ldrb	r3, [r7, #15]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
	...

08003258 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003260:	2300      	movs	r3, #0
 8003262:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800326a:	2b02      	cmp	r3, #2
 800326c:	d005      	beq.n	800327a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2204      	movs	r2, #4
 8003272:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
 8003278:	e051      	b.n	800331e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 020e 	bic.w	r2, r2, #14
 8003288:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0201 	bic.w	r2, r2, #1
 8003298:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a22      	ldr	r2, [pc, #136]	; (8003328 <HAL_DMA_Abort_IT+0xd0>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d029      	beq.n	80032f8 <HAL_DMA_Abort_IT+0xa0>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a20      	ldr	r2, [pc, #128]	; (800332c <HAL_DMA_Abort_IT+0xd4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d022      	beq.n	80032f4 <HAL_DMA_Abort_IT+0x9c>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a1f      	ldr	r2, [pc, #124]	; (8003330 <HAL_DMA_Abort_IT+0xd8>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d01a      	beq.n	80032ee <HAL_DMA_Abort_IT+0x96>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a1d      	ldr	r2, [pc, #116]	; (8003334 <HAL_DMA_Abort_IT+0xdc>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d012      	beq.n	80032e8 <HAL_DMA_Abort_IT+0x90>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a1c      	ldr	r2, [pc, #112]	; (8003338 <HAL_DMA_Abort_IT+0xe0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d00a      	beq.n	80032e2 <HAL_DMA_Abort_IT+0x8a>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a1a      	ldr	r2, [pc, #104]	; (800333c <HAL_DMA_Abort_IT+0xe4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d102      	bne.n	80032dc <HAL_DMA_Abort_IT+0x84>
 80032d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032da:	e00e      	b.n	80032fa <HAL_DMA_Abort_IT+0xa2>
 80032dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032e0:	e00b      	b.n	80032fa <HAL_DMA_Abort_IT+0xa2>
 80032e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032e6:	e008      	b.n	80032fa <HAL_DMA_Abort_IT+0xa2>
 80032e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ec:	e005      	b.n	80032fa <HAL_DMA_Abort_IT+0xa2>
 80032ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032f2:	e002      	b.n	80032fa <HAL_DMA_Abort_IT+0xa2>
 80032f4:	2310      	movs	r3, #16
 80032f6:	e000      	b.n	80032fa <HAL_DMA_Abort_IT+0xa2>
 80032f8:	2301      	movs	r3, #1
 80032fa:	4a11      	ldr	r2, [pc, #68]	; (8003340 <HAL_DMA_Abort_IT+0xe8>)
 80032fc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	4798      	blx	r3
    } 
  }
  return status;
 800331e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003320:	4618      	mov	r0, r3
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40020008 	.word	0x40020008
 800332c:	4002001c 	.word	0x4002001c
 8003330:	40020030 	.word	0x40020030
 8003334:	40020044 	.word	0x40020044
 8003338:	40020058 	.word	0x40020058
 800333c:	4002006c 	.word	0x4002006c
 8003340:	40020000 	.word	0x40020000

08003344 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003344:	b480      	push	{r7}
 8003346:	b08b      	sub	sp, #44	; 0x2c
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800334e:	2300      	movs	r3, #0
 8003350:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003352:	2300      	movs	r3, #0
 8003354:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003356:	e127      	b.n	80035a8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003358:	2201      	movs	r2, #1
 800335a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	69fa      	ldr	r2, [r7, #28]
 8003368:	4013      	ands	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	429a      	cmp	r2, r3
 8003372:	f040 8116 	bne.w	80035a2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b12      	cmp	r3, #18
 800337c:	d034      	beq.n	80033e8 <HAL_GPIO_Init+0xa4>
 800337e:	2b12      	cmp	r3, #18
 8003380:	d80d      	bhi.n	800339e <HAL_GPIO_Init+0x5a>
 8003382:	2b02      	cmp	r3, #2
 8003384:	d02b      	beq.n	80033de <HAL_GPIO_Init+0x9a>
 8003386:	2b02      	cmp	r3, #2
 8003388:	d804      	bhi.n	8003394 <HAL_GPIO_Init+0x50>
 800338a:	2b00      	cmp	r3, #0
 800338c:	d031      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
 800338e:	2b01      	cmp	r3, #1
 8003390:	d01c      	beq.n	80033cc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003392:	e048      	b.n	8003426 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003394:	2b03      	cmp	r3, #3
 8003396:	d043      	beq.n	8003420 <HAL_GPIO_Init+0xdc>
 8003398:	2b11      	cmp	r3, #17
 800339a:	d01b      	beq.n	80033d4 <HAL_GPIO_Init+0x90>
          break;
 800339c:	e043      	b.n	8003426 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800339e:	4a89      	ldr	r2, [pc, #548]	; (80035c4 <HAL_GPIO_Init+0x280>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d026      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
 80033a4:	4a87      	ldr	r2, [pc, #540]	; (80035c4 <HAL_GPIO_Init+0x280>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d806      	bhi.n	80033b8 <HAL_GPIO_Init+0x74>
 80033aa:	4a87      	ldr	r2, [pc, #540]	; (80035c8 <HAL_GPIO_Init+0x284>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d020      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
 80033b0:	4a86      	ldr	r2, [pc, #536]	; (80035cc <HAL_GPIO_Init+0x288>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d01d      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
          break;
 80033b6:	e036      	b.n	8003426 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80033b8:	4a85      	ldr	r2, [pc, #532]	; (80035d0 <HAL_GPIO_Init+0x28c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d019      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
 80033be:	4a85      	ldr	r2, [pc, #532]	; (80035d4 <HAL_GPIO_Init+0x290>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d016      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
 80033c4:	4a84      	ldr	r2, [pc, #528]	; (80035d8 <HAL_GPIO_Init+0x294>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d013      	beq.n	80033f2 <HAL_GPIO_Init+0xae>
          break;
 80033ca:	e02c      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	623b      	str	r3, [r7, #32]
          break;
 80033d2:	e028      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	3304      	adds	r3, #4
 80033da:	623b      	str	r3, [r7, #32]
          break;
 80033dc:	e023      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	3308      	adds	r3, #8
 80033e4:	623b      	str	r3, [r7, #32]
          break;
 80033e6:	e01e      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	330c      	adds	r3, #12
 80033ee:	623b      	str	r3, [r7, #32]
          break;
 80033f0:	e019      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d102      	bne.n	8003400 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80033fa:	2304      	movs	r3, #4
 80033fc:	623b      	str	r3, [r7, #32]
          break;
 80033fe:	e012      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d105      	bne.n	8003414 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003408:	2308      	movs	r3, #8
 800340a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	69fa      	ldr	r2, [r7, #28]
 8003410:	611a      	str	r2, [r3, #16]
          break;
 8003412:	e008      	b.n	8003426 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003414:	2308      	movs	r3, #8
 8003416:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69fa      	ldr	r2, [r7, #28]
 800341c:	615a      	str	r2, [r3, #20]
          break;
 800341e:	e002      	b.n	8003426 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003420:	2300      	movs	r3, #0
 8003422:	623b      	str	r3, [r7, #32]
          break;
 8003424:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2bff      	cmp	r3, #255	; 0xff
 800342a:	d801      	bhi.n	8003430 <HAL_GPIO_Init+0xec>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	e001      	b.n	8003434 <HAL_GPIO_Init+0xf0>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3304      	adds	r3, #4
 8003434:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	2bff      	cmp	r3, #255	; 0xff
 800343a:	d802      	bhi.n	8003442 <HAL_GPIO_Init+0xfe>
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	e002      	b.n	8003448 <HAL_GPIO_Init+0x104>
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	3b08      	subs	r3, #8
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	210f      	movs	r1, #15
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	fa01 f303 	lsl.w	r3, r1, r3
 8003456:	43db      	mvns	r3, r3
 8003458:	401a      	ands	r2, r3
 800345a:	6a39      	ldr	r1, [r7, #32]
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	fa01 f303 	lsl.w	r3, r1, r3
 8003462:	431a      	orrs	r2, r3
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 8096 	beq.w	80035a2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003476:	4b59      	ldr	r3, [pc, #356]	; (80035dc <HAL_GPIO_Init+0x298>)
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	4a58      	ldr	r2, [pc, #352]	; (80035dc <HAL_GPIO_Init+0x298>)
 800347c:	f043 0301 	orr.w	r3, r3, #1
 8003480:	6193      	str	r3, [r2, #24]
 8003482:	4b56      	ldr	r3, [pc, #344]	; (80035dc <HAL_GPIO_Init+0x298>)
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	60bb      	str	r3, [r7, #8]
 800348c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800348e:	4a54      	ldr	r2, [pc, #336]	; (80035e0 <HAL_GPIO_Init+0x29c>)
 8003490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003492:	089b      	lsrs	r3, r3, #2
 8003494:	3302      	adds	r3, #2
 8003496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800349a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800349c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	220f      	movs	r2, #15
 80034a6:	fa02 f303 	lsl.w	r3, r2, r3
 80034aa:	43db      	mvns	r3, r3
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4013      	ands	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a4b      	ldr	r2, [pc, #300]	; (80035e4 <HAL_GPIO_Init+0x2a0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d013      	beq.n	80034e2 <HAL_GPIO_Init+0x19e>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a4a      	ldr	r2, [pc, #296]	; (80035e8 <HAL_GPIO_Init+0x2a4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d00d      	beq.n	80034de <HAL_GPIO_Init+0x19a>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a49      	ldr	r2, [pc, #292]	; (80035ec <HAL_GPIO_Init+0x2a8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d007      	beq.n	80034da <HAL_GPIO_Init+0x196>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a48      	ldr	r2, [pc, #288]	; (80035f0 <HAL_GPIO_Init+0x2ac>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d101      	bne.n	80034d6 <HAL_GPIO_Init+0x192>
 80034d2:	2303      	movs	r3, #3
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x1a0>
 80034d6:	2304      	movs	r3, #4
 80034d8:	e004      	b.n	80034e4 <HAL_GPIO_Init+0x1a0>
 80034da:	2302      	movs	r3, #2
 80034dc:	e002      	b.n	80034e4 <HAL_GPIO_Init+0x1a0>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_GPIO_Init+0x1a0>
 80034e2:	2300      	movs	r3, #0
 80034e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e6:	f002 0203 	and.w	r2, r2, #3
 80034ea:	0092      	lsls	r2, r2, #2
 80034ec:	4093      	lsls	r3, r2
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80034f4:	493a      	ldr	r1, [pc, #232]	; (80035e0 <HAL_GPIO_Init+0x29c>)
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	089b      	lsrs	r3, r3, #2
 80034fa:	3302      	adds	r3, #2
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d006      	beq.n	800351c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800350e:	4b39      	ldr	r3, [pc, #228]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	4938      	ldr	r1, [pc, #224]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	4313      	orrs	r3, r2
 8003518:	600b      	str	r3, [r1, #0]
 800351a:	e006      	b.n	800352a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800351c:	4b35      	ldr	r3, [pc, #212]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	43db      	mvns	r3, r3
 8003524:	4933      	ldr	r1, [pc, #204]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003526:	4013      	ands	r3, r2
 8003528:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d006      	beq.n	8003544 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003536:	4b2f      	ldr	r3, [pc, #188]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	492e      	ldr	r1, [pc, #184]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	4313      	orrs	r3, r2
 8003540:	604b      	str	r3, [r1, #4]
 8003542:	e006      	b.n	8003552 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003544:	4b2b      	ldr	r3, [pc, #172]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	43db      	mvns	r3, r3
 800354c:	4929      	ldr	r1, [pc, #164]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 800354e:	4013      	ands	r3, r2
 8003550:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d006      	beq.n	800356c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800355e:	4b25      	ldr	r3, [pc, #148]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	4924      	ldr	r1, [pc, #144]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	4313      	orrs	r3, r2
 8003568:	608b      	str	r3, [r1, #8]
 800356a:	e006      	b.n	800357a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800356c:	4b21      	ldr	r3, [pc, #132]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	43db      	mvns	r3, r3
 8003574:	491f      	ldr	r1, [pc, #124]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003576:	4013      	ands	r3, r2
 8003578:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d006      	beq.n	8003594 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003586:	4b1b      	ldr	r3, [pc, #108]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003588:	68da      	ldr	r2, [r3, #12]
 800358a:	491a      	ldr	r1, [pc, #104]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	4313      	orrs	r3, r2
 8003590:	60cb      	str	r3, [r1, #12]
 8003592:	e006      	b.n	80035a2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003594:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	43db      	mvns	r3, r3
 800359c:	4915      	ldr	r1, [pc, #84]	; (80035f4 <HAL_GPIO_Init+0x2b0>)
 800359e:	4013      	ands	r3, r2
 80035a0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80035a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a4:	3301      	adds	r3, #1
 80035a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ae:	fa22 f303 	lsr.w	r3, r2, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f47f aed0 	bne.w	8003358 <HAL_GPIO_Init+0x14>
  }
}
 80035b8:	bf00      	nop
 80035ba:	372c      	adds	r7, #44	; 0x2c
 80035bc:	46bd      	mov	sp, r7
 80035be:	bc80      	pop	{r7}
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	10210000 	.word	0x10210000
 80035c8:	10110000 	.word	0x10110000
 80035cc:	10120000 	.word	0x10120000
 80035d0:	10310000 	.word	0x10310000
 80035d4:	10320000 	.word	0x10320000
 80035d8:	10220000 	.word	0x10220000
 80035dc:	40021000 	.word	0x40021000
 80035e0:	40010000 	.word	0x40010000
 80035e4:	40010800 	.word	0x40010800
 80035e8:	40010c00 	.word	0x40010c00
 80035ec:	40011000 	.word	0x40011000
 80035f0:	40011400 	.word	0x40011400
 80035f4:	40010400 	.word	0x40010400

080035f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	887b      	ldrh	r3, [r7, #2]
 800360a:	4013      	ands	r3, r2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d002      	beq.n	8003616 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
 8003614:	e001      	b.n	800361a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003616:	2300      	movs	r3, #0
 8003618:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800361a:	7bfb      	ldrb	r3, [r7, #15]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3714      	adds	r7, #20
 8003620:	46bd      	mov	sp, r7
 8003622:	bc80      	pop	{r7}
 8003624:	4770      	bx	lr

08003626 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003626:	b480      	push	{r7}
 8003628:	b083      	sub	sp, #12
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	460b      	mov	r3, r1
 8003630:	807b      	strh	r3, [r7, #2]
 8003632:	4613      	mov	r3, r2
 8003634:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003636:	787b      	ldrb	r3, [r7, #1]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800363c:	887a      	ldrh	r2, [r7, #2]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003642:	e003      	b.n	800364c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003644:	887b      	ldrh	r3, [r7, #2]
 8003646:	041a      	lsls	r2, r3, #16
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	611a      	str	r2, [r3, #16]
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	bc80      	pop	{r7}
 8003654:	4770      	bx	lr
	...

08003658 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e11f      	b.n	80038aa <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d106      	bne.n	8003684 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7fc ff4e 	bl	8000520 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2224      	movs	r2, #36	; 0x24
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036bc:	f000 fcda 	bl	8004074 <HAL_RCC_GetPCLK1Freq>
 80036c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	4a7b      	ldr	r2, [pc, #492]	; (80038b4 <HAL_I2C_Init+0x25c>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d807      	bhi.n	80036dc <HAL_I2C_Init+0x84>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	4a7a      	ldr	r2, [pc, #488]	; (80038b8 <HAL_I2C_Init+0x260>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	bf94      	ite	ls
 80036d4:	2301      	movls	r3, #1
 80036d6:	2300      	movhi	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	e006      	b.n	80036ea <HAL_I2C_Init+0x92>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4a77      	ldr	r2, [pc, #476]	; (80038bc <HAL_I2C_Init+0x264>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	bf94      	ite	ls
 80036e4:	2301      	movls	r3, #1
 80036e6:	2300      	movhi	r3, #0
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e0db      	b.n	80038aa <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	4a72      	ldr	r2, [pc, #456]	; (80038c0 <HAL_I2C_Init+0x268>)
 80036f6:	fba2 2303 	umull	r2, r3, r2, r3
 80036fa:	0c9b      	lsrs	r3, r3, #18
 80036fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68ba      	ldr	r2, [r7, #8]
 800370e:	430a      	orrs	r2, r1
 8003710:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	4a64      	ldr	r2, [pc, #400]	; (80038b4 <HAL_I2C_Init+0x25c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d802      	bhi.n	800372c <HAL_I2C_Init+0xd4>
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	3301      	adds	r3, #1
 800372a:	e009      	b.n	8003740 <HAL_I2C_Init+0xe8>
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003732:	fb02 f303 	mul.w	r3, r2, r3
 8003736:	4a63      	ldr	r2, [pc, #396]	; (80038c4 <HAL_I2C_Init+0x26c>)
 8003738:	fba2 2303 	umull	r2, r3, r2, r3
 800373c:	099b      	lsrs	r3, r3, #6
 800373e:	3301      	adds	r3, #1
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6812      	ldr	r2, [r2, #0]
 8003744:	430b      	orrs	r3, r1
 8003746:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003752:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	4956      	ldr	r1, [pc, #344]	; (80038b4 <HAL_I2C_Init+0x25c>)
 800375c:	428b      	cmp	r3, r1
 800375e:	d80d      	bhi.n	800377c <HAL_I2C_Init+0x124>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	1e59      	subs	r1, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	fbb1 f3f3 	udiv	r3, r1, r3
 800376e:	3301      	adds	r3, #1
 8003770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003774:	2b04      	cmp	r3, #4
 8003776:	bf38      	it	cc
 8003778:	2304      	movcc	r3, #4
 800377a:	e04f      	b.n	800381c <HAL_I2C_Init+0x1c4>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d111      	bne.n	80037a8 <HAL_I2C_Init+0x150>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	1e58      	subs	r0, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6859      	ldr	r1, [r3, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	440b      	add	r3, r1
 8003792:	fbb0 f3f3 	udiv	r3, r0, r3
 8003796:	3301      	adds	r3, #1
 8003798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800379c:	2b00      	cmp	r3, #0
 800379e:	bf0c      	ite	eq
 80037a0:	2301      	moveq	r3, #1
 80037a2:	2300      	movne	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	e012      	b.n	80037ce <HAL_I2C_Init+0x176>
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	1e58      	subs	r0, r3, #1
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6859      	ldr	r1, [r3, #4]
 80037b0:	460b      	mov	r3, r1
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	440b      	add	r3, r1
 80037b6:	0099      	lsls	r1, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80037be:	3301      	adds	r3, #1
 80037c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bf0c      	ite	eq
 80037c8:	2301      	moveq	r3, #1
 80037ca:	2300      	movne	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_I2C_Init+0x17e>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e022      	b.n	800381c <HAL_I2C_Init+0x1c4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d10e      	bne.n	80037fc <HAL_I2C_Init+0x1a4>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	1e58      	subs	r0, r3, #1
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6859      	ldr	r1, [r3, #4]
 80037e6:	460b      	mov	r3, r1
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	440b      	add	r3, r1
 80037ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80037f0:	3301      	adds	r3, #1
 80037f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037fa:	e00f      	b.n	800381c <HAL_I2C_Init+0x1c4>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	1e58      	subs	r0, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6859      	ldr	r1, [r3, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	0099      	lsls	r1, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003812:	3301      	adds	r3, #1
 8003814:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003818:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	6809      	ldr	r1, [r1, #0]
 8003820:	4313      	orrs	r3, r2
 8003822:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69da      	ldr	r2, [r3, #28]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	431a      	orrs	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800384a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6911      	ldr	r1, [r2, #16]
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	68d2      	ldr	r2, [r2, #12]
 8003856:	4311      	orrs	r1, r2
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	430b      	orrs	r3, r1
 800385e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	695a      	ldr	r2, [r3, #20]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	431a      	orrs	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	000186a0 	.word	0x000186a0
 80038b8:	001e847f 	.word	0x001e847f
 80038bc:	003d08ff 	.word	0x003d08ff
 80038c0:	431bde83 	.word	0x431bde83
 80038c4:	10624dd3 	.word	0x10624dd3

080038c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e26c      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	f000 8087 	beq.w	80039f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038e8:	4b92      	ldr	r3, [pc, #584]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 030c 	and.w	r3, r3, #12
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	d00c      	beq.n	800390e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038f4:	4b8f      	ldr	r3, [pc, #572]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f003 030c 	and.w	r3, r3, #12
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d112      	bne.n	8003926 <HAL_RCC_OscConfig+0x5e>
 8003900:	4b8c      	ldr	r3, [pc, #560]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800390c:	d10b      	bne.n	8003926 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800390e:	4b89      	ldr	r3, [pc, #548]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d06c      	beq.n	80039f4 <HAL_RCC_OscConfig+0x12c>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d168      	bne.n	80039f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e246      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800392e:	d106      	bne.n	800393e <HAL_RCC_OscConfig+0x76>
 8003930:	4b80      	ldr	r3, [pc, #512]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a7f      	ldr	r2, [pc, #508]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003936:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	e02e      	b.n	800399c <HAL_RCC_OscConfig+0xd4>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10c      	bne.n	8003960 <HAL_RCC_OscConfig+0x98>
 8003946:	4b7b      	ldr	r3, [pc, #492]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a7a      	ldr	r2, [pc, #488]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 800394c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003950:	6013      	str	r3, [r2, #0]
 8003952:	4b78      	ldr	r3, [pc, #480]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a77      	ldr	r2, [pc, #476]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003958:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800395c:	6013      	str	r3, [r2, #0]
 800395e:	e01d      	b.n	800399c <HAL_RCC_OscConfig+0xd4>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003968:	d10c      	bne.n	8003984 <HAL_RCC_OscConfig+0xbc>
 800396a:	4b72      	ldr	r3, [pc, #456]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a71      	ldr	r2, [pc, #452]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	4b6f      	ldr	r3, [pc, #444]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a6e      	ldr	r2, [pc, #440]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 800397c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	e00b      	b.n	800399c <HAL_RCC_OscConfig+0xd4>
 8003984:	4b6b      	ldr	r3, [pc, #428]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a6a      	ldr	r2, [pc, #424]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 800398a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398e:	6013      	str	r3, [r2, #0]
 8003990:	4b68      	ldr	r3, [pc, #416]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a67      	ldr	r2, [pc, #412]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800399a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d013      	beq.n	80039cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7fe ff92 	bl	80028cc <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ac:	f7fe ff8e 	bl	80028cc <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b64      	cmp	r3, #100	; 0x64
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e1fa      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039be:	4b5d      	ldr	r3, [pc, #372]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0xe4>
 80039ca:	e014      	b.n	80039f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7fe ff7e 	bl	80028cc <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039d4:	f7fe ff7a 	bl	80028cc <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b64      	cmp	r3, #100	; 0x64
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e1e6      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e6:	4b53      	ldr	r3, [pc, #332]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x10c>
 80039f2:	e000      	b.n	80039f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d063      	beq.n	8003aca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a02:	4b4c      	ldr	r3, [pc, #304]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f003 030c 	and.w	r3, r3, #12
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00b      	beq.n	8003a26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a0e:	4b49      	ldr	r3, [pc, #292]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 030c 	and.w	r3, r3, #12
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d11c      	bne.n	8003a54 <HAL_RCC_OscConfig+0x18c>
 8003a1a:	4b46      	ldr	r3, [pc, #280]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d116      	bne.n	8003a54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a26:	4b43      	ldr	r3, [pc, #268]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d005      	beq.n	8003a3e <HAL_RCC_OscConfig+0x176>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d001      	beq.n	8003a3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e1ba      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3e:	4b3d      	ldr	r3, [pc, #244]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	4939      	ldr	r1, [pc, #228]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a52:	e03a      	b.n	8003aca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d020      	beq.n	8003a9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a5c:	4b36      	ldr	r3, [pc, #216]	; (8003b38 <HAL_RCC_OscConfig+0x270>)
 8003a5e:	2201      	movs	r2, #1
 8003a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a62:	f7fe ff33 	bl	80028cc <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a6a:	f7fe ff2f 	bl	80028cc <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e19b      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7c:	4b2d      	ldr	r3, [pc, #180]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f0      	beq.n	8003a6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a88:	4b2a      	ldr	r3, [pc, #168]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	4927      	ldr	r1, [pc, #156]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	600b      	str	r3, [r1, #0]
 8003a9c:	e015      	b.n	8003aca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a9e:	4b26      	ldr	r3, [pc, #152]	; (8003b38 <HAL_RCC_OscConfig+0x270>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe ff12 	bl	80028cc <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aac:	f7fe ff0e 	bl	80028cc <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e17a      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003abe:	4b1d      	ldr	r3, [pc, #116]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0308 	and.w	r3, r3, #8
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d03a      	beq.n	8003b4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d019      	beq.n	8003b12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ade:	4b17      	ldr	r3, [pc, #92]	; (8003b3c <HAL_RCC_OscConfig+0x274>)
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae4:	f7fe fef2 	bl	80028cc <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aea:	e008      	b.n	8003afe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aec:	f7fe feee 	bl	80028cc <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e15a      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afe:	4b0d      	ldr	r3, [pc, #52]	; (8003b34 <HAL_RCC_OscConfig+0x26c>)
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0f0      	beq.n	8003aec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	f000 fada 	bl	80040c4 <RCC_Delay>
 8003b10:	e01c      	b.n	8003b4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <HAL_RCC_OscConfig+0x274>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b18:	f7fe fed8 	bl	80028cc <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b1e:	e00f      	b.n	8003b40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b20:	f7fe fed4 	bl	80028cc <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d908      	bls.n	8003b40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e140      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
 8003b32:	bf00      	nop
 8003b34:	40021000 	.word	0x40021000
 8003b38:	42420000 	.word	0x42420000
 8003b3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b40:	4b9e      	ldr	r3, [pc, #632]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1e9      	bne.n	8003b20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 80a6 	beq.w	8003ca6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b5e:	4b97      	ldr	r3, [pc, #604]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003b60:	69db      	ldr	r3, [r3, #28]
 8003b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10d      	bne.n	8003b86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b6a:	4b94      	ldr	r3, [pc, #592]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	4a93      	ldr	r2, [pc, #588]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b74:	61d3      	str	r3, [r2, #28]
 8003b76:	4b91      	ldr	r3, [pc, #580]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003b78:	69db      	ldr	r3, [r3, #28]
 8003b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b7e:	60bb      	str	r3, [r7, #8]
 8003b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b82:	2301      	movs	r3, #1
 8003b84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b86:	4b8e      	ldr	r3, [pc, #568]	; (8003dc0 <HAL_RCC_OscConfig+0x4f8>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d118      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b92:	4b8b      	ldr	r3, [pc, #556]	; (8003dc0 <HAL_RCC_OscConfig+0x4f8>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a8a      	ldr	r2, [pc, #552]	; (8003dc0 <HAL_RCC_OscConfig+0x4f8>)
 8003b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b9e:	f7fe fe95 	bl	80028cc <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba6:	f7fe fe91 	bl	80028cc <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b64      	cmp	r3, #100	; 0x64
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e0fd      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb8:	4b81      	ldr	r3, [pc, #516]	; (8003dc0 <HAL_RCC_OscConfig+0x4f8>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d106      	bne.n	8003bda <HAL_RCC_OscConfig+0x312>
 8003bcc:	4b7b      	ldr	r3, [pc, #492]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	4a7a      	ldr	r2, [pc, #488]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003bd2:	f043 0301 	orr.w	r3, r3, #1
 8003bd6:	6213      	str	r3, [r2, #32]
 8003bd8:	e02d      	b.n	8003c36 <HAL_RCC_OscConfig+0x36e>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCC_OscConfig+0x334>
 8003be2:	4b76      	ldr	r3, [pc, #472]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	4a75      	ldr	r2, [pc, #468]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003be8:	f023 0301 	bic.w	r3, r3, #1
 8003bec:	6213      	str	r3, [r2, #32]
 8003bee:	4b73      	ldr	r3, [pc, #460]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	4a72      	ldr	r2, [pc, #456]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003bf4:	f023 0304 	bic.w	r3, r3, #4
 8003bf8:	6213      	str	r3, [r2, #32]
 8003bfa:	e01c      	b.n	8003c36 <HAL_RCC_OscConfig+0x36e>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	2b05      	cmp	r3, #5
 8003c02:	d10c      	bne.n	8003c1e <HAL_RCC_OscConfig+0x356>
 8003c04:	4b6d      	ldr	r3, [pc, #436]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	4a6c      	ldr	r2, [pc, #432]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c0a:	f043 0304 	orr.w	r3, r3, #4
 8003c0e:	6213      	str	r3, [r2, #32]
 8003c10:	4b6a      	ldr	r3, [pc, #424]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	4a69      	ldr	r2, [pc, #420]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c16:	f043 0301 	orr.w	r3, r3, #1
 8003c1a:	6213      	str	r3, [r2, #32]
 8003c1c:	e00b      	b.n	8003c36 <HAL_RCC_OscConfig+0x36e>
 8003c1e:	4b67      	ldr	r3, [pc, #412]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	4a66      	ldr	r2, [pc, #408]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c24:	f023 0301 	bic.w	r3, r3, #1
 8003c28:	6213      	str	r3, [r2, #32]
 8003c2a:	4b64      	ldr	r3, [pc, #400]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	4a63      	ldr	r2, [pc, #396]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c30:	f023 0304 	bic.w	r3, r3, #4
 8003c34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d015      	beq.n	8003c6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c3e:	f7fe fe45 	bl	80028cc <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c44:	e00a      	b.n	8003c5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c46:	f7fe fe41 	bl	80028cc <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e0ab      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c5c:	4b57      	ldr	r3, [pc, #348]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0ee      	beq.n	8003c46 <HAL_RCC_OscConfig+0x37e>
 8003c68:	e014      	b.n	8003c94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c6a:	f7fe fe2f 	bl	80028cc <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c70:	e00a      	b.n	8003c88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c72:	f7fe fe2b 	bl	80028cc <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d901      	bls.n	8003c88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e095      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c88:	4b4c      	ldr	r3, [pc, #304]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1ee      	bne.n	8003c72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d105      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c9a:	4b48      	ldr	r3, [pc, #288]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	4a47      	ldr	r2, [pc, #284]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003ca0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 8081 	beq.w	8003db2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cb0:	4b42      	ldr	r3, [pc, #264]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 030c 	and.w	r3, r3, #12
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d061      	beq.n	8003d80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d146      	bne.n	8003d52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cc4:	4b3f      	ldr	r3, [pc, #252]	; (8003dc4 <HAL_RCC_OscConfig+0x4fc>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cca:	f7fe fdff 	bl	80028cc <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cd0:	e008      	b.n	8003ce4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cd2:	f7fe fdfb 	bl	80028cc <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e067      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ce4:	4b35      	ldr	r3, [pc, #212]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1f0      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf8:	d108      	bne.n	8003d0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cfa:	4b30      	ldr	r3, [pc, #192]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	492d      	ldr	r1, [pc, #180]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d0c:	4b2b      	ldr	r3, [pc, #172]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a19      	ldr	r1, [r3, #32]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	430b      	orrs	r3, r1
 8003d1e:	4927      	ldr	r1, [pc, #156]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d24:	4b27      	ldr	r3, [pc, #156]	; (8003dc4 <HAL_RCC_OscConfig+0x4fc>)
 8003d26:	2201      	movs	r2, #1
 8003d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2a:	f7fe fdcf 	bl	80028cc <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d30:	e008      	b.n	8003d44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d32:	f7fe fdcb 	bl	80028cc <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e037      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d44:	4b1d      	ldr	r3, [pc, #116]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0f0      	beq.n	8003d32 <HAL_RCC_OscConfig+0x46a>
 8003d50:	e02f      	b.n	8003db2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d52:	4b1c      	ldr	r3, [pc, #112]	; (8003dc4 <HAL_RCC_OscConfig+0x4fc>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d58:	f7fe fdb8 	bl	80028cc <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d60:	f7fe fdb4 	bl	80028cc <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e020      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d72:	4b12      	ldr	r3, [pc, #72]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f0      	bne.n	8003d60 <HAL_RCC_OscConfig+0x498>
 8003d7e:	e018      	b.n	8003db2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d101      	bne.n	8003d8c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e013      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d8c:	4b0b      	ldr	r3, [pc, #44]	; (8003dbc <HAL_RCC_OscConfig+0x4f4>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d106      	bne.n	8003dae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d001      	beq.n	8003db2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3718      	adds	r7, #24
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	40007000 	.word	0x40007000
 8003dc4:	42420060 	.word	0x42420060

08003dc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e0d0      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ddc:	4b6a      	ldr	r3, [pc, #424]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d910      	bls.n	8003e0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dea:	4b67      	ldr	r3, [pc, #412]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f023 0207 	bic.w	r2, r3, #7
 8003df2:	4965      	ldr	r1, [pc, #404]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dfa:	4b63      	ldr	r3, [pc, #396]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0307 	and.w	r3, r3, #7
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d001      	beq.n	8003e0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e0b8      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d020      	beq.n	8003e5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d005      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e24:	4b59      	ldr	r3, [pc, #356]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	4a58      	ldr	r2, [pc, #352]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d005      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e3c:	4b53      	ldr	r3, [pc, #332]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	4a52      	ldr	r2, [pc, #328]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e48:	4b50      	ldr	r3, [pc, #320]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	494d      	ldr	r1, [pc, #308]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d040      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d107      	bne.n	8003e7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6e:	4b47      	ldr	r3, [pc, #284]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d115      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e07f      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d107      	bne.n	8003e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e86:	4b41      	ldr	r3, [pc, #260]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d109      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e073      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e96:	4b3d      	ldr	r3, [pc, #244]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e06b      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ea6:	4b39      	ldr	r3, [pc, #228]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f023 0203 	bic.w	r2, r3, #3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	4936      	ldr	r1, [pc, #216]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eb8:	f7fe fd08 	bl	80028cc <HAL_GetTick>
 8003ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ebe:	e00a      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec0:	f7fe fd04 	bl	80028cc <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e053      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed6:	4b2d      	ldr	r3, [pc, #180]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f003 020c 	and.w	r2, r3, #12
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d1eb      	bne.n	8003ec0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ee8:	4b27      	ldr	r3, [pc, #156]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d210      	bcs.n	8003f18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef6:	4b24      	ldr	r3, [pc, #144]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f023 0207 	bic.w	r2, r3, #7
 8003efe:	4922      	ldr	r1, [pc, #136]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f06:	4b20      	ldr	r3, [pc, #128]	; (8003f88 <HAL_RCC_ClockConfig+0x1c0>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	683a      	ldr	r2, [r7, #0]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e032      	b.n	8003f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d008      	beq.n	8003f36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f24:	4b19      	ldr	r3, [pc, #100]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4916      	ldr	r1, [pc, #88]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f42:	4b12      	ldr	r3, [pc, #72]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	490e      	ldr	r1, [pc, #56]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f56:	f000 f821 	bl	8003f9c <HAL_RCC_GetSysClockFreq>
 8003f5a:	4601      	mov	r1, r0
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	; (8003f8c <HAL_RCC_ClockConfig+0x1c4>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	091b      	lsrs	r3, r3, #4
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	4a0a      	ldr	r2, [pc, #40]	; (8003f90 <HAL_RCC_ClockConfig+0x1c8>)
 8003f68:	5cd3      	ldrb	r3, [r2, r3]
 8003f6a:	fa21 f303 	lsr.w	r3, r1, r3
 8003f6e:	4a09      	ldr	r2, [pc, #36]	; (8003f94 <HAL_RCC_ClockConfig+0x1cc>)
 8003f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f72:	4b09      	ldr	r3, [pc, #36]	; (8003f98 <HAL_RCC_ClockConfig+0x1d0>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe fc66 	bl	8002848 <HAL_InitTick>

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40022000 	.word	0x40022000
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	08005a04 	.word	0x08005a04
 8003f94:	20000060 	.word	0x20000060
 8003f98:	20000064 	.word	0x20000064

08003f9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f9c:	b490      	push	{r4, r7}
 8003f9e:	b08a      	sub	sp, #40	; 0x28
 8003fa0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003fa2:	4b2a      	ldr	r3, [pc, #168]	; (800404c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003fa4:	1d3c      	adds	r4, r7, #4
 8003fa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fa8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003fac:	4b28      	ldr	r3, [pc, #160]	; (8004050 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61fb      	str	r3, [r7, #28]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61bb      	str	r3, [r7, #24]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003fc6:	4b23      	ldr	r3, [pc, #140]	; (8004054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	f003 030c 	and.w	r3, r3, #12
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d002      	beq.n	8003fdc <HAL_RCC_GetSysClockFreq+0x40>
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d003      	beq.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x46>
 8003fda:	e02d      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fdc:	4b1e      	ldr	r3, [pc, #120]	; (8004058 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fde:	623b      	str	r3, [r7, #32]
      break;
 8003fe0:	e02d      	b.n	800403e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	0c9b      	lsrs	r3, r3, #18
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fee:	4413      	add	r3, r2
 8003ff0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ff4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d013      	beq.n	8004028 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004000:	4b14      	ldr	r3, [pc, #80]	; (8004054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	0c5b      	lsrs	r3, r3, #17
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800400e:	4413      	add	r3, r2
 8004010:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004014:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	4a0f      	ldr	r2, [pc, #60]	; (8004058 <HAL_RCC_GetSysClockFreq+0xbc>)
 800401a:	fb02 f203 	mul.w	r2, r2, r3
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	fbb2 f3f3 	udiv	r3, r2, r3
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
 8004026:	e004      	b.n	8004032 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	4a0c      	ldr	r2, [pc, #48]	; (800405c <HAL_RCC_GetSysClockFreq+0xc0>)
 800402c:	fb02 f303 	mul.w	r3, r2, r3
 8004030:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004034:	623b      	str	r3, [r7, #32]
      break;
 8004036:	e002      	b.n	800403e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004038:	4b07      	ldr	r3, [pc, #28]	; (8004058 <HAL_RCC_GetSysClockFreq+0xbc>)
 800403a:	623b      	str	r3, [r7, #32]
      break;
 800403c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800403e:	6a3b      	ldr	r3, [r7, #32]
}
 8004040:	4618      	mov	r0, r3
 8004042:	3728      	adds	r7, #40	; 0x28
 8004044:	46bd      	mov	sp, r7
 8004046:	bc90      	pop	{r4, r7}
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	080059f0 	.word	0x080059f0
 8004050:	08005a00 	.word	0x08005a00
 8004054:	40021000 	.word	0x40021000
 8004058:	007a1200 	.word	0x007a1200
 800405c:	003d0900 	.word	0x003d0900

08004060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004064:	4b02      	ldr	r3, [pc, #8]	; (8004070 <HAL_RCC_GetHCLKFreq+0x10>)
 8004066:	681b      	ldr	r3, [r3, #0]
}
 8004068:	4618      	mov	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	bc80      	pop	{r7}
 800406e:	4770      	bx	lr
 8004070:	20000060 	.word	0x20000060

08004074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004078:	f7ff fff2 	bl	8004060 <HAL_RCC_GetHCLKFreq>
 800407c:	4601      	mov	r1, r0
 800407e:	4b05      	ldr	r3, [pc, #20]	; (8004094 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	0a1b      	lsrs	r3, r3, #8
 8004084:	f003 0307 	and.w	r3, r3, #7
 8004088:	4a03      	ldr	r2, [pc, #12]	; (8004098 <HAL_RCC_GetPCLK1Freq+0x24>)
 800408a:	5cd3      	ldrb	r3, [r2, r3]
 800408c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004090:	4618      	mov	r0, r3
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40021000 	.word	0x40021000
 8004098:	08005a14 	.word	0x08005a14

0800409c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040a0:	f7ff ffde 	bl	8004060 <HAL_RCC_GetHCLKFreq>
 80040a4:	4601      	mov	r1, r0
 80040a6:	4b05      	ldr	r3, [pc, #20]	; (80040bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	0adb      	lsrs	r3, r3, #11
 80040ac:	f003 0307 	and.w	r3, r3, #7
 80040b0:	4a03      	ldr	r2, [pc, #12]	; (80040c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040b2:	5cd3      	ldrb	r3, [r2, r3]
 80040b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40021000 	.word	0x40021000
 80040c0:	08005a14 	.word	0x08005a14

080040c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80040cc:	4b0a      	ldr	r3, [pc, #40]	; (80040f8 <RCC_Delay+0x34>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a0a      	ldr	r2, [pc, #40]	; (80040fc <RCC_Delay+0x38>)
 80040d2:	fba2 2303 	umull	r2, r3, r2, r3
 80040d6:	0a5b      	lsrs	r3, r3, #9
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80040e0:	bf00      	nop
  }
  while (Delay --);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	1e5a      	subs	r2, r3, #1
 80040e6:	60fa      	str	r2, [r7, #12]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1f9      	bne.n	80040e0 <RCC_Delay+0x1c>
}
 80040ec:	bf00      	nop
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bc80      	pop	{r7}
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	20000060 	.word	0x20000060
 80040fc:	10624dd3 	.word	0x10624dd3

08004100 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	613b      	str	r3, [r7, #16]
 800410c:	2300      	movs	r3, #0
 800410e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d07d      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800411c:	2300      	movs	r3, #0
 800411e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004120:	4b4f      	ldr	r3, [pc, #316]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004122:	69db      	ldr	r3, [r3, #28]
 8004124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10d      	bne.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800412c:	4b4c      	ldr	r3, [pc, #304]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	4a4b      	ldr	r2, [pc, #300]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004132:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004136:	61d3      	str	r3, [r2, #28]
 8004138:	4b49      	ldr	r3, [pc, #292]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800413a:	69db      	ldr	r3, [r3, #28]
 800413c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004144:	2301      	movs	r3, #1
 8004146:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004148:	4b46      	ldr	r3, [pc, #280]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004150:	2b00      	cmp	r3, #0
 8004152:	d118      	bne.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004154:	4b43      	ldr	r3, [pc, #268]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a42      	ldr	r2, [pc, #264]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800415a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800415e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004160:	f7fe fbb4 	bl	80028cc <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004166:	e008      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004168:	f7fe fbb0 	bl	80028cc <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b64      	cmp	r3, #100	; 0x64
 8004174:	d901      	bls.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e06d      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417a:	4b3a      	ldr	r3, [pc, #232]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0f0      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004186:	4b36      	ldr	r3, [pc, #216]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d02e      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d027      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041a4:	4b2e      	ldr	r3, [pc, #184]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041ae:	4b2e      	ldr	r3, [pc, #184]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041b0:	2201      	movs	r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041b4:	4b2c      	ldr	r3, [pc, #176]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80041ba:	4a29      	ldr	r2, [pc, #164]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d014      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ca:	f7fe fb7f 	bl	80028cc <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d0:	e00a      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041d2:	f7fe fb7b 	bl	80028cc <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e036      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e8:	4b1d      	ldr	r3, [pc, #116]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0ee      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041f4:	4b1a      	ldr	r3, [pc, #104]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	4917      	ldr	r1, [pc, #92]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004202:	4313      	orrs	r3, r2
 8004204:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004206:	7dfb      	ldrb	r3, [r7, #23]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d105      	bne.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800420c:	4b14      	ldr	r3, [pc, #80]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	4a13      	ldr	r2, [pc, #76]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004212:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004216:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004224:	4b0e      	ldr	r3, [pc, #56]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	490b      	ldr	r1, [pc, #44]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004232:	4313      	orrs	r3, r2
 8004234:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004242:	4b07      	ldr	r3, [pc, #28]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	4904      	ldr	r1, [pc, #16]	; (8004260 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004250:	4313      	orrs	r3, r2
 8004252:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3718      	adds	r7, #24
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40021000 	.word	0x40021000
 8004264:	40007000 	.word	0x40007000
 8004268:	42420440 	.word	0x42420440

0800426c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e076      	b.n	800436c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004282:	2b00      	cmp	r3, #0
 8004284:	d108      	bne.n	8004298 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800428e:	d009      	beq.n	80042a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	61da      	str	r2, [r3, #28]
 8004296:	e005      	b.n	80042a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d106      	bne.n	80042c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7fe f830 	bl	8002324 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	431a      	orrs	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004314:	431a      	orrs	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69db      	ldr	r3, [r3, #28]
 800431a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004328:	ea42 0103 	orr.w	r1, r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004330:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	0c1a      	lsrs	r2, r3, #16
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f002 0204 	and.w	r2, r2, #4
 800434a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	69da      	ldr	r2, [r3, #28]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800435a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3708      	adds	r7, #8
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b088      	sub	sp, #32
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	603b      	str	r3, [r7, #0]
 8004380:	4613      	mov	r3, r2
 8004382:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004384:	2300      	movs	r3, #0
 8004386:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800438e:	2b01      	cmp	r3, #1
 8004390:	d101      	bne.n	8004396 <HAL_SPI_Transmit+0x22>
 8004392:	2302      	movs	r3, #2
 8004394:	e126      	b.n	80045e4 <HAL_SPI_Transmit+0x270>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800439e:	f7fe fa95 	bl	80028cc <HAL_GetTick>
 80043a2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80043a4:	88fb      	ldrh	r3, [r7, #6]
 80043a6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d002      	beq.n	80043ba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043b4:	2302      	movs	r3, #2
 80043b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043b8:	e10b      	b.n	80045d2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d002      	beq.n	80043c6 <HAL_SPI_Transmit+0x52>
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d102      	bne.n	80043cc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043ca:	e102      	b.n	80045d2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2203      	movs	r2, #3
 80043d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	68ba      	ldr	r2, [r7, #8]
 80043de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	88fa      	ldrh	r2, [r7, #6]
 80043e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	88fa      	ldrh	r2, [r7, #6]
 80043ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004412:	d10f      	bne.n	8004434 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004422:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004432:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800443e:	2b40      	cmp	r3, #64	; 0x40
 8004440:	d007      	beq.n	8004452 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004450:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800445a:	d14b      	bne.n	80044f4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_SPI_Transmit+0xf6>
 8004464:	8afb      	ldrh	r3, [r7, #22]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d13e      	bne.n	80044e8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	881a      	ldrh	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447a:	1c9a      	adds	r2, r3, #2
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004484:	b29b      	uxth	r3, r3
 8004486:	3b01      	subs	r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800448e:	e02b      	b.n	80044e8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b02      	cmp	r3, #2
 800449c:	d112      	bne.n	80044c4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a2:	881a      	ldrh	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	1c9a      	adds	r2, r3, #2
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80044c2:	e011      	b.n	80044e8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044c4:	f7fe fa02 	bl	80028cc <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d803      	bhi.n	80044dc <HAL_SPI_Transmit+0x168>
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044da:	d102      	bne.n	80044e2 <HAL_SPI_Transmit+0x16e>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d102      	bne.n	80044e8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044e6:	e074      	b.n	80045d2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1ce      	bne.n	8004490 <HAL_SPI_Transmit+0x11c>
 80044f2:	e04c      	b.n	800458e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_SPI_Transmit+0x18e>
 80044fc:	8afb      	ldrh	r3, [r7, #22]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d140      	bne.n	8004584 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	330c      	adds	r3, #12
 800450c:	7812      	ldrb	r2, [r2, #0]
 800450e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004528:	e02c      	b.n	8004584 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b02      	cmp	r3, #2
 8004536:	d113      	bne.n	8004560 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	330c      	adds	r3, #12
 8004542:	7812      	ldrb	r2, [r2, #0]
 8004544:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004554:	b29b      	uxth	r3, r3
 8004556:	3b01      	subs	r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	86da      	strh	r2, [r3, #54]	; 0x36
 800455e:	e011      	b.n	8004584 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004560:	f7fe f9b4 	bl	80028cc <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	429a      	cmp	r2, r3
 800456e:	d803      	bhi.n	8004578 <HAL_SPI_Transmit+0x204>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004576:	d102      	bne.n	800457e <HAL_SPI_Transmit+0x20a>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d102      	bne.n	8004584 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004582:	e026      	b.n	80045d2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1cd      	bne.n	800452a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	6839      	ldr	r1, [r7, #0]
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 f8b2 	bl	80046fc <SPI_EndRxTxTransaction>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2220      	movs	r2, #32
 80045a2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	613b      	str	r3, [r7, #16]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d002      	beq.n	80045d0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	77fb      	strb	r3, [r7, #31]
 80045ce:	e000      	b.n	80045d2 <HAL_SPI_Transmit+0x25e>
  }

error:
 80045d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3720      	adds	r7, #32
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b088      	sub	sp, #32
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	603b      	str	r3, [r7, #0]
 80045f8:	4613      	mov	r3, r2
 80045fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045fc:	f7fe f966 	bl	80028cc <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004604:	1a9b      	subs	r3, r3, r2
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	4413      	add	r3, r2
 800460a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800460c:	f7fe f95e 	bl	80028cc <HAL_GetTick>
 8004610:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004612:	4b39      	ldr	r3, [pc, #228]	; (80046f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	015b      	lsls	r3, r3, #5
 8004618:	0d1b      	lsrs	r3, r3, #20
 800461a:	69fa      	ldr	r2, [r7, #28]
 800461c:	fb02 f303 	mul.w	r3, r2, r3
 8004620:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004622:	e054      	b.n	80046ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800462a:	d050      	beq.n	80046ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800462c:	f7fe f94e 	bl	80028cc <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	69fa      	ldr	r2, [r7, #28]
 8004638:	429a      	cmp	r2, r3
 800463a:	d902      	bls.n	8004642 <SPI_WaitFlagStateUntilTimeout+0x56>
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d13d      	bne.n	80046be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004650:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800465a:	d111      	bne.n	8004680 <SPI_WaitFlagStateUntilTimeout+0x94>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004664:	d004      	beq.n	8004670 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800466e:	d107      	bne.n	8004680 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800467e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004688:	d10f      	bne.n	80046aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e017      	b.n	80046ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	3b01      	subs	r3, #1
 80046cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	4013      	ands	r3, r2
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	429a      	cmp	r2, r3
 80046dc:	bf0c      	ite	eq
 80046de:	2301      	moveq	r3, #1
 80046e0:	2300      	movne	r3, #0
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	461a      	mov	r2, r3
 80046e6:	79fb      	ldrb	r3, [r7, #7]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d19b      	bne.n	8004624 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3720      	adds	r7, #32
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	20000060 	.word	0x20000060

080046fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af02      	add	r7, sp, #8
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	2200      	movs	r2, #0
 8004710:	2180      	movs	r1, #128	; 0x80
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f7ff ff6a 	bl	80045ec <SPI_WaitFlagStateUntilTimeout>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d007      	beq.n	800472e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004722:	f043 0220 	orr.w	r2, r3, #32
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e000      	b.n	8004730 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e041      	b.n	80047ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd ff78 	bl	8002654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	3304      	adds	r3, #4
 8004774:	4619      	mov	r1, r3
 8004776:	4610      	mov	r0, r2
 8004778:	f000 fa64 	bl	8004c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d001      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e03a      	b.n	8004866 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a18      	ldr	r2, [pc, #96]	; (8004870 <HAL_TIM_Base_Start_IT+0x98>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d00e      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x58>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800481a:	d009      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x58>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a14      	ldr	r2, [pc, #80]	; (8004874 <HAL_TIM_Base_Start_IT+0x9c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d004      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x58>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a13      	ldr	r2, [pc, #76]	; (8004878 <HAL_TIM_Base_Start_IT+0xa0>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d111      	bne.n	8004854 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b06      	cmp	r3, #6
 8004840:	d010      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0201 	orr.w	r2, r2, #1
 8004850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004852:	e007      	b.n	8004864 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	bc80      	pop	{r7}
 800486e:	4770      	bx	lr
 8004870:	40012c00 	.word	0x40012c00
 8004874:	40000400 	.word	0x40000400
 8004878:	40000800 	.word	0x40000800

0800487c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b02      	cmp	r3, #2
 8004890:	d122      	bne.n	80048d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b02      	cmp	r3, #2
 800489e:	d11b      	bne.n	80048d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0202 	mvn.w	r2, #2
 80048a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f9a4 	bl	8004c0c <HAL_TIM_IC_CaptureCallback>
 80048c4:	e005      	b.n	80048d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f997 	bl	8004bfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f9a6 	bl	8004c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	f003 0304 	and.w	r3, r3, #4
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d122      	bne.n	800492c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	f003 0304 	and.w	r3, r3, #4
 80048f0:	2b04      	cmp	r3, #4
 80048f2:	d11b      	bne.n	800492c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f06f 0204 	mvn.w	r2, #4
 80048fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2202      	movs	r2, #2
 8004902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800490e:	2b00      	cmp	r3, #0
 8004910:	d003      	beq.n	800491a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f97a 	bl	8004c0c <HAL_TIM_IC_CaptureCallback>
 8004918:	e005      	b.n	8004926 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f96d 	bl	8004bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f97c 	bl	8004c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b08      	cmp	r3, #8
 8004938:	d122      	bne.n	8004980 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f003 0308 	and.w	r3, r3, #8
 8004944:	2b08      	cmp	r3, #8
 8004946:	d11b      	bne.n	8004980 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f06f 0208 	mvn.w	r2, #8
 8004950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2204      	movs	r2, #4
 8004956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f950 	bl	8004c0c <HAL_TIM_IC_CaptureCallback>
 800496c:	e005      	b.n	800497a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f943 	bl	8004bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f952 	bl	8004c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0310 	and.w	r3, r3, #16
 800498a:	2b10      	cmp	r3, #16
 800498c:	d122      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b10      	cmp	r3, #16
 800499a:	d11b      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f06f 0210 	mvn.w	r2, #16
 80049a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2208      	movs	r2, #8
 80049aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f926 	bl	8004c0c <HAL_TIM_IC_CaptureCallback>
 80049c0:	e005      	b.n	80049ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f919 	bl	8004bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f928 	bl	8004c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d10e      	bne.n	8004a00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d107      	bne.n	8004a00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0201 	mvn.w	r2, #1
 80049f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fd fc26 	bl	800224c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a0a:	2b80      	cmp	r3, #128	; 0x80
 8004a0c:	d10e      	bne.n	8004a2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a18:	2b80      	cmp	r3, #128	; 0x80
 8004a1a:	d107      	bne.n	8004a2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 fa6b 	bl	8004f02 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a36:	2b40      	cmp	r3, #64	; 0x40
 8004a38:	d10e      	bne.n	8004a58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a44:	2b40      	cmp	r3, #64	; 0x40
 8004a46:	d107      	bne.n	8004a58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f8ec 	bl	8004c30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b20      	cmp	r3, #32
 8004a64:	d10e      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0320 	and.w	r3, r3, #32
 8004a70:	2b20      	cmp	r3, #32
 8004a72:	d107      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f06f 0220 	mvn.w	r2, #32
 8004a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 fa36 	bl	8004ef0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a84:	bf00      	nop
 8004a86:	3708      	adds	r7, #8
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_TIM_ConfigClockSource+0x18>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e0a6      	b.n	8004bf2 <HAL_TIM_ConfigClockSource+0x166>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b40      	cmp	r3, #64	; 0x40
 8004ada:	d067      	beq.n	8004bac <HAL_TIM_ConfigClockSource+0x120>
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	d80b      	bhi.n	8004af8 <HAL_TIM_ConfigClockSource+0x6c>
 8004ae0:	2b10      	cmp	r3, #16
 8004ae2:	d073      	beq.n	8004bcc <HAL_TIM_ConfigClockSource+0x140>
 8004ae4:	2b10      	cmp	r3, #16
 8004ae6:	d802      	bhi.n	8004aee <HAL_TIM_ConfigClockSource+0x62>
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d06f      	beq.n	8004bcc <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004aec:	e078      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004aee:	2b20      	cmp	r3, #32
 8004af0:	d06c      	beq.n	8004bcc <HAL_TIM_ConfigClockSource+0x140>
 8004af2:	2b30      	cmp	r3, #48	; 0x30
 8004af4:	d06a      	beq.n	8004bcc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004af6:	e073      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004af8:	2b70      	cmp	r3, #112	; 0x70
 8004afa:	d00d      	beq.n	8004b18 <HAL_TIM_ConfigClockSource+0x8c>
 8004afc:	2b70      	cmp	r3, #112	; 0x70
 8004afe:	d804      	bhi.n	8004b0a <HAL_TIM_ConfigClockSource+0x7e>
 8004b00:	2b50      	cmp	r3, #80	; 0x50
 8004b02:	d033      	beq.n	8004b6c <HAL_TIM_ConfigClockSource+0xe0>
 8004b04:	2b60      	cmp	r3, #96	; 0x60
 8004b06:	d041      	beq.n	8004b8c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004b08:	e06a      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b0e:	d066      	beq.n	8004bde <HAL_TIM_ConfigClockSource+0x152>
 8004b10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b14:	d017      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004b16:	e063      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6818      	ldr	r0, [r3, #0]
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	6899      	ldr	r1, [r3, #8]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685a      	ldr	r2, [r3, #4]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	f000 f965 	bl	8004df6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b3a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	609a      	str	r2, [r3, #8]
      break;
 8004b44:	e04c      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6899      	ldr	r1, [r3, #8]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	f000 f94e 	bl	8004df6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b68:	609a      	str	r2, [r3, #8]
      break;
 8004b6a:	e039      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6818      	ldr	r0, [r3, #0]
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	6859      	ldr	r1, [r3, #4]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f000 f8c5 	bl	8004d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2150      	movs	r1, #80	; 0x50
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 f91c 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 8004b8a:	e029      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6818      	ldr	r0, [r3, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	6859      	ldr	r1, [r3, #4]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	461a      	mov	r2, r3
 8004b9a:	f000 f8e3 	bl	8004d64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2160      	movs	r1, #96	; 0x60
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 f90c 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 8004baa:	e019      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	6859      	ldr	r1, [r3, #4]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	f000 f8a5 	bl	8004d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2140      	movs	r1, #64	; 0x40
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 f8fc 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 8004bca:	e009      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	f000 f8f3 	bl	8004dc2 <TIM_ITRx_SetConfig>
        break;
 8004bdc:	e000      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004bde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr

08004c0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bc80      	pop	{r7}
 8004c1c:	4770      	bx	lr

08004c1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	b083      	sub	sp, #12
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bc80      	pop	{r7}
 8004c2e:	4770      	bx	lr

08004c30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr
	...

08004c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a29      	ldr	r2, [pc, #164]	; (8004cfc <TIM_Base_SetConfig+0xb8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d00b      	beq.n	8004c74 <TIM_Base_SetConfig+0x30>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c62:	d007      	beq.n	8004c74 <TIM_Base_SetConfig+0x30>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a26      	ldr	r2, [pc, #152]	; (8004d00 <TIM_Base_SetConfig+0xbc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_Base_SetConfig+0x30>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a25      	ldr	r2, [pc, #148]	; (8004d04 <TIM_Base_SetConfig+0xc0>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d108      	bne.n	8004c86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a1c      	ldr	r2, [pc, #112]	; (8004cfc <TIM_Base_SetConfig+0xb8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d00b      	beq.n	8004ca6 <TIM_Base_SetConfig+0x62>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c94:	d007      	beq.n	8004ca6 <TIM_Base_SetConfig+0x62>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a19      	ldr	r2, [pc, #100]	; (8004d00 <TIM_Base_SetConfig+0xbc>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d003      	beq.n	8004ca6 <TIM_Base_SetConfig+0x62>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <TIM_Base_SetConfig+0xc0>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d108      	bne.n	8004cb8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a07      	ldr	r2, [pc, #28]	; (8004cfc <TIM_Base_SetConfig+0xb8>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d103      	bne.n	8004cec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	615a      	str	r2, [r3, #20]
}
 8004cf2:	bf00      	nop
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bc80      	pop	{r7}
 8004cfa:	4770      	bx	lr
 8004cfc:	40012c00 	.word	0x40012c00
 8004d00:	40000400 	.word	0x40000400
 8004d04:	40000800 	.word	0x40000800

08004d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	f023 0201 	bic.w	r2, r3, #1
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f023 030a 	bic.w	r3, r3, #10
 8004d44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	621a      	str	r2, [r3, #32]
}
 8004d5a:	bf00      	nop
 8004d5c:	371c      	adds	r7, #28
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	f023 0210 	bic.w	r2, r3, #16
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d8e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	031b      	lsls	r3, r3, #12
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004da0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	621a      	str	r2, [r3, #32]
}
 8004db8:	bf00      	nop
 8004dba:	371c      	adds	r7, #28
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr

08004dc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b085      	sub	sp, #20
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f043 0307 	orr.w	r3, r3, #7
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	609a      	str	r2, [r3, #8]
}
 8004dec:	bf00      	nop
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bc80      	pop	{r7}
 8004df4:	4770      	bx	lr

08004df6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004df6:	b480      	push	{r7}
 8004df8:	b087      	sub	sp, #28
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	60f8      	str	r0, [r7, #12]
 8004dfe:	60b9      	str	r1, [r7, #8]
 8004e00:	607a      	str	r2, [r7, #4]
 8004e02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	021a      	lsls	r2, r3, #8
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	609a      	str	r2, [r3, #8]
}
 8004e2a:	bf00      	nop
 8004e2c:	371c      	adds	r7, #28
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bc80      	pop	{r7}
 8004e32:	4770      	bx	lr

08004e34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d101      	bne.n	8004e4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e48:	2302      	movs	r3, #2
 8004e4a:	e046      	b.n	8004eda <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a16      	ldr	r2, [pc, #88]	; (8004ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00e      	beq.n	8004eae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e98:	d009      	beq.n	8004eae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a12      	ldr	r2, [pc, #72]	; (8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d004      	beq.n	8004eae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a10      	ldr	r2, [pc, #64]	; (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d10c      	bne.n	8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004eb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3714      	adds	r7, #20
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	40000400 	.word	0x40000400
 8004eec:	40000800 	.word	0x40000800

08004ef0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bc80      	pop	{r7}
 8004f00:	4770      	bx	lr

08004f02 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr

08004f14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e03f      	b.n	8004fa6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d106      	bne.n	8004f40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f7fd fbf4 	bl	8002728 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2224      	movs	r2, #36	; 0x24
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 fbab 	bl	80056b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	691a      	ldr	r2, [r3, #16]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695a      	ldr	r2, [r3, #20]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2220      	movs	r2, #32
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b084      	sub	sp, #16
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	60f8      	str	r0, [r7, #12]
 8004fb6:	60b9      	str	r1, [r7, #8]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b20      	cmp	r3, #32
 8004fc6:	d11d      	bne.n	8005004 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <HAL_UART_Receive_IT+0x26>
 8004fce:	88fb      	ldrh	r3, [r7, #6]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e016      	b.n	8005006 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d101      	bne.n	8004fe6 <HAL_UART_Receive_IT+0x38>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e00f      	b.n	8005006 <HAL_UART_Receive_IT+0x58>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004ff4:	88fb      	ldrh	r3, [r7, #6]
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f000 f9d1 	bl	80053a2 <UART_Start_Receive_IT>
 8005000:	4603      	mov	r3, r0
 8005002:	e000      	b.n	8005006 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005004:	2302      	movs	r3, #2
  }
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b08a      	sub	sp, #40	; 0x28
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005030:	2300      	movs	r3, #0
 8005032:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005034:	2300      	movs	r3, #0
 8005036:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10d      	bne.n	8005062 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005048:	f003 0320 	and.w	r3, r3, #32
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <HAL_UART_IRQHandler+0x52>
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	f003 0320 	and.w	r3, r3, #32
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 fa81 	bl	8005562 <UART_Receive_IT>
      return;
 8005060:	e17c      	b.n	800535c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 80b1 	beq.w	80051cc <HAL_UART_IRQHandler+0x1bc>
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	2b00      	cmp	r3, #0
 8005072:	d105      	bne.n	8005080 <HAL_UART_IRQHandler+0x70>
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 80a6 	beq.w	80051cc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_UART_IRQHandler+0x90>
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005090:	2b00      	cmp	r3, #0
 8005092:	d005      	beq.n	80050a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005098:	f043 0201 	orr.w	r2, r3, #1
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00a      	beq.n	80050c0 <HAL_UART_IRQHandler+0xb0>
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b8:	f043 0202 	orr.w	r2, r3, #2
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00a      	beq.n	80050e0 <HAL_UART_IRQHandler+0xd0>
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d005      	beq.n	80050e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d8:	f043 0204 	orr.w	r2, r3, #4
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80050e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e2:	f003 0308 	and.w	r3, r3, #8
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00f      	beq.n	800510a <HAL_UART_IRQHandler+0xfa>
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	f003 0320 	and.w	r3, r3, #32
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d104      	bne.n	80050fe <HAL_UART_IRQHandler+0xee>
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d005      	beq.n	800510a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	f043 0208 	orr.w	r2, r3, #8
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 811f 	beq.w	8005352 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	f003 0320 	and.w	r3, r3, #32
 800511a:	2b00      	cmp	r3, #0
 800511c:	d007      	beq.n	800512e <HAL_UART_IRQHandler+0x11e>
 800511e:	6a3b      	ldr	r3, [r7, #32]
 8005120:	f003 0320 	and.w	r3, r3, #32
 8005124:	2b00      	cmp	r3, #0
 8005126:	d002      	beq.n	800512e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 fa1a 	bl	8005562 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005138:	2b00      	cmp	r3, #0
 800513a:	bf14      	ite	ne
 800513c:	2301      	movne	r3, #1
 800513e:	2300      	moveq	r3, #0
 8005140:	b2db      	uxtb	r3, r3
 8005142:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d102      	bne.n	8005156 <HAL_UART_IRQHandler+0x146>
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d031      	beq.n	80051ba <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f95c 	bl	8005414 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d023      	beq.n	80051b2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695a      	ldr	r2, [r3, #20]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005178:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517e:	2b00      	cmp	r3, #0
 8005180:	d013      	beq.n	80051aa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005186:	4a77      	ldr	r2, [pc, #476]	; (8005364 <HAL_UART_IRQHandler+0x354>)
 8005188:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518e:	4618      	mov	r0, r3
 8005190:	f7fe f862 	bl	8003258 <HAL_DMA_Abort_IT>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d016      	beq.n	80051c8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800519e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051a4:	4610      	mov	r0, r2
 80051a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a8:	e00e      	b.n	80051c8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f8e5 	bl	800537a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b0:	e00a      	b.n	80051c8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f8e1 	bl	800537a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b8:	e006      	b.n	80051c8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f8dd 	bl	800537a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80051c6:	e0c4      	b.n	8005352 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c8:	bf00      	nop
    return;
 80051ca:	e0c2      	b.n	8005352 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	f040 80a1 	bne.w	8005318 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 809b 	beq.w	8005318 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	f003 0310 	and.w	r3, r3, #16
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8095 	beq.w	8005318 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051ee:	2300      	movs	r3, #0
 80051f0:	60fb      	str	r3, [r7, #12]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520e:	2b00      	cmp	r3, #0
 8005210:	d04e      	beq.n	80052b0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800521c:	8a3b      	ldrh	r3, [r7, #16]
 800521e:	2b00      	cmp	r3, #0
 8005220:	f000 8099 	beq.w	8005356 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005228:	8a3a      	ldrh	r2, [r7, #16]
 800522a:	429a      	cmp	r2, r3
 800522c:	f080 8093 	bcs.w	8005356 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	8a3a      	ldrh	r2, [r7, #16]
 8005234:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	2b20      	cmp	r3, #32
 800523e:	d02b      	beq.n	8005298 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68da      	ldr	r2, [r3, #12]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800524e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	695a      	ldr	r2, [r3, #20]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 0201 	bic.w	r2, r2, #1
 800525e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695a      	ldr	r2, [r3, #20]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800526e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68da      	ldr	r2, [r3, #12]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0210 	bic.w	r2, r2, #16
 800528c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005292:	4618      	mov	r0, r3
 8005294:	f7fd ffa5 	bl	80031e2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	4619      	mov	r1, r3
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 f86f 	bl	800538c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80052ae:	e052      	b.n	8005356 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d048      	beq.n	800535a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80052c8:	8a7b      	ldrh	r3, [r7, #18]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d045      	beq.n	800535a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052dc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	695a      	ldr	r2, [r3, #20]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0201 	bic.w	r2, r2, #1
 80052ec:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68da      	ldr	r2, [r3, #12]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0210 	bic.w	r2, r2, #16
 800530a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800530c:	8a7b      	ldrh	r3, [r7, #18]
 800530e:	4619      	mov	r1, r3
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f83b 	bl	800538c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005316:	e020      	b.n	800535a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	d008      	beq.n	8005334 <HAL_UART_IRQHandler+0x324>
 8005322:	6a3b      	ldr	r3, [r7, #32]
 8005324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f8b1 	bl	8005494 <UART_Transmit_IT>
    return;
 8005332:	e013      	b.n	800535c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00e      	beq.n	800535c <HAL_UART_IRQHandler+0x34c>
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005344:	2b00      	cmp	r3, #0
 8005346:	d009      	beq.n	800535c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f8f2 	bl	8005532 <UART_EndTransmit_IT>
    return;
 800534e:	bf00      	nop
 8005350:	e004      	b.n	800535c <HAL_UART_IRQHandler+0x34c>
    return;
 8005352:	bf00      	nop
 8005354:	e002      	b.n	800535c <HAL_UART_IRQHandler+0x34c>
      return;
 8005356:	bf00      	nop
 8005358:	e000      	b.n	800535c <HAL_UART_IRQHandler+0x34c>
      return;
 800535a:	bf00      	nop
  }
}
 800535c:	3728      	adds	r7, #40	; 0x28
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	0800546d 	.word	0x0800546d

08005368 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005370:	bf00      	nop
 8005372:	370c      	adds	r7, #12
 8005374:	46bd      	mov	sp, r7
 8005376:	bc80      	pop	{r7}
 8005378:	4770      	bx	lr

0800537a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	bc80      	pop	{r7}
 800538a:	4770      	bx	lr

0800538c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	460b      	mov	r3, r1
 8005396:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	bc80      	pop	{r7}
 80053a0:	4770      	bx	lr

080053a2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b085      	sub	sp, #20
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	4613      	mov	r3, r2
 80053ae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	68ba      	ldr	r2, [r7, #8]
 80053b4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	88fa      	ldrh	r2, [r7, #6]
 80053ba:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	88fa      	ldrh	r2, [r7, #6]
 80053c0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2222      	movs	r2, #34	; 0x22
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053e6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695a      	ldr	r2, [r3, #20]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0201 	orr.w	r2, r2, #1
 80053f6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68da      	ldr	r2, [r3, #12]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 0220 	orr.w	r2, r2, #32
 8005406:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	bc80      	pop	{r7}
 8005412:	4770      	bx	lr

08005414 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68da      	ldr	r2, [r3, #12]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800542a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	695a      	ldr	r2, [r3, #20]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0201 	bic.w	r2, r2, #1
 800543a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005440:	2b01      	cmp	r3, #1
 8005442:	d107      	bne.n	8005454 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68da      	ldr	r2, [r3, #12]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0210 	bic.w	r2, r2, #16
 8005452:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr

0800546c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7ff ff77 	bl	800537a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800548c:	bf00      	nop
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b21      	cmp	r3, #33	; 0x21
 80054a6:	d13e      	bne.n	8005526 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b0:	d114      	bne.n	80054dc <UART_Transmit_IT+0x48>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d110      	bne.n	80054dc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	881b      	ldrh	r3, [r3, #0]
 80054c4:	461a      	mov	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	1c9a      	adds	r2, r3, #2
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	621a      	str	r2, [r3, #32]
 80054da:	e008      	b.n	80054ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	1c59      	adds	r1, r3, #1
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6211      	str	r1, [r2, #32]
 80054e6:	781a      	ldrb	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	3b01      	subs	r3, #1
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	4619      	mov	r1, r3
 80054fc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10f      	bne.n	8005522 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68da      	ldr	r2, [r3, #12]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005510:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68da      	ldr	r2, [r3, #12]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005520:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005522:	2300      	movs	r3, #0
 8005524:	e000      	b.n	8005528 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005526:	2302      	movs	r3, #2
  }
}
 8005528:	4618      	mov	r0, r3
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	bc80      	pop	{r7}
 8005530:	4770      	bx	lr

08005532 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b082      	sub	sp, #8
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005548:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2220      	movs	r2, #32
 800554e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f7ff ff08 	bl	8005368 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3708      	adds	r7, #8
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b086      	sub	sp, #24
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b22      	cmp	r3, #34	; 0x22
 8005574:	f040 8099 	bne.w	80056aa <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005580:	d117      	bne.n	80055b2 <UART_Receive_IT+0x50>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d113      	bne.n	80055b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800558a:	2300      	movs	r3, #0
 800558c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005592:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	b29b      	uxth	r3, r3
 800559c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055aa:	1c9a      	adds	r2, r3, #2
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	; 0x28
 80055b0:	e026      	b.n	8005600 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80055b8:	2300      	movs	r3, #0
 80055ba:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055c4:	d007      	beq.n	80055d6 <UART_Receive_IT+0x74>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10a      	bne.n	80055e4 <UART_Receive_IT+0x82>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d106      	bne.n	80055e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	701a      	strb	r2, [r3, #0]
 80055e2:	e008      	b.n	80055f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fa:	1c5a      	adds	r2, r3, #1
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29b      	uxth	r3, r3
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	4619      	mov	r1, r3
 800560e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005610:	2b00      	cmp	r3, #0
 8005612:	d148      	bne.n	80056a6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f022 0220 	bic.w	r2, r2, #32
 8005622:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005632:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695a      	ldr	r2, [r3, #20]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0201 	bic.w	r2, r2, #1
 8005642:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2220      	movs	r2, #32
 8005648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005650:	2b01      	cmp	r3, #1
 8005652:	d123      	bne.n	800569c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68da      	ldr	r2, [r3, #12]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 0210 	bic.w	r2, r2, #16
 8005668:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0310 	and.w	r3, r3, #16
 8005674:	2b10      	cmp	r3, #16
 8005676:	d10a      	bne.n	800568e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005678:	2300      	movs	r3, #0
 800567a:	60fb      	str	r3, [r7, #12]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005692:	4619      	mov	r1, r3
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7ff fe79 	bl	800538c <HAL_UARTEx_RxEventCallback>
 800569a:	e002      	b.n	80056a2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7fc fdf5 	bl	800228c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	e002      	b.n	80056ac <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80056a6:	2300      	movs	r3, #0
 80056a8:	e000      	b.n	80056ac <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80056aa:	2302      	movs	r3, #2
  }
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3718      	adds	r7, #24
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68da      	ldr	r2, [r3, #12]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689a      	ldr	r2, [r3, #8]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	695b      	ldr	r3, [r3, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80056ee:	f023 030c 	bic.w	r3, r3, #12
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	6812      	ldr	r2, [r2, #0]
 80056f6:	68b9      	ldr	r1, [r7, #8]
 80056f8:	430b      	orrs	r3, r1
 80056fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	699a      	ldr	r2, [r3, #24]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a2c      	ldr	r2, [pc, #176]	; (80057c8 <UART_SetConfig+0x114>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d103      	bne.n	8005724 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800571c:	f7fe fcbe 	bl	800409c <HAL_RCC_GetPCLK2Freq>
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	e002      	b.n	800572a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005724:	f7fe fca6 	bl	8004074 <HAL_RCC_GetPCLK1Freq>
 8005728:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4613      	mov	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	4413      	add	r3, r2
 8005732:	009a      	lsls	r2, r3, #2
 8005734:	441a      	add	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005740:	4a22      	ldr	r2, [pc, #136]	; (80057cc <UART_SetConfig+0x118>)
 8005742:	fba2 2303 	umull	r2, r3, r2, r3
 8005746:	095b      	lsrs	r3, r3, #5
 8005748:	0119      	lsls	r1, r3, #4
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	4613      	mov	r3, r2
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	4413      	add	r3, r2
 8005752:	009a      	lsls	r2, r3, #2
 8005754:	441a      	add	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005760:	4b1a      	ldr	r3, [pc, #104]	; (80057cc <UART_SetConfig+0x118>)
 8005762:	fba3 0302 	umull	r0, r3, r3, r2
 8005766:	095b      	lsrs	r3, r3, #5
 8005768:	2064      	movs	r0, #100	; 0x64
 800576a:	fb00 f303 	mul.w	r3, r0, r3
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	011b      	lsls	r3, r3, #4
 8005772:	3332      	adds	r3, #50	; 0x32
 8005774:	4a15      	ldr	r2, [pc, #84]	; (80057cc <UART_SetConfig+0x118>)
 8005776:	fba2 2303 	umull	r2, r3, r2, r3
 800577a:	095b      	lsrs	r3, r3, #5
 800577c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005780:	4419      	add	r1, r3
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	4613      	mov	r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4413      	add	r3, r2
 800578a:	009a      	lsls	r2, r3, #2
 800578c:	441a      	add	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	fbb2 f2f3 	udiv	r2, r2, r3
 8005798:	4b0c      	ldr	r3, [pc, #48]	; (80057cc <UART_SetConfig+0x118>)
 800579a:	fba3 0302 	umull	r0, r3, r3, r2
 800579e:	095b      	lsrs	r3, r3, #5
 80057a0:	2064      	movs	r0, #100	; 0x64
 80057a2:	fb00 f303 	mul.w	r3, r0, r3
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	011b      	lsls	r3, r3, #4
 80057aa:	3332      	adds	r3, #50	; 0x32
 80057ac:	4a07      	ldr	r2, [pc, #28]	; (80057cc <UART_SetConfig+0x118>)
 80057ae:	fba2 2303 	umull	r2, r3, r2, r3
 80057b2:	095b      	lsrs	r3, r3, #5
 80057b4:	f003 020f 	and.w	r2, r3, #15
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	440a      	add	r2, r1
 80057be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80057c0:	bf00      	nop
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40013800 	.word	0x40013800
 80057cc:	51eb851f 	.word	0x51eb851f

080057d0 <__errno>:
 80057d0:	4b01      	ldr	r3, [pc, #4]	; (80057d8 <__errno+0x8>)
 80057d2:	6818      	ldr	r0, [r3, #0]
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	2000006c 	.word	0x2000006c

080057dc <__libc_init_array>:
 80057dc:	b570      	push	{r4, r5, r6, lr}
 80057de:	2500      	movs	r5, #0
 80057e0:	4e0c      	ldr	r6, [pc, #48]	; (8005814 <__libc_init_array+0x38>)
 80057e2:	4c0d      	ldr	r4, [pc, #52]	; (8005818 <__libc_init_array+0x3c>)
 80057e4:	1ba4      	subs	r4, r4, r6
 80057e6:	10a4      	asrs	r4, r4, #2
 80057e8:	42a5      	cmp	r5, r4
 80057ea:	d109      	bne.n	8005800 <__libc_init_array+0x24>
 80057ec:	f000 f8ee 	bl	80059cc <_init>
 80057f0:	2500      	movs	r5, #0
 80057f2:	4e0a      	ldr	r6, [pc, #40]	; (800581c <__libc_init_array+0x40>)
 80057f4:	4c0a      	ldr	r4, [pc, #40]	; (8005820 <__libc_init_array+0x44>)
 80057f6:	1ba4      	subs	r4, r4, r6
 80057f8:	10a4      	asrs	r4, r4, #2
 80057fa:	42a5      	cmp	r5, r4
 80057fc:	d105      	bne.n	800580a <__libc_init_array+0x2e>
 80057fe:	bd70      	pop	{r4, r5, r6, pc}
 8005800:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005804:	4798      	blx	r3
 8005806:	3501      	adds	r5, #1
 8005808:	e7ee      	b.n	80057e8 <__libc_init_array+0xc>
 800580a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800580e:	4798      	blx	r3
 8005810:	3501      	adds	r5, #1
 8005812:	e7f2      	b.n	80057fa <__libc_init_array+0x1e>
 8005814:	08005a1c 	.word	0x08005a1c
 8005818:	08005a1c 	.word	0x08005a1c
 800581c:	08005a1c 	.word	0x08005a1c
 8005820:	08005a20 	.word	0x08005a20

08005824 <malloc>:
 8005824:	4b02      	ldr	r3, [pc, #8]	; (8005830 <malloc+0xc>)
 8005826:	4601      	mov	r1, r0
 8005828:	6818      	ldr	r0, [r3, #0]
 800582a:	f000 b80b 	b.w	8005844 <_malloc_r>
 800582e:	bf00      	nop
 8005830:	2000006c 	.word	0x2000006c

08005834 <memset>:
 8005834:	4603      	mov	r3, r0
 8005836:	4402      	add	r2, r0
 8005838:	4293      	cmp	r3, r2
 800583a:	d100      	bne.n	800583e <memset+0xa>
 800583c:	4770      	bx	lr
 800583e:	f803 1b01 	strb.w	r1, [r3], #1
 8005842:	e7f9      	b.n	8005838 <memset+0x4>

08005844 <_malloc_r>:
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	1ccd      	adds	r5, r1, #3
 8005848:	f025 0503 	bic.w	r5, r5, #3
 800584c:	3508      	adds	r5, #8
 800584e:	2d0c      	cmp	r5, #12
 8005850:	bf38      	it	cc
 8005852:	250c      	movcc	r5, #12
 8005854:	2d00      	cmp	r5, #0
 8005856:	4606      	mov	r6, r0
 8005858:	db01      	blt.n	800585e <_malloc_r+0x1a>
 800585a:	42a9      	cmp	r1, r5
 800585c:	d903      	bls.n	8005866 <_malloc_r+0x22>
 800585e:	230c      	movs	r3, #12
 8005860:	6033      	str	r3, [r6, #0]
 8005862:	2000      	movs	r0, #0
 8005864:	bd70      	pop	{r4, r5, r6, pc}
 8005866:	f000 f8af 	bl	80059c8 <__malloc_lock>
 800586a:	4a21      	ldr	r2, [pc, #132]	; (80058f0 <_malloc_r+0xac>)
 800586c:	6814      	ldr	r4, [r2, #0]
 800586e:	4621      	mov	r1, r4
 8005870:	b991      	cbnz	r1, 8005898 <_malloc_r+0x54>
 8005872:	4c20      	ldr	r4, [pc, #128]	; (80058f4 <_malloc_r+0xb0>)
 8005874:	6823      	ldr	r3, [r4, #0]
 8005876:	b91b      	cbnz	r3, 8005880 <_malloc_r+0x3c>
 8005878:	4630      	mov	r0, r6
 800587a:	f000 f895 	bl	80059a8 <_sbrk_r>
 800587e:	6020      	str	r0, [r4, #0]
 8005880:	4629      	mov	r1, r5
 8005882:	4630      	mov	r0, r6
 8005884:	f000 f890 	bl	80059a8 <_sbrk_r>
 8005888:	1c43      	adds	r3, r0, #1
 800588a:	d124      	bne.n	80058d6 <_malloc_r+0x92>
 800588c:	230c      	movs	r3, #12
 800588e:	4630      	mov	r0, r6
 8005890:	6033      	str	r3, [r6, #0]
 8005892:	f000 f89a 	bl	80059ca <__malloc_unlock>
 8005896:	e7e4      	b.n	8005862 <_malloc_r+0x1e>
 8005898:	680b      	ldr	r3, [r1, #0]
 800589a:	1b5b      	subs	r3, r3, r5
 800589c:	d418      	bmi.n	80058d0 <_malloc_r+0x8c>
 800589e:	2b0b      	cmp	r3, #11
 80058a0:	d90f      	bls.n	80058c2 <_malloc_r+0x7e>
 80058a2:	600b      	str	r3, [r1, #0]
 80058a4:	18cc      	adds	r4, r1, r3
 80058a6:	50cd      	str	r5, [r1, r3]
 80058a8:	4630      	mov	r0, r6
 80058aa:	f000 f88e 	bl	80059ca <__malloc_unlock>
 80058ae:	f104 000b 	add.w	r0, r4, #11
 80058b2:	1d23      	adds	r3, r4, #4
 80058b4:	f020 0007 	bic.w	r0, r0, #7
 80058b8:	1ac3      	subs	r3, r0, r3
 80058ba:	d0d3      	beq.n	8005864 <_malloc_r+0x20>
 80058bc:	425a      	negs	r2, r3
 80058be:	50e2      	str	r2, [r4, r3]
 80058c0:	e7d0      	b.n	8005864 <_malloc_r+0x20>
 80058c2:	684b      	ldr	r3, [r1, #4]
 80058c4:	428c      	cmp	r4, r1
 80058c6:	bf16      	itet	ne
 80058c8:	6063      	strne	r3, [r4, #4]
 80058ca:	6013      	streq	r3, [r2, #0]
 80058cc:	460c      	movne	r4, r1
 80058ce:	e7eb      	b.n	80058a8 <_malloc_r+0x64>
 80058d0:	460c      	mov	r4, r1
 80058d2:	6849      	ldr	r1, [r1, #4]
 80058d4:	e7cc      	b.n	8005870 <_malloc_r+0x2c>
 80058d6:	1cc4      	adds	r4, r0, #3
 80058d8:	f024 0403 	bic.w	r4, r4, #3
 80058dc:	42a0      	cmp	r0, r4
 80058de:	d005      	beq.n	80058ec <_malloc_r+0xa8>
 80058e0:	1a21      	subs	r1, r4, r0
 80058e2:	4630      	mov	r0, r6
 80058e4:	f000 f860 	bl	80059a8 <_sbrk_r>
 80058e8:	3001      	adds	r0, #1
 80058ea:	d0cf      	beq.n	800588c <_malloc_r+0x48>
 80058ec:	6025      	str	r5, [r4, #0]
 80058ee:	e7db      	b.n	80058a8 <_malloc_r+0x64>
 80058f0:	20000108 	.word	0x20000108
 80058f4:	2000010c 	.word	0x2000010c

080058f8 <srand>:
 80058f8:	b538      	push	{r3, r4, r5, lr}
 80058fa:	4b0d      	ldr	r3, [pc, #52]	; (8005930 <srand+0x38>)
 80058fc:	4605      	mov	r5, r0
 80058fe:	681c      	ldr	r4, [r3, #0]
 8005900:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005902:	b97b      	cbnz	r3, 8005924 <srand+0x2c>
 8005904:	2018      	movs	r0, #24
 8005906:	f7ff ff8d 	bl	8005824 <malloc>
 800590a:	4a0a      	ldr	r2, [pc, #40]	; (8005934 <srand+0x3c>)
 800590c:	4b0a      	ldr	r3, [pc, #40]	; (8005938 <srand+0x40>)
 800590e:	63a0      	str	r0, [r4, #56]	; 0x38
 8005910:	e9c0 2300 	strd	r2, r3, [r0]
 8005914:	4b09      	ldr	r3, [pc, #36]	; (800593c <srand+0x44>)
 8005916:	2201      	movs	r2, #1
 8005918:	6083      	str	r3, [r0, #8]
 800591a:	230b      	movs	r3, #11
 800591c:	8183      	strh	r3, [r0, #12]
 800591e:	2300      	movs	r3, #0
 8005920:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005924:	2200      	movs	r2, #0
 8005926:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005928:	611d      	str	r5, [r3, #16]
 800592a:	615a      	str	r2, [r3, #20]
 800592c:	bd38      	pop	{r3, r4, r5, pc}
 800592e:	bf00      	nop
 8005930:	2000006c 	.word	0x2000006c
 8005934:	abcd330e 	.word	0xabcd330e
 8005938:	e66d1234 	.word	0xe66d1234
 800593c:	0005deec 	.word	0x0005deec

08005940 <rand>:
 8005940:	b538      	push	{r3, r4, r5, lr}
 8005942:	4b13      	ldr	r3, [pc, #76]	; (8005990 <rand+0x50>)
 8005944:	681c      	ldr	r4, [r3, #0]
 8005946:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005948:	b97b      	cbnz	r3, 800596a <rand+0x2a>
 800594a:	2018      	movs	r0, #24
 800594c:	f7ff ff6a 	bl	8005824 <malloc>
 8005950:	4a10      	ldr	r2, [pc, #64]	; (8005994 <rand+0x54>)
 8005952:	4b11      	ldr	r3, [pc, #68]	; (8005998 <rand+0x58>)
 8005954:	63a0      	str	r0, [r4, #56]	; 0x38
 8005956:	e9c0 2300 	strd	r2, r3, [r0]
 800595a:	4b10      	ldr	r3, [pc, #64]	; (800599c <rand+0x5c>)
 800595c:	2201      	movs	r2, #1
 800595e:	6083      	str	r3, [r0, #8]
 8005960:	230b      	movs	r3, #11
 8005962:	8183      	strh	r3, [r0, #12]
 8005964:	2300      	movs	r3, #0
 8005966:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800596a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800596c:	480c      	ldr	r0, [pc, #48]	; (80059a0 <rand+0x60>)
 800596e:	690a      	ldr	r2, [r1, #16]
 8005970:	694b      	ldr	r3, [r1, #20]
 8005972:	4350      	muls	r0, r2
 8005974:	4c0b      	ldr	r4, [pc, #44]	; (80059a4 <rand+0x64>)
 8005976:	fb04 0003 	mla	r0, r4, r3, r0
 800597a:	fba2 2304 	umull	r2, r3, r2, r4
 800597e:	4403      	add	r3, r0
 8005980:	1c54      	adds	r4, r2, #1
 8005982:	f143 0500 	adc.w	r5, r3, #0
 8005986:	e9c1 4504 	strd	r4, r5, [r1, #16]
 800598a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800598e:	bd38      	pop	{r3, r4, r5, pc}
 8005990:	2000006c 	.word	0x2000006c
 8005994:	abcd330e 	.word	0xabcd330e
 8005998:	e66d1234 	.word	0xe66d1234
 800599c:	0005deec 	.word	0x0005deec
 80059a0:	5851f42d 	.word	0x5851f42d
 80059a4:	4c957f2d 	.word	0x4c957f2d

080059a8 <_sbrk_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	2300      	movs	r3, #0
 80059ac:	4c05      	ldr	r4, [pc, #20]	; (80059c4 <_sbrk_r+0x1c>)
 80059ae:	4605      	mov	r5, r0
 80059b0:	4608      	mov	r0, r1
 80059b2:	6023      	str	r3, [r4, #0]
 80059b4:	f7fc fd78 	bl	80024a8 <_sbrk>
 80059b8:	1c43      	adds	r3, r0, #1
 80059ba:	d102      	bne.n	80059c2 <_sbrk_r+0x1a>
 80059bc:	6823      	ldr	r3, [r4, #0]
 80059be:	b103      	cbz	r3, 80059c2 <_sbrk_r+0x1a>
 80059c0:	602b      	str	r3, [r5, #0]
 80059c2:	bd38      	pop	{r3, r4, r5, pc}
 80059c4:	200004b0 	.word	0x200004b0

080059c8 <__malloc_lock>:
 80059c8:	4770      	bx	lr

080059ca <__malloc_unlock>:
 80059ca:	4770      	bx	lr

080059cc <_init>:
 80059cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ce:	bf00      	nop
 80059d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059d2:	bc08      	pop	{r3}
 80059d4:	469e      	mov	lr, r3
 80059d6:	4770      	bx	lr

080059d8 <_fini>:
 80059d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059da:	bf00      	nop
 80059dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059de:	bc08      	pop	{r3}
 80059e0:	469e      	mov	lr, r3
 80059e2:	4770      	bx	lr
