{"vcs1":{"timestamp_begin":1734599886.957342025, "rt":9.90, "ut":0.67, "st":0.26}}
{"vcselab":{"timestamp_begin":1734599896.940622373, "rt":9.13, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1734599906.149412558, "rt":0.30, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734599886.282867946}
{"VCS_COMP_START_TIME": 1734599886.282867946}
{"VCS_COMP_END_TIME": 1734599915.754119306}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331704}}
{"stitch_vcselab": {"peak_mem": 223360}}
