<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ac.il</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TDC_v2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ.DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ.DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ.NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ.NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ.DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ.DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">64</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_BASE_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_BASE_PARAM">0</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_HIGH_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_HIGH_PARAM">0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cc8c4040</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>65a59ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>TDC_v2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1837f94</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>TDC_v2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1837f94</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>waddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rdaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rdid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wlength</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rdlength</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="std_logic_vector">
        <spirit:name>C_M00_AXI_START_DATA_VALUE</spirit:name>
        <spirit:displayName>C M00 AXI START DATA VALUE</spirit:displayName>
        <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="64">0xAA00000000000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>The master requires a target slave base address.
    -- The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x70000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    -- The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    -- The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    -- and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="8" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="9" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/TDC_v2_v1_0/data/TDC_v2.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TDC_v2_v1_0/data/TDC_v2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TDC_v2_v1_0/src/Makefile</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TDC_v2_v1_0/src/TDC_v2.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TDC_v2_v1_0/src/TDC_v2.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TDC_v2_v1_0/src/TDC_v2_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>USED_IN_hw_handoff</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TDC_v2_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_14c9b425</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/log_fifo/log_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TDC_v2_v1_0_M00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TDC_v2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TDC_v2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8d32e37c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/log_fifo/log_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TDC_v2_v1_0_M00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TDC_v2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TDC_v2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>TDC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_START_DATA_VALUE</spirit:name>
      <spirit:displayName>C M00 AXI START DATA VALUE</spirit:displayName>
      <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="64">0xAA00000000000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>The master requires a target slave base address.
    -- The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x70000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    -- The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    -- The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    -- and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="8" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="9" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="10" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="11" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TDC_v2_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TDC_v2</xilinx:displayName>
      <xilinx:coreRevision>36</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-14T15:38:32Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ac.il:user:TDC_v2:1.0_ARCHIVE_LOCATION">z:/projects/asic2/vivado3/ip_repo/tdc_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3a9abc_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d67c55_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7d4874_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240ff072_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566747c0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd6d661_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6805fd_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482667e8_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5a52f9_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23364c20_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309e9710_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c775f8_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c38dc1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c91d928_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38644ceb_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a190b85_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a80ade_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab5bde3_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232d14d3_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fedf070_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbffe3f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140a838e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d90157_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1083600d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed27d40_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2141f50a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fa161a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f55d8a4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d2094_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249d731e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae61f10_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3e5878_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23bed887_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404b16df_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adf060d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352d690e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194f8c56_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570e72d7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7028aa0f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a991b95_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8148267_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a891bd3_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eac554c_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138f3ab2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc343df_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1187653e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4027e74e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a52a73a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fc486d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a53242_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff2e4c7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234f7e34_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563ae3a1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650c2c6e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588f864f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31708584_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80f935_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be01a7c_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dd63c7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b0b8bf_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310589dd_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e25635f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65943351_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fc428c_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca5ed92_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b53d7c5_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7fd5a4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23711dd_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf41227_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fde2c9f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba84afb_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14aee0c8_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23539d1c_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504b9952_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d9f12e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56dade93_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b868de3_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9428a1d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412d5a3a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c255fad_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6bff57_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dc211_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab80a7d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664c6c0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3925ab_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d629ae_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261de253_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c5358e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4a9d2c_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db041e6_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631ac207_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a1d33d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a89670c_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e8a46b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b872d7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517201d8_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2c563b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a12a41_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd19410_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480f8c8e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178c82f0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba7d044_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be0e767_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa200ee_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668497d2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ed1a62_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20be85df_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132e6673_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed21320_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712af90e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402232a7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e71c02_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a16055f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acd34cc_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181cdcb0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d0c938_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748f7557_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd6fff5_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727031bb_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb790ec_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e77f1b0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42399d37_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3954fe40_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fcdafd_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa89d41_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432d1777_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4381b931_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8383cf_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1fe76d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2979c12e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7727344b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e07f9ef_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e30b27_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8bca47_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e14563_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54907749_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65142381_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db6d541_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e33a7b7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9878fe_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131d65da_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57df23b2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab694e9_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd72854_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de22485_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2c4b19_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a88412e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6fca4d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7679a785_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28abf589_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2cd1e3_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0fbfa8_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f38fd3a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad84910_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675b19bf_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d378c6_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cb7f75_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ab9d83_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2e2606_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd51254_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1520e037_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7575c4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3b01c4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cdf9b6_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3b7621_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bdaaa25_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb392c6_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afddbb2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4045d607_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c8c713_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a77399_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efc343_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad2bf74_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22eb299e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616dd179_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1c606e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f9f5b0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584fea2d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723713af_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0dd641_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452747c7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d07cda2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e74e32_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc8c81_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165d0a6b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9df356_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6982e556_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e562ca1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507d8464_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478ec65_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab85ba0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bac556_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ca2364_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e052223_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c28007_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49decbd2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702dac4a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a17b625_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3cfc4d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e153a4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad3e96b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9622168_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e2e153_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8991df_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130f60a4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b183e7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d94fe9b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b891f88_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72131083_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66500dbe_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13151c95_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42159d3f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724b6419_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278909d1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471fc9c8_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b343567_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2d727b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718a6804_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696d748d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aec600_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b03c770_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b8ca0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38148a60_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d92fb48_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476e82dd_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558baac6_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8b25a0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3604b4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ab89e5_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a4013a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20411e18_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742b1feb_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea8c781_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ebc644_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68de3a4a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b24c99b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623a64d5_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f870ba6_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f1c4ae_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74290be2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375029b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e88fc5_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43806249_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aae9315_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d03243f_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ddd175_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a33014_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad7032a_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0224cc_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e19ef1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388df9e5_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533baf6d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68905418_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ede0d1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f92cab4_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7ba3ad_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d54be1_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d451f8e_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16be6502_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bf28d_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fa23b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bffda2b_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb348a0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f52659_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c39e49_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144cf858_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7ca4b2_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea0a981_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b14524_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4641a468_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3b4fb0_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba5ffb3_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de7c775_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37edbfa7_ARCHIVE_LOCATION">z:/Projects/ASIC2/Vivado3/ip_repo/TDC_v2_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a9e6a8fe"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="61b3cd22"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ebdd79b6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7e927e14"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e3614202"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="49a75895"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e43165c6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
