 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Thu Mar 19 23:30:55 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 28.23%

  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0393   0.2066   0.4777 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   6.4744   0.0000   0.4777 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4777 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   6.4744            0.0000     0.4777 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.4777 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           6.4744              0.0000     0.4777 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.4777 f
  core/be/dispatch_pkt[20] (net)                        6.4744              0.0000     0.4777 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.4777 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        6.4744              0.0000     0.4777 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.4777 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   6.4744           0.0000     0.4777 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0393   0.0001 &   0.4777 f
  data arrival time                                                                    0.4777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                             0.0000     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                         0.0167     0.3247
  data required time                                                                   0.3247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3247
  data arrival time                                                                   -0.4777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1530


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1702   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0325    0.2026     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.5793      0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4857 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.5793             0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.5793           0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0325   0.0000 &   0.4858 f
  data arrival time                                                                    0.4858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  clock reconvergence pessimism                                            -0.0036     0.3036
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0182     0.3218
  data required time                                                                   0.3218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3218
  data arrival time                                                                   -0.4858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1640


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1696   0.0000   0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0461   0.2130     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   9.4878     0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   9.4878            0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   9.4878           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0461  -0.0025 &   0.4940 f
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0036     0.3049
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3049 r
  library hold time                                                         0.0152     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1739


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1904   0.0000   0.2993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0292   0.2017   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.1987   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.1987      0.0000     0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.1987   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0292   0.0000 &   0.5010 f
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0036     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3072 r
  library hold time                                                         0.0192     0.3265
  data required time                                                                   0.3265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3265
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1745


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1904   0.0000   0.2993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0308   0.2029   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.8684   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.8684      0.0000     0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.8684   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0308   0.0000 &   0.5023 f
  data arrival time                                                                    0.5023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0036     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3072 r
  library hold time                                                         0.0189     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.5023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1762


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0686   0.2263   0.4974 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2  19.5036   0.0000   0.4974 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)  19.5036             0.0000     0.4974 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.4974 f
  core/be/be_checker/dispatch_pkt_o[2] (net)           19.5036              0.0000     0.4974 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.4974 f
  core/be/dispatch_pkt[2] (net)                        19.5036              0.0000     0.4974 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.4974 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)        19.5036              0.0000     0.4974 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.4974 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)  19.5036            0.0000     0.4974 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0686   -0.0064 &   0.4910 f
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                             0.0000     0.3044
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.3044 r
  library hold time                                                         0.0099     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1767


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1696   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0310    0.2014     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.9618      0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4856 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.9618              0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.9618           0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0310   0.0000 &   0.4856 f
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0036     0.2912
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2912 r
  library hold time                                                         0.0175     0.3087
  data required time                                                                   0.3087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3087
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1769


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0643   0.2236   0.4947 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  17.5806   0.0000   0.4947 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  17.5806             0.0000     0.4947 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.4947 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           17.5806              0.0000     0.4947 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.4947 f
  core/be/dispatch_pkt[1] (net)                        17.5806              0.0000     0.4947 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.4947 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        17.5806              0.0000     0.4947 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.4947 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  17.5806            0.0000     0.4947 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0643   -0.0027 &   0.4920 f
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                             0.0000     0.3044
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3044 r
  library hold time                                                         0.0106     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1770


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1751    0.0000     0.2690 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0304    0.2013     0.4703 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.6879        0.0000     0.4703 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4703 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.6879              0.0000     0.4703 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4703 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.6879              0.0000     0.4703 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0304   -0.0010 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  clock reconvergence pessimism                                            -0.0024     0.2735
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2735 r
  library hold time                                                         0.0176     0.2912
  data required time                                                                   0.2912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2912
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1782


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2750     0.2750
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1783   0.0000    0.2750 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0290    0.2004     0.4755 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.0804      0.0000     0.4755 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.4755 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.0804              0.0000     0.4755 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.4755 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.0804            0.0000     0.4755 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0290    0.0000 &   0.4755 f
  data arrival time                                                                    0.4755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.2789 r
  library hold time                                                         0.0182     0.2971
  data required time                                                                   0.2971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2971
  data arrival time                                                                   -0.4755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1784


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1526   0.0000   0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0289   0.1982     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.0353     0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.0353   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.0353           0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0289   0.0000 &   0.4688 f
  data arrival time                                                                    0.4688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0164     0.2901
  data required time                                                                   0.2901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2901
  data arrival time                                                                   -0.4688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1526   0.0000    0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0289    0.1981     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.0112      0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4688 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.0112   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.0112           0.0000     0.4688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0289   0.0000 &   0.4688 f
  data arrival time                                                                    0.4688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0164     0.2901
  data required time                                                                   0.2901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2901
  data arrival time                                                                   -0.4688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1532   0.0000   0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0289   0.1982     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.0377     0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.0377   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.0377           0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0289   0.0000 &   0.4694 f
  data arrival time                                                                    0.4694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                         0.0164     0.2906
  data required time                                                                   0.2906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2906
  data arrival time                                                                   -0.4694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1530   0.0000    0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0290    0.1983     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.0548      0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4694 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.0548              0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.0548           0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0290   0.0000 &   0.4694 f
  data arrival time                                                                    0.4694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                         0.0164     0.2906
  data required time                                                                   0.2906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2906
  data arrival time                                                                   -0.4694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1383   0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0292    0.1972     0.4609 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.1242       0.0000     0.4609 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4609 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.1242              0.0000     0.4609 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4609 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.1242             0.0000     0.4609 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0292    0.0000 &   0.4609 f
  data arrival time                                                                    0.4609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  clock reconvergence pessimism                                            -0.0024     0.2666
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2666 r
  library hold time                                                         0.0153     0.2819
  data required time                                                                   0.2819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2819
  data arrival time                                                                   -0.4609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1526   0.0000   0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0292   0.1984     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.1500     0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.4690 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.1500    0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.1500           0.0000     0.4690 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0292   0.0000 &   0.4690 f
  data arrival time                                                                    0.4690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0163     0.2901
  data required time                                                                   0.2901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2901
  data arrival time                                                                   -0.4690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1531   0.0000    0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0293    0.1985     0.4696 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.1756      0.0000     0.4696 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.4696 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.1756   0.0000     0.4696 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.4696 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.1756           0.0000     0.4696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0293   0.0000 &   0.4696 f
  data arrival time                                                                    0.4696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                         0.0163     0.2906
  data required time                                                                   0.2906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2906
  data arrival time                                                                   -0.4696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1530   0.0000   0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0296   0.1988     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.3355     0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.3355          0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.3355           0.0000     0.4694 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0296   0.0000 &   0.4694 f
  data arrival time                                                                    0.4694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0163     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1751    0.0000     0.2704 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0294    0.2005     0.4709 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.2507        0.0000     0.4709 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4709 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.2507              0.0000     0.4709 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4709 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.2507              0.0000     0.4709 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0294    0.0000 &   0.4709 f
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  clock reconvergence pessimism                                            -0.0024     0.2735
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2735 r
  library hold time                                                         0.0179     0.2914
  data required time                                                                   0.2914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2914
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1531   0.0000    0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0299    0.1990     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.4394      0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4697 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.4394   0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.4394           0.0000     0.4697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0299   0.0000 &   0.4697 f
  data arrival time                                                                    0.4697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  clock reconvergence pessimism                                            -0.0024     0.2739
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.2739 r
  library hold time                                                         0.0162     0.2901
  data required time                                                                   0.2901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2901
  data arrival time                                                                   -0.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1791   0.0000    0.2755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0296    0.2010     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.3674      0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.4765 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.3674    0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.3674           0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0296   0.0000 &   0.4765 f
  data arrival time                                                                    0.4765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.2789 r
  library hold time                                                         0.0180     0.2969
  data required time                                                                   0.2969
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2969
  data arrival time                                                                   -0.4765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1383    0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0299    0.1977     0.4615 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.4207        0.0000     0.4615 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4615 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.4207              0.0000     0.4615 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4615 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.4207             0.0000     0.4615 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0299    0.0000 &   0.4615 f
  data arrival time                                                                    0.4615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                         0.0152     0.2818
  data required time                                                                   0.2818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2818
  data arrival time                                                                   -0.4615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1529   0.0000   0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0299   0.1990     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.4601     0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4701 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.4601              0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.4601           0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0299   0.0000 &   0.4701 f
  data arrival time                                                                    0.4701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                         0.0162     0.2904
  data required time                                                                   0.2904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2904
  data arrival time                                                                   -0.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1754   0.0000   0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0486   0.2152     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  10.6264     0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/commit_pkt_o[91] (net)         10.6264              0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  10.6264           0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0486   0.0001 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  clock reconvergence pessimism                                            -0.0036     0.3052
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.3052 r
  library hold time                                                         0.0148     0.3200
  data required time                                                                   0.3200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3200
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1526   0.0000   0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0304   0.1994     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.6696     0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4701 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.6696    0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.6696           0.0000     0.4701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0304   0.0000 &   0.4701 f
  data arrival time                                                                    0.4701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.2738 r
  library hold time                                                         0.0160     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1526   0.0000   0.2708 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0309   0.1998     0.4707 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.8926     0.0000     0.4707 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4707 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.8926   0.0000     0.4707 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4707 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.8926           0.0000     0.4707 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0309   0.0000 &   0.4707 f
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2765     0.2765
  clock reconvergence pessimism                                            -0.0024     0.2741
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.2741 r
  library hold time                                                         0.0159     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1383   0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0309    0.1986     0.4623 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.8648       0.0000     0.4623 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4623 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.8648              0.0000     0.4623 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4623 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.8648             0.0000     0.4623 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0309    0.0000 &   0.4623 f
  data arrival time                                                                    0.4623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                         0.0149     0.2816
  data required time                                                                   0.2816
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2816
  data arrival time                                                                   -0.4623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1784   0.0000    0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0306    0.2017     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.7623      0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.4774 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.7623              0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.7623           0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0306   0.0000 &   0.4774 f
  data arrival time                                                                    0.4774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.2789 r
  library hold time                                                         0.0178     0.2967
  data required time                                                                   0.2967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2967
  data arrival time                                                                   -0.4774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1526   0.0000    0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0308    0.1997     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.8546      0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.8546    0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.8546           0.0000     0.4703 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0308   0.0000 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0159     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1784   0.0000    0.2756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0307    0.2018     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.8237      0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4774 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.8237    0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.8237            0.0000     0.4774 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0307    0.0000 &   0.4774 f
  data arrival time                                                                    0.4774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2811     0.2811
  clock reconvergence pessimism                                            -0.0024     0.2788
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2788 r
  library hold time                                                         0.0178     0.2966
  data required time                                                                   0.2966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2966
  data arrival time                                                                   -0.4774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1383   0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0310    0.1986     0.4624 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.8964       0.0000     0.4624 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4624 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.8964              0.0000     0.4624 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4624 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.8964             0.0000     0.4624 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0310    0.0000 &   0.4624 f
  data arrival time                                                                    0.4624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  clock reconvergence pessimism                                            -0.0024     0.2666
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2666 r
  library hold time                                                         0.0149     0.2815
  data required time                                                                   0.2815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2815
  data arrival time                                                                   -0.4624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1526   0.0000    0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0318    0.2005     0.4712 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.2587      0.0000     0.4712 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.4712 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.2587    0.0000     0.4712 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.4712 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.2587           0.0000     0.4712 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0318   0.0000 &   0.4712 f
  data arrival time                                                                    0.4712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.2738 r
  library hold time                                                         0.0157     0.2895
  data required time                                                                   0.2895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2895
  data arrival time                                                                   -0.4712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0442   0.1899   0.4610 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   6.6766   0.0000   0.4610 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4610 r
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   6.6766            0.0000     0.4610 r
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.4610 r
  core/be/be_checker/dispatch_pkt_o[20] (net)           6.6766              0.0000     0.4610 r
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.4610 r
  core/be/dispatch_pkt[20] (net)                        6.6766              0.0000     0.4610 r
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.4610 r
  core/be/be_calculator/dispatch_pkt_i[20] (net)        6.6766              0.0000     0.4610 r
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.4610 r
  core/be/be_calculator/reservation_reg/data_i[20] (net)   6.6766           0.0000     0.4610 r
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0442   0.0001 &   0.4611 r
  data arrival time                                                                    0.4611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                             0.0000     0.3081
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3081 r
  library hold time                                                        -0.0287     0.2793
  data required time                                                                   0.2793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2793
  data arrival time                                                                   -0.4611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1526   0.0000   0.2709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0319   0.2006     0.4715 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   3.3044     0.0000     0.4715 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4715 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   3.3044          0.0000     0.4715 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4715 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   3.3044           0.0000     0.4715 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0319   0.0000 &   0.4715 f
  data arrival time                                                                    0.4715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2764     0.2764
  clock reconvergence pessimism                                            -0.0024     0.2740
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.2740 r
  library hold time                                                         0.0157     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1703   0.0000     0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0289    0.1996     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.0194       0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4828 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.0194             0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.0194            0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0289    0.0000 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  clock reconvergence pessimism                                            -0.0094     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2832 r
  library hold time                                                         0.0176     0.3008
  data required time                                                                   0.3008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3008
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1526   0.0000     0.2699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0334    0.2018     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.9335       0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4717 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.9335              0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.9335            0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0334    0.0001 &   0.4717 f
  data arrival time                                                                    0.4717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2742 r
  library hold time                                                         0.0154     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1940   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0289   0.2017   0.5027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.0541   0.0000   0.5027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5027 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.0541      0.0000     0.5027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.0541   0.0000   0.5027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0289   0.0000 &   0.5027 f
  data arrival time                                                                    0.5027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3011 r
  library hold time                                                         0.0193     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1784   0.0000    0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0321    0.2030     0.4786 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.4333      0.0000     0.4786 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4786 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.4333    0.0000     0.4786 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4786 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.4333            0.0000     0.4786 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0321    0.0000 &   0.4787 f
  data arrival time                                                                    0.4787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2812     0.2812
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.2789 r
  library hold time                                                         0.0175     0.2963
  data required time                                                                   0.2963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2963
  data arrival time                                                                   -0.4787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1904   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0291    0.2015     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.1311      0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.4994 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.1311    0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.1311           0.0000     0.4994 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0291   0.0000 &   0.4994 f
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                            -0.0097     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                         0.0190     0.3169
  data required time                                                                   0.3169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3169
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2760     0.2760
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1673   0.0000    0.2760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0294    0.1999     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.2711      0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.4759 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.2711              0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.2711           0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0294   0.0000 &   0.4759 f
  data arrival time                                                                    0.4759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  clock reconvergence pessimism                                            -0.0092     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.2761 r
  library hold time                                                         0.0173     0.2934
  data required time                                                                   0.2934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2934
  data arrival time                                                                   -0.4759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1703   0.0000   0.2838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0297   0.2003   0.4841 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.3785   0.0000   0.4841 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4841 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.3785      0.0000     0.4841 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4841 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.3785   0.0000   0.4841 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0297   0.0000 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0094     0.2841
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2841 r
  library hold time                                                         0.0174     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1696   0.0000    0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0295    0.2001     0.4829 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.2844      0.0000     0.4829 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4829 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.2844              0.0000     0.4829 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4829 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.2844           0.0000     0.4829 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0295   0.0000 &   0.4829 f
  data arrival time                                                                    0.4829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                         0.0174     0.3003
  data required time                                                                   0.3003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3003
  data arrival time                                                                   -0.4829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1702   0.0000    0.2838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0296    0.2002     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.3318      0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.4840 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.3318              0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.3318           0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0296   0.0000 &   0.4840 f
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.2839 r
  library hold time                                                         0.0175     0.3013
  data required time                                                                   0.3013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3013
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1696   0.0000    0.2841 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0297    0.2002     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.3647      0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.4843 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.3647              0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.3647           0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0297   0.0000 &   0.4843 f
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0094     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0174     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1910   0.0000   0.2985 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0302   0.2025   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.6078   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.6078      0.0000     0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.6078   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0302  -0.0005 &   0.5004 f
  data arrival time                                                                    0.5004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3087     0.3087
  clock reconvergence pessimism                                            -0.0097     0.2990
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2990 r
  library hold time                                                         0.0188     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1696   0.0000    0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0305    0.2009     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.7260      0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4838 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.7260              0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.7260           0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0305   0.0000 &   0.4838 f
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0094     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2838 r
  library hold time                                                         0.0173     0.3011
  data required time                                                                   0.3011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3011
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0310   0.2031   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.9579   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.9579      0.0000     0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.9579   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0310   0.0000 &   0.5006 f
  data arrival time                                                                    0.5006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2994 r
  library hold time                                                         0.0186     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2827     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1696   0.0000    0.2827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0297    0.2002     0.4830 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.3691      0.0000     0.4830 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.4830 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.3691              0.0000     0.4830 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.4830 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.3691           0.0000     0.4830 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0297   0.0000 &   0.4830 f
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0094     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.2828 r
  library hold time                                                         0.0174     0.3002
  data required time                                                                   0.3002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3002
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1903   0.0000    0.2975 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0294    0.2018     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.2972      0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4993 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.2972              0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.2972           0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0294   0.0000 &   0.4994 f
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0189     0.3165
  data required time                                                                   0.3165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3165
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1903   0.0000   0.2977 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0295   0.2019   0.4996 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.3337   0.0000   0.4996 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.4996 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.3337      0.0000     0.4996 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.4996 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.3337   0.0000   0.4996 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0295   0.0000 &   0.4996 f
  data arrival time                                                                    0.4996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                            -0.0097     0.2978
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.2978 r
  library hold time                                                         0.0189     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.4996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1675   0.0000    0.2789 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0296    0.2000     0.4789 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.3360      0.0000     0.4789 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.4789 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.3360              0.0000     0.4789 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.4789 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.3360           0.0000     0.4789 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0296   0.0000 &   0.4790 f
  data arrival time                                                                    0.4790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  clock reconvergence pessimism                                            -0.0092     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.2787 r
  library hold time                                                         0.0173     0.2960
  data required time                                                                   0.2960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2960
  data arrival time                                                                   -0.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1940   0.0000   0.3003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0296   0.2023   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.3592   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.3592      0.0000     0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.3592   0.0000   0.5026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0296   0.0000 &   0.5026 f
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  clock reconvergence pessimism                                            -0.0098     0.3003
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3003 r
  library hold time                                                         0.0191     0.3195
  data required time                                                                   0.3195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3195
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1530   0.0000   0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0331   0.2016     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   3.8430     0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4723 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   3.8430          0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   3.8430           0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0331   0.0000 &   0.4723 f
  data arrival time                                                                    0.4723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0154     0.2892
  data required time                                                                   0.2892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2892
  data arrival time                                                                   -0.4723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1696   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0302    0.2007     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.5877      0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4849 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.5877              0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.5877           0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0302   0.0000 &   0.4849 f
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                         0.0173     0.3017
  data required time                                                                   0.3017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3017
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2760     0.2760
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1673   0.0000    0.2760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0301    0.2004     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.5690      0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.4765 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.5690              0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.5690           0.0000     0.4765 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0301   0.0000 &   0.4765 f
  data arrival time                                                                    0.4765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  clock reconvergence pessimism                                            -0.0092     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.2761 r
  library hold time                                                         0.0171     0.2932
  data required time                                                                   0.2932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2932
  data arrival time                                                                   -0.4765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1696   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0301    0.2006     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.5750      0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.4834 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.5750              0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.5750           0.0000     0.4834 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0301   0.0000 &   0.4835 f
  data arrival time                                                                    0.4835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                         0.0173     0.3002
  data required time                                                                   0.3002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3002
  data arrival time                                                                   -0.4835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1754   0.0000    0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0300    0.2010     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.5372      0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.4858 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.5372              0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.5372           0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0300   0.0000 &   0.4858 f
  data arrival time                                                                    0.4858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.2848 r
  library hold time                                                         0.0177     0.3025
  data required time                                                                   0.3025
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3025
  data arrival time                                                                   -0.4858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1696   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0302    0.2007     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.6169      0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4849 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.6169              0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.6169           0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0302   0.0000 &   0.4849 f
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                         0.0173     0.3015
  data required time                                                                   0.3015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3015
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1754   0.0000    0.2845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0301    0.2011     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.5551      0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4856 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.5551              0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.5551           0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0301   0.0000 &   0.4856 f
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  clock reconvergence pessimism                                            -0.0094     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                         0.0177     0.3023
  data required time                                                                   0.3023
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3023
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1940   0.0000   0.3007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0297   0.2024   0.5031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.4211   0.0000   0.5031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5031 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.4211      0.0000     0.5031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.4211   0.0000   0.5031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0297   0.0000 &   0.5031 f
  data arrival time                                                                    0.5031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                            -0.0098     0.3006
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3006 r
  library hold time                                                         0.0191     0.3197
  data required time                                                                   0.3197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3197
  data arrival time                                                                   -0.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2974     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1903   0.0000    0.2974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0301    0.2023     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.5654      0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4998 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.5654              0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.5654           0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0301   0.0000 &   0.4998 f
  data arrival time                                                                    0.4998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  clock reconvergence pessimism                                            -0.0097     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0188     0.3164
  data required time                                                                   0.3164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3164
  data arrival time                                                                   -0.4998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1911   0.0000    0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0298    0.2022     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.4311      0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5005 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.4311    0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.4311            0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0298    0.0000 &   0.5005 f
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  clock reconvergence pessimism                                            -0.0097     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2981 r
  library hold time                                                         0.0189     0.3170
  data required time                                                                   0.3170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3170
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1904   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0330    0.2047     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   3.8080      0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5026 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   3.8080    0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   3.8080           0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0330  -0.0031 &   0.4995 f
  data arrival time                                                                    0.4995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                            -0.0097     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.2978 r
  library hold time                                                         0.0181     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.4995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1903   0.0000    0.2975 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0302    0.2024     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.6172      0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.4999 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.6172              0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.6172           0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0302   0.0000 &   0.4999 f
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0187     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2827     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1696   0.0000    0.2827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0306    0.2010     0.4837 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.7674      0.0000     0.4837 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4837 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.7674              0.0000     0.4837 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4837 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.7674           0.0000     0.4837 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0306   0.0000 &   0.4837 f
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                         0.0172     0.3000
  data required time                                                                   0.3000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3000
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1754   0.0000   0.2854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0305   0.2014   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.7148   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.7148       0.0000     0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.7148   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0305   0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0094     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2854 r
  library hold time                                                         0.0176     0.3030
  data required time                                                                   0.3030
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3030
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1695   0.0000    0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0306    0.2010     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.7729      0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4839 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.7729              0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.7729           0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0306   0.0000 &   0.4839 f
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                         0.0172     0.3001
  data required time                                                                   0.3001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3001
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2840     0.2840
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1696   0.0000    0.2840 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0308    0.2012     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.8666      0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4852 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.8666              0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.8666           0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0308   0.0000 &   0.4852 f
  data arrival time                                                                    0.4852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                         0.0171     0.3014
  data required time                                                                   0.3014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3014
  data arrival time                                                                   -0.4852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1682   0.0000    0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0307    0.2010     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.8225      0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.4796 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.8225              0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.8225           0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0307   0.0000 &   0.4796 f
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2880     0.2880
  clock reconvergence pessimism                                            -0.0092     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2787 r
  library hold time                                                         0.0171     0.2958
  data required time                                                                   0.2958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2958
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1904   0.0000   0.2991 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0310   0.2031   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.9590   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.9590      0.0000     0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.9590   0.0000   0.5022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0310  -0.0005 &   0.5017 f
  data arrival time                                                                    0.5017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  clock reconvergence pessimism                                            -0.0097     0.2992
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.2992 r
  library hold time                                                         0.0186     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1526   0.0000   0.2700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0340   0.2023     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.1970     0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.4723 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.1970             0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.1970           0.0000     0.4723 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0340   0.0000 &   0.4723 f
  data arrival time                                                                    0.4723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  clock reconvergence pessimism                                            -0.0024     0.2732
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.2732 r
  library hold time                                                         0.0152     0.2884
  data required time                                                                   0.2884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2884
  data arrival time                                                                   -0.4723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2772     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1674   0.0000    0.2772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0307    0.2009     0.4781 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.8206      0.0000     0.4781 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4781 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.8206              0.0000     0.4781 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4781 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.8206           0.0000     0.4781 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0307   0.0000 &   0.4781 f
  data arrival time                                                                    0.4781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2865     0.2865
  clock reconvergence pessimism                                            -0.0092     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2772 r
  library hold time                                                         0.0170     0.2942
  data required time                                                                   0.2942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2942
  data arrival time                                                                   -0.4781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2827     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1696   0.0000    0.2827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0307    0.2011     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.8271      0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4838 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.8271              0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.8271           0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0307   0.0000 &   0.4838 f
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0094     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2827 r
  library hold time                                                         0.0172     0.2998
  data required time                                                                   0.2998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2998
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1904   0.0000   0.2993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0306   0.2028   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.7847   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.7847      0.0000     0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.7847   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0306   0.0000 &   0.5021 f
  data arrival time                                                                    0.5021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2994 r
  library hold time                                                         0.0187     0.3180
  data required time                                                                   0.3180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3180
  data arrival time                                                                   -0.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1696   0.0000    0.2825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0313    0.2016     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.0851      0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.0851              0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.0851           0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0313  -0.0005 &   0.4836 f
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0094     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2825 r
  library hold time                                                         0.0170     0.2995
  data required time                                                                   0.2995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2995
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1784   0.0000    0.2756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0346    0.2050     0.4806 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.4903      0.0000     0.4806 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.4806 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.4903    0.0000     0.4806 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.4806 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.4903           0.0000     0.4806 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0346   0.0001 &   0.4806 f
  data arrival time                                                                    0.4806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2820     0.2820
  clock reconvergence pessimism                                            -0.0024     0.2797
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2797 r
  library hold time                                                         0.0169     0.2966
  data required time                                                                   0.2966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2966
  data arrival time                                                                   -0.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1904   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0306    0.2028     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.7989      0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5019 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.7989    0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.7989            0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0306    0.0000 &   0.5019 f
  data arrival time                                                                    0.5019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0097     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.2992 r
  library hold time                                                         0.0187     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1904   0.0000   0.2991 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0308   0.2029   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.8707   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.8707      0.0000     0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.8707   0.0000   0.5020 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0308   0.0000 &   0.5020 f
  data arrival time                                                                    0.5020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0097     0.2992
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.2992 r
  library hold time                                                         0.0186     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1754   0.0000    0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0309    0.2017     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.9082      0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4871 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.9082              0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.9082           0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0309   0.0000 &   0.4871 f
  data arrival time                                                                    0.4871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0094     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2854 r
  library hold time                                                         0.0175     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1940   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0307   0.2031   0.5041 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.8261   0.0000   0.5041 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5041 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.8261      0.0000     0.5041 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5041 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.8261   0.0000   0.5041 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0307   0.0000 &   0.5042 f
  data arrival time                                                                    0.5042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3010 r
  library hold time                                                         0.0189     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.5042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1940   0.0000   0.3008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0304   0.2029   0.5037 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.7201   0.0000   0.5037 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5037 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.7201      0.0000     0.5037 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5037 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.7201   0.0000   0.5037 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0304   0.0000 &   0.5037 f
  data arrival time                                                                    0.5037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                            -0.0098     0.3005
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3005 r
  library hold time                                                         0.0189     0.3195
  data required time                                                                   0.3195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3195
  data arrival time                                                                   -0.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1903   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0309    0.2030     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.9401      0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.4997 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.9401   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.9401           0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0309   0.0000 &   0.4997 f
  data arrival time                                                                    0.4997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  clock reconvergence pessimism                                            -0.0097     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                         0.0186     0.3154
  data required time                                                                   0.3154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3154
  data arrival time                                                                   -0.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1754   0.0000    0.2848 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0311    0.2019     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.9808      0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4867 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.9808              0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.9808           0.0000     0.4867 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0311   0.0000 &   0.4867 f
  data arrival time                                                                    0.4867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                            -0.0094     0.2849
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2849 r
  library hold time                                                         0.0175     0.3024
  data required time                                                                   0.3024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3024
  data arrival time                                                                   -0.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0309   0.2030   0.5005 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.9047   0.0000   0.5005 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5005 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.9047      0.0000     0.5005 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5005 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.9047   0.0000   0.5005 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0309   0.0000 &   0.5005 f
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2976 r
  library hold time                                                         0.0186     0.3162
  data required time                                                                   0.3162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3162
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1903   0.0000    0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0494    0.2170     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1  10.9723      0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5138 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)  10.9723   0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)  10.9723           0.0000     0.5138 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0494  -0.0078 &   0.5060 f
  data arrival time                                                                    0.5060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                            -0.0036     0.3069
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3069 r
  library hold time                                                         0.0146     0.3216
  data required time                                                                   0.3216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3216
  data arrival time                                                                   -0.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1904   0.0000    0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0309    0.2031     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.9396      0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.9396    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.9396            0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0309    0.0000 &   0.5024 f
  data arrival time                                                                    0.5024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2994 r
  library hold time                                                         0.0186     0.3180
  data required time                                                                   0.3180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3180
  data arrival time                                                                   -0.5024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1696   0.0000    0.2826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0311    0.2014     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.0014      0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.0014              0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.0014           0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0311   0.0000 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0094     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2826 r
  library hold time                                                         0.0171     0.2997
  data required time                                                                   0.2997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2997
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1904   0.0000   0.2981 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0310   0.2031   0.5012 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.9498   0.0000   0.5012 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5012 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.9498      0.0000     0.5012 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5012 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.9498   0.0000   0.5012 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0310   0.0000 &   0.5012 f
  data arrival time                                                                    0.5012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0097     0.2982
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2982 r
  library hold time                                                         0.0186     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1904   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0309   0.2031   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.9443   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.9443      0.0000     0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.9443   0.0000   0.5006 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0309   0.0000 &   0.5006 f
  data arrival time                                                                    0.5006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2976 r
  library hold time                                                         0.0186     0.3162
  data required time                                                                   0.3162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3162
  data arrival time                                                                   -0.5006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1675   0.0000    0.2787 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0312    0.2013     0.4800 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.0080      0.0000     0.4800 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.4800 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.0080              0.0000     0.4800 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.4800 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.0080           0.0000     0.4800 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0312   0.0000 &   0.4800 f
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2878     0.2878
  clock reconvergence pessimism                                            -0.0092     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.2786 r
  library hold time                                                         0.0169     0.2955
  data required time                                                                   0.2955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2955
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1754   0.0000   0.2854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0305   0.2014   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.7491   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.7491      0.0000     0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.7491   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0305   0.0000 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2848
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.2848 r
  library hold time                                                         0.0176     0.3024
  data required time                                                                   0.3024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3024
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1940   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0328   0.2049     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   3.7481     0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   3.7481   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   3.7481           0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0328  -0.0013 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                            -0.0098     0.3005
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3005 r
  library hold time                                                         0.0184     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2974     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1904   0.0000    0.2974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0301    0.2023     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.5606      0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.4998 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.5606   0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.5606           0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0301   0.0000 &   0.4998 f
  data arrival time                                                                    0.4998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0097     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0188     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.4998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1675   0.0000    0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0309    0.2010     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.8852      0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.4796 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.8852              0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.8852           0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0309   0.0000 &   0.4797 f
  data arrival time                                                                    0.4797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  clock reconvergence pessimism                                            -0.0092     0.2781
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2781 r
  library hold time                                                         0.0170     0.2951
  data required time                                                                   0.2951
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2951
  data arrival time                                                                   -0.4797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1675   0.0000    0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0307    0.2009     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.8314      0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.4796 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.8314              0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.8314           0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0307   0.0000 &   0.4796 f
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                            -0.0092     0.2780
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.2780 r
  library hold time                                                         0.0170     0.2950
  data required time                                                                   0.2950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2950
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1904   0.0000   0.2981 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0317   0.2036   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.2509   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.2509      0.0000     0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.2509   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0317  -0.0006 &   0.5012 f
  data arrival time                                                                    0.5012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0097     0.2982
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.2982 r
  library hold time                                                         0.0184     0.3166
  data required time                                                                   0.3166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3166
  data arrival time                                                                   -0.5012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1904   0.0000   0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0305   0.2027     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.7698     0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.7698    0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.7698           0.0000     0.5003 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0305   0.0000 &   0.5003 f
  data arrival time                                                                    0.5003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0097     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2970 r
  library hold time                                                         0.0187     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.5003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1754   0.0000    0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0314    0.2021     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   3.1248      0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.4869 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   3.1248              0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   3.1248           0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0314   0.0000 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                            -0.0094     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2848 r
  library hold time                                                         0.0174     0.3022
  data required time                                                                   0.3022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3022
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1696   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0316    0.2018     0.4846 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.2194      0.0000     0.4846 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.4846 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.2194              0.0000     0.4846 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.4846 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.2194           0.0000     0.4846 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0316   0.0000 &   0.4846 f
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                         0.0170     0.2998
  data required time                                                                   0.2998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2998
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2850     0.2850
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1754   0.0000   0.2850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0309   0.2018   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.9160   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.9160       0.0000     0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.9160   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0309   0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2844
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.2844 r
  library hold time                                                         0.0175     0.3019
  data required time                                                                   0.3019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3019
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1696   0.0000    0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0320    0.2021     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.3548      0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.4858 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.3548              0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.3548           0.0000     0.4858 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0320   0.0000 &   0.4858 f
  data arrival time                                                                    0.4858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0094     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                         0.0169     0.3009
  data required time                                                                   0.3009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3009
  data arrival time                                                                   -0.4858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1940   0.0000   0.3007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0316   0.2039   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.2418   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.2418      0.0000     0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.2418   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0316   0.0000 &   0.5047 f
  data arrival time                                                                    0.5047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3011 r
  library hold time                                                         0.0187     0.3198
  data required time                                                                   0.3198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3198
  data arrival time                                                                   -0.5047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1904   0.0000   0.2989 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0328   0.2046   0.5035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.7569   0.0000   0.5035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5035 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.7569      0.0000     0.5035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.7569   0.0000   0.5035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0328  -0.0010 &   0.5025 f
  data arrival time                                                                    0.5025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2994 r
  library hold time                                                         0.0181     0.3175
  data required time                                                                   0.3175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3175
  data arrival time                                                                   -0.5025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1784   0.0000   0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0348   0.2052     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.6001     0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.4809 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.6001    0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.6001           0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0348   0.0001 &   0.4809 f
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  clock reconvergence pessimism                                            -0.0024     0.2791
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.2791 r
  library hold time                                                         0.0168     0.2959
  data required time                                                                   0.2959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2959
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1940   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0314   0.2037   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   3.1460   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   3.1460      0.0000     0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   3.1460   0.0000   0.5047 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0314   0.0000 &   0.5048 f
  data arrival time                                                                    0.5048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3010 r
  library hold time                                                         0.0187     0.3197
  data required time                                                                   0.3197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3197
  data arrival time                                                                   -0.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1940   0.0000   0.3003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0348   0.2065   0.5068 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   4.5868   0.0000   0.5068 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5068 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   4.5868      0.0000     0.5068 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5068 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   4.5868   0.0000   0.5068 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0348  -0.0035 &   0.5032 f
  data arrival time                                                                    0.5032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3099     0.3099
  clock reconvergence pessimism                                            -0.0098     0.3002
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3002 r
  library hold time                                                         0.0180     0.3181
  data required time                                                                   0.3181
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3181
  data arrival time                                                                   -0.5032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1754   0.0000    0.2844 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0318    0.2025     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.2895      0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4869 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.2895              0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.2895           0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0318   0.0000 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                         0.0173     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1784   0.0000    0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0351    0.2054     0.4811 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.7235      0.0000     0.4811 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.4811 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.7235    0.0000     0.4811 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.4811 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.7235           0.0000     0.4811 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0351   0.0001 &   0.4812 f
  data arrival time                                                                    0.4812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  clock reconvergence pessimism                                            -0.0024     0.2791
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.2791 r
  library hold time                                                         0.0168     0.2958
  data required time                                                                   0.2958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2958
  data arrival time                                                                   -0.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1530   0.0000   0.2710 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0379   0.2055   0.4765 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   5.9044   0.0000   0.4765 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4765 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   5.9044            0.0000     0.4765 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.4765 f
  core/be/be_checker/dispatch_pkt_o[14] (net)           5.9044              0.0000     0.4765 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.4765 f
  core/be/dispatch_pkt[14] (net)                        5.9044              0.0000     0.4765 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.4765 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)        5.9044              0.0000     0.4765 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.4765 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)   5.9044           0.0000     0.4765 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0379  -0.0026 &   0.4739 f
  data arrival time                                                                    0.4739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0143     0.2886
  data required time                                                                   0.2886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2886
  data arrival time                                                                   -0.4739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1940   0.0000   0.3007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0315   0.2039   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.2056   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.2056      0.0000     0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.2056   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0315   0.0000 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                            -0.0098     0.3004
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3004 r
  library hold time                                                         0.0187     0.3191
  data required time                                                                   0.3191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3191
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1940   0.0000   0.3009 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0316   0.2039   0.5048 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   3.2223   0.0000   0.5048 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5048 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   3.2223      0.0000     0.5048 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5048 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   3.2223   0.0000   0.5048 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0316   0.0000 &   0.5049 f
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                            -0.0098     0.3008
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3008 r
  library hold time                                                         0.0187     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1754   0.0000    0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0320    0.2027     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.3961      0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4880 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.3961              0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.3961           0.0000     0.4880 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0320   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  clock reconvergence pessimism                                            -0.0094     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2853 r
  library hold time                                                         0.0173     0.3025
  data required time                                                                   0.3025
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3025
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1754   0.0000    0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0314    0.2021     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   3.1247      0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.4876 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   3.1247              0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   3.1247           0.0000     0.4876 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0314   0.0000 &   0.4876 f
  data arrival time                                                                    0.4876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  clock reconvergence pessimism                                            -0.0094     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                         0.0174     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.4876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3005     0.3005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1940   0.0000   0.3005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0317   0.2039   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.2512   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.2512      0.0000     0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.2512   0.0000   0.5045 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0317   0.0000 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3099     0.3099
  clock reconvergence pessimism                                            -0.0098     0.3001
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3001 r
  library hold time                                                         0.0187     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2772     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1674   0.0000    0.2772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0323    0.2022     0.4794 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.5055      0.0000     0.4794 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.4794 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.5055              0.0000     0.4794 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.4794 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.5055           0.0000     0.4794 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0323   0.0000 &   0.4795 f
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2864     0.2864
  clock reconvergence pessimism                                            -0.0092     0.2771
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.2771 r
  library hold time                                                         0.0166     0.2938
  data required time                                                                   0.2938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2938
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1703   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0321    0.2023     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.4353      0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4865 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.4353              0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.4353           0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0321   0.0000 &   0.4865 f
  data arrival time                                                                    0.4865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2839 r
  library hold time                                                         0.0169     0.3008
  data required time                                                                   0.3008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3008
  data arrival time                                                                   -0.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1904   0.0000    0.2978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0312    0.2033     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.0497      0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5010 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.0497   0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.0497           0.0000     0.5010 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0312   0.0000 &   0.5011 f
  data arrival time                                                                    0.5011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  clock reconvergence pessimism                                            -0.0097     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                         0.0185     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.5011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1911   0.0000    0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0315    0.2036     0.5020 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.1996      0.0000     0.5020 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5020 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.1996   0.0000     0.5020 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5020 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.1996           0.0000     0.5020 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0315   0.0000 &   0.5021 f
  data arrival time                                                                    0.5021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                            -0.0097     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0185     0.3162
  data required time                                                                   0.3162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3162
  data arrival time                                                                   -0.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1940   0.0000   0.3000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0321   0.2043     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.4557     0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5044 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.4557   0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.4557           0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0321   0.0000 &   0.5044 f
  data arrival time                                                                    0.5044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3098     0.3098
  clock reconvergence pessimism                                            -0.0098     0.3000
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3000 r
  library hold time                                                         0.0186     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.5044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1912   0.0000    0.2977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0337    0.2054     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   4.1295      0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5031 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   4.1295   0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   4.1295           0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0337  -0.0027 &   0.5004 f
  data arrival time                                                                    0.5004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0097     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                         0.0179     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0326   0.2044   0.5019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.6414   0.0000   0.5019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5019 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.6414      0.0000     0.5019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.6414   0.0000   0.5019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0326   0.0000 &   0.5020 f
  data arrival time                                                                    0.5020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                            -0.0097     0.2978
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2978 r
  library hold time                                                         0.0182     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.5020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1862   0.0000   0.2953 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0345   0.2056   0.5009 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   4.4834   0.0000   0.5009 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5009 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   4.4834            0.0000     0.5009 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.5009 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           4.4834              0.0000     0.5009 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.5009 f
  core/be/dispatch_pkt[31] (net)                        4.4834              0.0000     0.5009 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.5009 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        4.4834              0.0000     0.5009 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.5009 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   4.4834           0.0000     0.5009 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0345   0.0000 &   0.5010 f
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                            -0.0055     0.2976
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0175     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1904   0.0000   0.2978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0320   0.2039     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.4011     0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5017 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.4011    0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.4011           0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0320   0.0000 &   0.5018 f
  data arrival time                                                                    0.5018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  clock reconvergence pessimism                                            -0.0097     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.2974 r
  library hold time                                                         0.0183     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.5018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2760     0.2760
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1672   0.0000   0.2760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0475   0.2137     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  10.1200     0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.4898 f
  core/be/be_calculator/commit_pkt_o[83] (net)         10.1200              0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  10.1200           0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0475   0.0001 &   0.4898 f
  data arrival time                                                                    0.4898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0036     0.2900
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.2900 r
  library hold time                                                         0.0137     0.3037
  data required time                                                                   0.3037
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3037
  data arrival time                                                                   -0.4898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0326   0.2031   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.6404   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.6404       0.0000     0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.6404   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0326   0.0000 &   0.4884 f
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  clock reconvergence pessimism                                            -0.0094     0.2849
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.2849 r
  library hold time                                                         0.0171     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0351   0.1757     0.4163 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3452     0.0000     0.4163 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4163 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3452              0.0000     0.4163 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4163 r
  core/be/wb_pkt[58] (net)                              3.3452              0.0000     0.4163 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0351    0.0000 &   0.4163 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0491    0.0783 @   0.4946 r
  core/be/n158 (net)                            5      38.2397              0.0000     0.4946 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4946 r
  core/be/be_checker/wb_pkt_i[58] (net)                38.2397              0.0000     0.4946 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4946 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      38.2397              0.0000     0.4946 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4946 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  38.2397     0.0000     0.4946 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4946 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  38.2397   0.0000     0.4946 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0491  -0.0040 @   0.4906 r d 
  data arrival time                                                                    0.4906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1904   0.0000    0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0320    0.2040     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.4166      0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5026 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.4166   0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.4166           0.0000     0.5026 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0320   0.0000 &   0.5027 f
  data arrival time                                                                    0.5027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                            -0.0097     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                         0.0183     0.3162
  data required time                                                                   0.3162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3162
  data arrival time                                                                   -0.5027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1940   0.0000   0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0328   0.2049     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.7488     0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5056 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.7488   0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.7488           0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0328   0.0000 &   0.5057 f
  data arrival time                                                                    0.5057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                            -0.0098     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3007 r
  library hold time                                                         0.0184     0.3191
  data required time                                                                   0.3191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3191
  data arrival time                                                                   -0.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1703   0.0000    0.2834 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0337    0.2036     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   4.0953      0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.4869 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   4.0953              0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   4.0953           0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0337   0.0001 &   0.4870 f
  data arrival time                                                                    0.4870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.2839 r
  library hold time                                                         0.0165     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0338   0.2041   0.4894 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   4.1610   0.0000   0.4894 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4894 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   4.1610       0.0000     0.4894 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4894 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   4.1610   0.0000   0.4894 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0338  -0.0006 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0094     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2853 r
  library hold time                                                         0.0169     0.3022
  data required time                                                                   0.3022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3022
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2972     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1903   0.0000    0.2972 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0326    0.2044     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.6699      0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5017 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.6699   0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.6699           0.0000     0.5017 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0326   0.0000 &   0.5017 f
  data arrival time                                                                    0.5017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0097     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                         0.0182     0.3151
  data required time                                                                   0.3151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3151
  data arrival time                                                                   -0.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1904   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0341    0.2056     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   4.2880      0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5047 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   4.2880    0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   4.2880           0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0341  -0.0014 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0097     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.2988 r
  library hold time                                                         0.0179     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1904   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0329    0.2047     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   3.7939      0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5025 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   3.7939    0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   3.7939           0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0329   0.0000 &   0.5026 f
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  clock reconvergence pessimism                                            -0.0097     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0181     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0331   0.2035   0.4889 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   3.8597   0.0000   0.4889 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.4889 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   3.8597      0.0000     0.4889 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.4889 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   3.8597   0.0000   0.4889 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0331   0.0000 &   0.4889 f
  data arrival time                                                                    0.4889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0094     0.2851
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.2851 r
  library hold time                                                         0.0170     0.3021
  data required time                                                                   0.3021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3021
  data arrival time                                                                   -0.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0351   0.1757     0.4163 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3452     0.0000     0.4163 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4163 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3452              0.0000     0.4163 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4163 r
  core/be/wb_pkt[58] (net)                              3.3452              0.0000     0.4163 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0351    0.0000 &   0.4163 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0491    0.0783 @   0.4946 r
  core/be/n158 (net)                            5      38.2397              0.0000     0.4946 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4946 r
  core/be/be_checker/wb_pkt_i[58] (net)                38.2397              0.0000     0.4946 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4946 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      38.2397              0.0000     0.4946 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4946 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  38.2397     0.0000     0.4946 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4946 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  38.2397   0.0000     0.4946 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0491  -0.0048 @   0.4898 r d 
  data arrival time                                                                    0.4898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1531   0.0000     0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0366    0.2045     0.4756 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   5.3454       0.0000     0.4756 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.4756 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   5.3454             0.0000     0.4756 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.4756 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   5.3454            0.0000     0.4756 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0366    0.0000 &   0.4756 f
  data arrival time                                                                    0.4756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  clock reconvergence pessimism                                            -0.0024     0.2739
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.2739 r
  library hold time                                                         0.0146     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1904   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0332    0.2049     0.5028 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   3.9185      0.0000     0.5028 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5028 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   3.9185    0.0000     0.5028 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5028 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   3.9185           0.0000     0.5028 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0332   0.0001 &   0.5028 f
  data arrival time                                                                    0.5028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0181     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.5028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2702     0.2702
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1526   0.0000   0.2702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0369   0.2046     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   5.4414     0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.4748 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   5.4414             0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   5.4414           0.0000     0.4748 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0369   0.0001 &   0.4748 f
  data arrival time                                                                    0.4748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  clock reconvergence pessimism                                            -0.0024     0.2731
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.2731 r
  library hold time                                                         0.0145     0.2876
  data required time                                                                   0.2876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2876
  data arrival time                                                                   -0.4748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2764     0.2764
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_/CLK (DFFX1)   0.1784   0.0000   0.2764 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_/Q (DFFX1)   0.0707   0.2297   0.5061 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[74] (net)     7  20.4264   0.0000   0.5061 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[74] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5061 f
  core/be/be_checker/scheduler/dispatch_pkt_o[226] (net)  20.4264           0.0000     0.5061 f
  core/be/be_checker/scheduler/dispatch_pkt_o[226] (bp_be_scheduler_02_0)   0.0000     0.5061 f
  core/be/be_checker/dispatch_pkt_o[226] (net)         20.4264              0.0000     0.5061 f
  core/be/be_checker/dispatch_pkt_o[226] (bp_be_checker_top_02_0)           0.0000     0.5061 f
  core/be/dispatch_pkt[222] (net)                      20.4264              0.0000     0.5061 f
  core/be/be_calculator/dispatch_pkt_i[226] (bp_be_calculator_top_02_0)     0.0000     0.5061 f
  core/be/be_calculator/dispatch_pkt_i[226] (net)      20.4264              0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_i[16] (bsg_dff_width_p415_0)    0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_i[16] (net)  20.4264            0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/D (DFFX1)   0.0707    0.0002 &   0.5063 f
  data arrival time                                                                    0.5063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3092     0.3092
  clock reconvergence pessimism                                             0.0000     0.3092
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)           0.0000     0.3092 r
  library hold time                                                         0.0098     0.3190
  data required time                                                                   0.3190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3190
  data arrival time                                                                   -0.5063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1903   0.0000   0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0373   0.2082     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   5.6736     0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5050 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   5.6736   0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   5.6736           0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0373  -0.0015 &   0.5034 f
  data arrival time                                                                    0.5034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3087     0.3087
  clock reconvergence pessimism                                            -0.0097     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.2990 r
  library hold time                                                         0.0172     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.5034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1940   0.0000   0.3000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0343   0.2061     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   4.3788     0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5061 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   4.3788   0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   4.3788           0.0000     0.5061 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0343  -0.0011 &   0.5050 f
  data arrival time                                                                    0.5050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3093     0.3093
  clock reconvergence pessimism                                            -0.0098     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.2996 r
  library hold time                                                         0.0181     0.3176
  data required time                                                                   0.3176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3176
  data arrival time                                                                   -0.5050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1862   0.0000   0.2945 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0364   0.2071   0.5016 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   5.2912   0.0000   0.5016 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5016 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   5.2912            0.0000     0.5016 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5016 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           5.2912              0.0000     0.5016 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5016 f
  core/be/dispatch_pkt[32] (net)                        5.2912              0.0000     0.5016 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5016 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        5.2912              0.0000     0.5016 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5016 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   5.2912           0.0000     0.5016 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0364   0.0000 &   0.5017 f
  data arrival time                                                                    0.5017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3027     0.3027
  clock reconvergence pessimism                                            -0.0055     0.2972
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0170     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1874


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1751    0.0000     0.2690 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0300    0.2010     0.4700 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.5136        0.0000     0.4700 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4700 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.5136              0.0000     0.4700 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4700 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.5136              0.0000     0.4700 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0300    0.0000 &   0.4700 f
  data arrival time                                                                    0.4700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2667 r
  library hold time                                                         0.0151     0.2818
  data required time                                                                   0.2818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2818
  data arrival time                                                                   -0.4700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1882


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1754   0.0000   0.2846 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0363   0.2061   0.4907 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   5.2112   0.0000   0.4907 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.4907 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   5.2112       0.0000     0.4907 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.4907 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   5.2112   0.0000   0.4907 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0363  -0.0009 &   0.4898 f
  data arrival time                                                                    0.4898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0094     0.2851
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.2851 r
  library hold time                                                         0.0163     0.3014
  data required time                                                                   0.3014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3014
  data arrival time                                                                   -0.4898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1862   0.0000   0.2967 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0369   0.2075   0.5042 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   5.5050   0.0000   0.5042 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5042 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   5.5050            0.0000     0.5042 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.5042 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           5.5050              0.0000     0.5042 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.5042 f
  core/be/dispatch_pkt[34] (net)                        5.5050              0.0000     0.5042 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.5042 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        5.5050              0.0000     0.5042 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.5042 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   5.5050           0.0000     0.5042 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0369   0.0000 &   0.5043 f
  data arrival time                                                                    0.5043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0055     0.2989
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.2989 r
  library hold time                                                         0.0169     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.5043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1751    0.0000     0.2704 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0290    0.2001     0.4706 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.0711        0.0000     0.4706 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4706 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.0711              0.0000     0.4706 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4706 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.0711             0.0000     0.4706 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0290    0.0000 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                         0.0154     0.2821
  data required time                                                                   0.2821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2821
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1885


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0350   0.2050   0.4904 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   4.6504   0.0000   0.4904 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.4904 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   4.6504       0.0000     0.4904 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.4904 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   4.6504   0.0000   0.4904 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0350   0.0001 &   0.4904 f
  data arrival time                                                                    0.4904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  clock reconvergence pessimism                                            -0.0094     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.2853 r
  library hold time                                                         0.0166     0.3019
  data required time                                                                   0.3019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3019
  data arrival time                                                                   -0.4904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1530   0.0000   0.2710 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0385   0.2060   0.4770 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2   6.1635   0.0000   0.4770 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4770 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)   6.1635            0.0000     0.4770 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.4770 f
  core/be/be_checker/dispatch_pkt_o[13] (net)           6.1635              0.0000     0.4770 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.4770 f
  core/be/dispatch_pkt[13] (net)                        6.1635              0.0000     0.4770 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.4770 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)        6.1635              0.0000     0.4770 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.4770 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)   6.1635           0.0000     0.4770 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0385   0.0000 &   0.4770 f
  data arrival time                                                                    0.4770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0142     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1903   0.0000   0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0528   0.2193     0.5160 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1  12.4753     0.0000     0.5160 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5160 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)  12.4753   0.0000     0.5160 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5160 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)  12.4753           0.0000     0.5160 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0528  -0.0073 &   0.5088 f
  data arrival time                                                                    0.5088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3099     0.3099
  clock reconvergence pessimism                                            -0.0036     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                         0.0138     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1904   0.0000   0.2978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0345   0.2059     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   4.4771     0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5037 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   4.4771   0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   4.4771           0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0345   0.0001 &   0.5038 f
  data arrival time                                                                    0.5038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0097     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0178     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1888


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1911   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0339    0.2055     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   4.2107      0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5036 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   4.2107    0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   4.2107           0.0000     0.5036 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0339   0.0001 &   0.5036 f
  data arrival time                                                                    0.5036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                            -0.0097     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.2969 r
  library hold time                                                         0.0179     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.5036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)   0.1696   0.0000   0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)   0.0677   0.2271     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)     3  19.0787     0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (bsg_dff_width_p415_0)   0.0000     0.5113 f
  core/be/be_calculator/commit_pkt_o[54] (net)         19.0787              0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (bsg_dff_width_p415_0)   0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (net)  19.0787           0.0000     0.5113 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)   0.0677  -0.0059 &   0.5054 f
  data arrival time                                                                    0.5054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0036     0.3055
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)          0.0000     0.3055 r
  library hold time                                                         0.0106     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.5054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)   0.1696   0.0000   0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/Q (DFFX1)   0.0766   0.2326     0.5168 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (net)     3  23.0382     0.0000     0.5168 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (bsg_dff_width_p415_0)   0.0000     0.5168 f
  core/be/be_calculator/commit_pkt_o[58] (net)         23.0382              0.0000     0.5168 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (bsg_dff_width_p415_0)   0.0000     0.5168 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (net)  23.0382           0.0000     0.5168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/D (DFFX1)   0.0766  -0.0130 &   0.5038 f
  data arrival time                                                                    0.5038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0036     0.3052
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)          0.0000     0.3052 r
  library hold time                                                         0.0091     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.5038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0361   0.1764     0.4170 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7109     0.0000     0.4170 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4170 r
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7109              0.0000     0.4170 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4170 r
  core/be/wb_pkt[53] (net)                              3.7109              0.0000     0.4170 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0361    0.0000 &   0.4171 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0479    0.0779 @   0.4949 r
  core/be/n142 (net)                            5      35.9517              0.0000     0.4949 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4949 r
  core/be/be_checker/wb_pkt_i[53] (net)                35.9517              0.0000     0.4949 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4949 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      35.9517              0.0000     0.4949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  35.9517     0.0000     0.4949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  35.9517   0.0000     0.4949 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0347  -0.0013 @   0.4937 r d 
  data arrival time                                                                    0.4937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/CLK (DFFX1)   0.1903   0.0000   0.2979 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/Q (DFFX1)   0.0428   0.2125   0.5104 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (net)     2   8.0640   0.0000   0.5104 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5104 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (net)   8.0640             0.0000     0.5104 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (bp_be_scheduler_02_0)     0.0000     0.5104 f
  core/be/be_checker/dispatch_pkt_o[0] (net)            8.0640              0.0000     0.5104 f
  core/be/be_checker/dispatch_pkt_o[0] (bp_be_checker_top_02_0)             0.0000     0.5104 f
  core/be/dispatch_pkt[0] (net)                         8.0640              0.0000     0.5104 f
  core/be/be_calculator/dispatch_pkt_i[0] (bp_be_calculator_top_02_0)       0.0000     0.5104 f
  core/be/be_calculator/dispatch_pkt_i[0] (net)         8.0640              0.0000     0.5104 f
  core/be/be_calculator/reservation_reg/data_i[0] (bsg_dff_width_p295_0)    0.0000     0.5104 f
  core/be/be_calculator/reservation_reg/data_i[0] (net)   8.0640            0.0000     0.5104 f
  core/be/be_calculator/reservation_reg/data_r_reg_0_/D (DFFX1)   0.0428   -0.0066 &   0.5038 f
  data arrival time                                                                    0.5038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.2984 r
  library hold time                                                         0.0159     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.5038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0365   0.1767     0.4173 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.8607     0.0000     0.4173 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4173 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.8607              0.0000     0.4173 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4173 r
  core/be/wb_pkt[57] (net)                              3.8607              0.0000     0.4173 r
  core/be/icc_place20/INP (NBUFFX8)                               0.0365    0.0000 &   0.4173 r
  core/be/icc_place20/Z (NBUFFX8)                                 0.0467    0.0770 @   0.4943 r
  core/be/n97 (net)                             5      31.9554              0.0000     0.4943 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4943 r
  core/be/be_checker/wb_pkt_i[57] (net)                31.9554              0.0000     0.4943 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4943 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.9554              0.0000     0.4943 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4943 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.9554     0.0000     0.4943 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.9554   0.0000     0.4943 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0338  -0.0002 @   0.4941 r d 
  data arrival time                                                                    0.4941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1903   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0365   0.2075   0.5055 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2   5.3146   0.0000   0.5055 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5055 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)   5.3146            0.0000     0.5055 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5055 f
  core/be/be_checker/dispatch_pkt_o[21] (net)           5.3146              0.0000     0.5055 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5055 f
  core/be/dispatch_pkt[21] (net)                        5.3146              0.0000     0.5055 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5055 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)        5.3146              0.0000     0.5055 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5055 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)   5.3146           0.0000     0.5055 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0365   0.0000 &   0.5056 f
  data arrival time                                                                    0.5056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  clock reconvergence pessimism                                            -0.0097     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0173     0.3156
  data required time                                                                   0.3156
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3156
  data arrival time                                                                   -0.5056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1751    0.0000     0.2704 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0304    0.2013     0.4717 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.6745        0.0000     0.4717 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4717 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.6745              0.0000     0.4717 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4717 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.6745             0.0000     0.4717 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0304    0.0000 &   0.4717 f
  data arrival time                                                                    0.4717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                         0.0151     0.2817
  data required time                                                                   0.2817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2817
  data arrival time                                                                   -0.4717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0361   0.1764     0.4170 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7109     0.0000     0.4170 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4170 r
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7109              0.0000     0.4170 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4170 r
  core/be/wb_pkt[53] (net)                              3.7109              0.0000     0.4170 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0361    0.0000 &   0.4171 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0479    0.0779 @   0.4949 r
  core/be/n142 (net)                            5      35.9517              0.0000     0.4949 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4949 r
  core/be/be_checker/wb_pkt_i[53] (net)                35.9517              0.0000     0.4949 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4949 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      35.9517              0.0000     0.4949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  35.9517     0.0000     0.4949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  35.9517   0.0000     0.4949 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0347  -0.0019 @   0.4931 r d 
  data arrival time                                                                    0.4931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1904   0.0000    0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0358    0.2070     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   5.0534      0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5064 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   5.0534    0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   5.0534           0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0358   0.0001 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0097     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2988 r
  library hold time                                                         0.0175     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1904   0.0000   0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0361   0.2072     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   5.1546     0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5048 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   5.1546    0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   5.1546           0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0361   0.0001 &   0.5049 f
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0097     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0174     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1531   0.0000    0.2708 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0394    0.2067     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2   6.5438      0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.4776 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)   6.5438          0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)   6.5438           0.0000     0.4776 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0394   0.0001 &   0.4776 f
  data arrival time                                                                    0.4776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  clock reconvergence pessimism                                            -0.0024     0.2733
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.2733 r
  library hold time                                                         0.0139     0.2872
  data required time                                                                   0.2872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2872
  data arrival time                                                                   -0.4776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1904   0.0000    0.2978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0358    0.2070     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   5.0174      0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5048 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   5.0174   0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   5.0174           0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0358   0.0001 &   0.5049 f
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0097     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.2970 r
  library hold time                                                         0.0175     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1912   0.0000   0.2977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0361   0.2073     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   5.1454     0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5050 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   5.1454   0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   5.1454           0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0361   0.0001 &   0.5051 f
  data arrival time                                                                    0.5051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0097     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0174     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.5051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0365   0.1767     0.4173 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.8607     0.0000     0.4173 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4173 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.8607              0.0000     0.4173 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4173 r
  core/be/wb_pkt[57] (net)                              3.8607              0.0000     0.4173 r
  core/be/icc_place20/INP (NBUFFX8)                               0.0365    0.0000 &   0.4173 r
  core/be/icc_place20/Z (NBUFFX8)                                 0.0467    0.0770 @   0.4943 r
  core/be/n97 (net)                             5      31.9554              0.0000     0.4943 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4943 r
  core/be/be_checker/wb_pkt_i[57] (net)                31.9554              0.0000     0.4943 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4943 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.9554              0.0000     0.4943 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4943 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.9554     0.0000     0.4943 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.9554   0.0000     0.4943 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0339  -0.0008 @   0.4935 r d 
  data arrival time                                                                    0.4935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1531   0.0000     0.2710 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0400    0.2072     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.7796       0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.4782 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.7796          0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.7796            0.0000     0.4782 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0400    0.0001 &   0.4783 f
  data arrival time                                                                    0.4783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  clock reconvergence pessimism                                            -0.0024     0.2739
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.2739 r
  library hold time                                                         0.0138     0.2877
  data required time                                                                   0.2877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2877
  data arrival time                                                                   -0.4783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1903   0.0000   0.2979 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0381   0.2089   0.5068 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   6.0416   0.0000   0.5068 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5068 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   6.0416            0.0000     0.5068 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5068 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           6.0416              0.0000     0.5068 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5068 f
  core/be/dispatch_pkt[22] (net)                        6.0416              0.0000     0.5068 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5068 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        6.0416              0.0000     0.5068 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5068 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   6.0416           0.0000     0.5068 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0381  -0.0011 &   0.5057 f
  data arrival time                                                                    0.5057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  clock reconvergence pessimism                                            -0.0097     0.2981
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.2981 r
  library hold time                                                         0.0169     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1907


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0867   0.0000   0.2408 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0375   0.1773     0.4181 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.2101     0.0000     0.4181 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4181 r
  core/be/be_calculator/wb_pkt_o[46] (net)              4.2101              0.0000     0.4181 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4181 r
  core/be/wb_pkt[46] (net)                              4.2101              0.0000     0.4181 r
  core/be/icc_place72/INP (NBUFFX8)                               0.0375    0.0000 &   0.4181 r
  core/be/icc_place72/Z (NBUFFX8)                                 0.0501    0.0791 @   0.4972 r
  core/be/n149 (net)                            5      39.2525              0.0000     0.4972 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4972 r
  core/be/be_checker/wb_pkt_i[46] (net)                39.2525              0.0000     0.4972 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4972 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      39.2525              0.0000     0.4972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  39.2525     0.0000     0.4972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  39.2525   0.0000     0.4972 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0501  -0.0022 @   0.4949 r d 
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1531   0.0000   0.2710 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0407   0.2077   0.4788 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2   7.0787   0.0000   0.4788 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4788 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)   7.0787            0.0000     0.4788 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.4788 f
  core/be/be_checker/dispatch_pkt_o[12] (net)           7.0787              0.0000     0.4788 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.4788 f
  core/be/dispatch_pkt[12] (net)                        7.0787              0.0000     0.4788 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.4788 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)        7.0787              0.0000     0.4788 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.4788 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)   7.0787           0.0000     0.4788 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0407   0.0001 &   0.4788 f
  data arrival time                                                                    0.4788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0136     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2971     0.2971
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1773   0.0000   0.2971 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0424   0.2111   0.5082 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   7.8603   0.0000   0.5082 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5082 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   7.8603            0.0000     0.5082 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5082 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           7.8603              0.0000     0.5082 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5082 f
  core/be/dispatch_pkt[52] (net)                        7.8603              0.0000     0.5082 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5082 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        7.8603              0.0000     0.5082 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5082 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   7.8603           0.0000     0.5082 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0424  -0.0028 &   0.5054 f
  data arrival time                                                                    0.5054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3049     0.3049
  clock reconvergence pessimism                                            -0.0055     0.2995
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2995 r
  library hold time                                                         0.0150     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.5054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0406   0.2077   0.4788 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   7.0572   0.0000   0.4788 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4788 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   7.0572            0.0000     0.4788 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.4788 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           7.0572              0.0000     0.4788 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.4788 f
  core/be/dispatch_pkt[19] (net)                        7.0572              0.0000     0.4788 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.4788 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        7.0572              0.0000     0.4788 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.4788 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   7.0572           0.0000     0.4788 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0406   0.0000 &   0.4788 f
  data arrival time                                                                    0.4788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                         0.0137     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1903   0.0000   0.2969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0627   0.2258     0.5227 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1  16.8799     0.0000     0.5227 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5227 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)  16.8799   0.0000     0.5227 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5227 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)  16.8799           0.0000     0.5227 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0627  -0.0134 &   0.5092 f
  data arrival time                                                                    0.5092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                            -0.0036     0.3066
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3066 r
  library hold time                                                         0.0116     0.3182
  data required time                                                                   0.3182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3182
  data arrival time                                                                   -0.5092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1911


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0413   0.2102   0.4955 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   7.3727   0.0000   0.4955 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.4955 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   7.3727       0.0000     0.4955 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.4955 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   7.3727   0.0000   0.4955 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0413  -0.0053 &   0.4901 f
  data arrival time                                                                    0.4901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.2839 r
  library hold time                                                         0.0151     0.2990
  data required time                                                                   0.2990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2990
  data arrival time                                                                   -0.4901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1911


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2340     0.2340
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0926   0.0000   0.2340 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0379   0.1785     0.4125 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.3713     0.0000     0.4125 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4125 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.3713              0.0000     0.4125 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4125 r
  core/be/wb_pkt[42] (net)                              4.3713              0.0000     0.4125 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0379    0.0000 &   0.4125 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0511    0.0799 @   0.4924 r
  core/be/n155 (net)                            5      42.1578              0.0000     0.4924 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4924 r
  core/be/be_checker/wb_pkt_i[42] (net)                42.1578              0.0000     0.4924 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4924 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      42.1578              0.0000     0.4924 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4924 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  42.1578     0.0000     0.4924 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4924 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  42.1578   0.0000     0.4924 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0511   0.0029 @   0.4953 r d 
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1911


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1532   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0409   0.2080   0.4791 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2   7.2026   0.0000   0.4791 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4791 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)   7.2026            0.0000     0.4791 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.4791 f
  core/be/be_checker/dispatch_pkt_o[18] (net)           7.2026              0.0000     0.4791 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.4791 f
  core/be/dispatch_pkt[18] (net)                        7.2026              0.0000     0.4791 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.4791 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)        7.2026              0.0000     0.4791 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.4791 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)   7.2026           0.0000     0.4791 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0409   0.0000 &   0.4791 f
  data arrival time                                                                    0.4791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0136     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1754   0.0000   0.2848 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0368   0.2065   0.4913 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   5.4295   0.0000   0.4913 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.4913 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   5.4295       0.0000     0.4913 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.4913 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   5.4295   0.0000   0.4913 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0368  -0.0009 &   0.4904 f
  data arrival time                                                                    0.4904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.2829 r
  library hold time                                                         0.0162     0.2990
  data required time                                                                   0.2990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2990
  data arrival time                                                                   -0.4904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0867   0.0000   0.2408 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0375   0.1773     0.4181 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.2101     0.0000     0.4181 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4181 r
  core/be/be_calculator/wb_pkt_o[46] (net)              4.2101              0.0000     0.4181 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4181 r
  core/be/wb_pkt[46] (net)                              4.2101              0.0000     0.4181 r
  core/be/icc_place72/INP (NBUFFX8)                               0.0375    0.0000 &   0.4181 r
  core/be/icc_place72/Z (NBUFFX8)                                 0.0501    0.0791 @   0.4972 r
  core/be/n149 (net)                            5      39.2525              0.0000     0.4972 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4972 r
  core/be/be_checker/wb_pkt_i[46] (net)                39.2525              0.0000     0.4972 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4972 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      39.2525              0.0000     0.4972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  39.2525     0.0000     0.4972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  39.2525   0.0000     0.4972 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0501  -0.0028 @   0.4943 r d 
  data arrival time                                                                    0.4943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1530   0.0000   0.2710 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0425   0.2091   0.4801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   7.8871   0.0000   0.4801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   7.8871            0.0000     0.4801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.4801 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           7.8871              0.0000     0.4801 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.4801 f
  core/be/dispatch_pkt[16] (net)                        7.8871              0.0000     0.4801 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.4801 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        7.8871              0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   7.8871           0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0425  -0.0012 &   0.4790 f
  data arrival time                                                                    0.4790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0132     0.2875
  data required time                                                                   0.2875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2875
  data arrival time                                                                   -0.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1915


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2340     0.2340
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0926   0.0000   0.2340 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0379   0.1785     0.4125 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.3713     0.0000     0.4125 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4125 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.3713              0.0000     0.4125 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4125 r
  core/be/wb_pkt[42] (net)                              4.3713              0.0000     0.4125 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0379    0.0000 &   0.4125 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0511    0.0799 @   0.4924 r
  core/be/n155 (net)                            5      42.1578              0.0000     0.4924 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4924 r
  core/be/be_checker/wb_pkt_i[42] (net)                42.1578              0.0000     0.4924 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4924 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      42.1578              0.0000     0.4924 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4924 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  42.1578     0.0000     0.4924 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4924 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  42.1578   0.0000     0.4924 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0511   0.0021 @   0.4945 r d 
  data arrival time                                                                    0.4945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1916


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1754   0.0000   0.2846 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0368   0.2065   0.4911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   5.4492   0.0000   0.4911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.4911 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   5.4492       0.0000     0.4911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.4911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   5.4492   0.0000   0.4911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0368   0.0001 &   0.4912 f
  data arrival time                                                                    0.4912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0094     0.2834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2834 r
  library hold time                                                         0.0162     0.2996
  data required time                                                                   0.2996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2996
  data arrival time                                                                   -0.4912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1916


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1904   0.0000   0.2977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0376   0.2085     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   5.8246     0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5062 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   5.8246    0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   5.8246           0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0376   0.0001 &   0.5064 f
  data arrival time                                                                    0.5064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  clock reconvergence pessimism                                            -0.0097     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                         0.0170     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.5064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1702   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0361    0.1859     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.7517      0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4691 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.7517             0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.7517           0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0361   0.0000 &   0.4691 r
  data arrival time                                                                    0.4691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  clock reconvergence pessimism                                            -0.0036     0.3036
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                        -0.0264     0.2772
  data required time                                                                   0.2772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2772
  data arrival time                                                                   -0.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0392   0.1785     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.8494     0.0000     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[49] (net)              4.8494              0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4191 r
  core/be/wb_pkt[49] (net)                              4.8494              0.0000     0.4191 r
  core/be/icc_place75/INP (NBUFFX8)                               0.0392    0.0001 &   0.4192 r
  core/be/icc_place75/Z (NBUFFX8)                                 0.0470    0.0780 @   0.4971 r
  core/be/n152 (net)                            5      33.0139              0.0000     0.4971 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4971 r
  core/be/be_checker/wb_pkt_i[49] (net)                33.0139              0.0000     0.4971 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4971 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.0139              0.0000     0.4971 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4971 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.0139     0.0000     0.4971 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4971 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.0139   0.0000     0.4971 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0340  -0.0010 @   0.4961 r d 
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0445   0.2125   0.5083 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   8.7953   0.0000   0.5083 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5083 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   8.7953            0.0000     0.5083 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5083 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           8.7953              0.0000     0.5083 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5083 f
  core/be/dispatch_pkt[53] (net)                        8.7953              0.0000     0.5083 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5083 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        8.7953              0.0000     0.5083 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5083 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   8.7953           0.0000     0.5083 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0445  -0.0021 &   0.5062 f
  data arrival time                                                                    0.5062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3049     0.3049
  clock reconvergence pessimism                                            -0.0055     0.2994
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.2994 r
  library hold time                                                         0.0145     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.5062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2443     0.2443
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0867   0.0000   0.2443 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0375   0.1773     0.4216 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.2088     0.0000     0.4216 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4216 r
  core/be/be_calculator/wb_pkt_o[55] (net)              4.2088              0.0000     0.4216 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4216 r
  core/be/wb_pkt[55] (net)                              4.2088              0.0000     0.4216 r
  core/be/icc_place23/INP (NBUFFX8)                               0.0375    0.0000 &   0.4216 r
  core/be/icc_place23/Z (NBUFFX8)                                 0.0495    0.0783 @   0.4999 r
  core/be/n100 (net)                            5      38.5611              0.0000     0.4999 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4999 r
  core/be/be_checker/wb_pkt_i[55] (net)                38.5611              0.0000     0.4999 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4999 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      38.5611              0.0000     0.4999 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4999 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  38.5611     0.0000     0.4999 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4999 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  38.5611   0.0000     0.4999 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0360  -0.0034 @   0.4965 r d 
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1530   0.0000   0.2710 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0425   0.2091   0.4801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   7.8695   0.0000   0.4801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   7.8695            0.0000     0.4801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.4801 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           7.8695              0.0000     0.4801 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.4801 f
  core/be/dispatch_pkt[15] (net)                        7.8695              0.0000     0.4801 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.4801 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        7.8695              0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   7.8695           0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0425   0.0001 &   0.4801 f
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0132     0.2875
  data required time                                                                   0.2875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2875
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0369   0.1769     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.0124     0.0000     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[50] (net)              4.0124              0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4176 r
  core/be/wb_pkt[50] (net)                              4.0124              0.0000     0.4176 r
  core/be/icc_place55/INP (NBUFFX8)                               0.0369    0.0000 &   0.4176 r
  core/be/icc_place55/Z (NBUFFX8)                                 0.0474    0.0775 @   0.4951 r
  core/be/n132 (net)                            5      33.8253              0.0000     0.4951 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4951 r
  core/be/be_checker/wb_pkt_i[50] (net)                33.8253              0.0000     0.4951 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4951 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      33.8253              0.0000     0.4951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  33.8253     0.0000     0.4951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  33.8253   0.0000     0.4951 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0344   0.0017 @   0.4968 r d 
  data arrival time                                                                    0.4968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0392   0.1785     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.8494     0.0000     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[49] (net)              4.8494              0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4191 r
  core/be/wb_pkt[49] (net)                              4.8494              0.0000     0.4191 r
  core/be/icc_place75/INP (NBUFFX8)                               0.0392    0.0001 &   0.4192 r
  core/be/icc_place75/Z (NBUFFX8)                                 0.0470    0.0780 @   0.4971 r
  core/be/n152 (net)                            5      33.0139              0.0000     0.4971 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4971 r
  core/be/be_checker/wb_pkt_i[49] (net)                33.0139              0.0000     0.4971 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4971 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.0139              0.0000     0.4971 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4971 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.0139     0.0000     0.4971 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4971 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.0139   0.0000     0.4971 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0341  -0.0015 @   0.4956 r d 
  data arrival time                                                                    0.4956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1531   0.0000   0.2708 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0427   0.2093   0.4801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2   7.9825   0.0000   0.4801 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)   7.9825            0.0000     0.4801 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.4801 f
  core/be/be_checker/dispatch_pkt_o[17] (net)           7.9825              0.0000     0.4801 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.4801 f
  core/be/dispatch_pkt[17] (net)                        7.9825              0.0000     0.4801 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.4801 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)        7.9825              0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)   7.9825           0.0000     0.4801 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0427   0.0000 &   0.4801 f
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                         0.0132     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1903   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0391   0.2097   0.5077 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2   6.4683   0.0000   0.5077 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5077 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)   6.4683            0.0000     0.5077 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5077 f
  core/be/be_checker/dispatch_pkt_o[11] (net)           6.4683              0.0000     0.5077 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5077 f
  core/be/dispatch_pkt[11] (net)                        6.4683              0.0000     0.5077 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5077 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)        6.4683              0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)   6.4683           0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0391   0.0000 &   0.5078 f
  data arrival time                                                                    0.5078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0167     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2443     0.2443
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0867   0.0000   0.2443 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0375   0.1773     0.4216 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   4.2088     0.0000     0.4216 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4216 r
  core/be/be_calculator/wb_pkt_o[55] (net)              4.2088              0.0000     0.4216 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4216 r
  core/be/wb_pkt[55] (net)                              4.2088              0.0000     0.4216 r
  core/be/icc_place23/INP (NBUFFX8)                               0.0375    0.0000 &   0.4216 r
  core/be/icc_place23/Z (NBUFFX8)                                 0.0495    0.0783 @   0.4999 r
  core/be/n100 (net)                            5      38.5611              0.0000     0.4999 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4999 r
  core/be/be_checker/wb_pkt_i[55] (net)                38.5611              0.0000     0.4999 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4999 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      38.5611              0.0000     0.4999 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4999 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  38.5611     0.0000     0.4999 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4999 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  38.5611   0.0000     0.4999 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0360  -0.0041 @   0.4958 r d 
  data arrival time                                                                    0.4958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0369   0.1769     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.0124     0.0000     0.4176 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[50] (net)              4.0124              0.0000     0.4176 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4176 r
  core/be/wb_pkt[50] (net)                              4.0124              0.0000     0.4176 r
  core/be/icc_place55/INP (NBUFFX8)                               0.0369    0.0000 &   0.4176 r
  core/be/icc_place55/Z (NBUFFX8)                                 0.0474    0.0775 @   0.4951 r
  core/be/n132 (net)                            5      33.8253              0.0000     0.4951 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4951 r
  core/be/be_checker/wb_pkt_i[50] (net)                33.8253              0.0000     0.4951 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4951 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      33.8253              0.0000     0.4951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  33.8253     0.0000     0.4951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  33.8253   0.0000     0.4951 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0344   0.0011 @   0.4962 r d 
  data arrival time                                                                    0.4962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1903   0.0000   0.2981 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0418   0.2118   0.5099 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   7.6103   0.0000   0.5099 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5099 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   7.6103             0.0000     0.5099 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5099 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            7.6103              0.0000     0.5099 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5099 f
  core/be/dispatch_pkt[8] (net)                         7.6103              0.0000     0.5099 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5099 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         7.6103              0.0000     0.5099 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5099 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   7.6103            0.0000     0.5099 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0418   -0.0022 &   0.5077 f
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  clock reconvergence pessimism                                            -0.0097     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.2983 r
  library hold time                                                         0.0161     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0382   0.1778     0.4185 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.4681     0.0000     0.4185 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4185 r
  core/be/be_calculator/wb_pkt_o[59] (net)              4.4681              0.0000     0.4185 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4185 r
  core/be/wb_pkt[59] (net)                              4.4681              0.0000     0.4185 r
  core/be/icc_place27/INP (NBUFFX8)                               0.0382    0.0000 &   0.4186 r
  core/be/icc_place27/Z (NBUFFX8)                                 0.0487    0.0788 @   0.4974 r
  core/be/n104 (net)                            5      37.2123              0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[59] (net)                37.2123              0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      37.2123              0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  37.2123     0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  37.2123   0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0487   0.0001 @   0.4975 r d 
  data arrival time                                                                    0.4975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0414   0.2116   0.5091 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   7.4634   0.0000   0.5091 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5091 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   7.4634             0.0000     0.5091 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5091 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            7.4634              0.0000     0.5091 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5091 f
  core/be/dispatch_pkt[5] (net)                         7.4634              0.0000     0.5091 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5091 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         7.4634              0.0000     0.5091 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5091 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   7.4634            0.0000     0.5091 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0414   -0.0012 &   0.5079 f
  data arrival time                                                                    0.5079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.2984 r
  library hold time                                                         0.0162     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/CLK (DFFX1)   0.1784   0.0000   0.2767 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/Q (DFFX1)   0.0775   0.2339   0.5106 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (net)     7  23.4592   0.0000   0.5106 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5106 f
  core/be/be_checker/scheduler/dispatch_pkt_o[236] (net)  23.4592           0.0000     0.5106 f
  core/be/be_checker/scheduler/dispatch_pkt_o[236] (bp_be_scheduler_02_0)   0.0000     0.5106 f
  core/be/be_checker/n36 (net)                         23.4592              0.0000     0.5106 f
  core/be/be_checker/dispatch_pkt_o[236] (bp_be_checker_top_02_0)           0.0000     0.5106 f
  core/be/n166 (net)                                   23.4592              0.0000     0.5106 f
  core/be/be_calculator/dispatch_pkt_i[236] (bp_be_calculator_top_02_0)     0.0000     0.5106 f
  core/be/be_calculator/dispatch_pkt_i[236] (net)      23.4592              0.0000     0.5106 f
  core/be/be_calculator/calc_stage_reg/data_i[26] (bsg_dff_width_p415_0)    0.0000     0.5106 f
  core/be/be_calculator/calc_stage_reg/data_i[26] (net)  23.4592            0.0000     0.5106 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/D (DFFX1)   0.0775   -0.0009 &   0.5097 f
  data arrival time                                                                    0.5097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)           0.0000     0.3076 r
  library hold time                                                         0.0086     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.5097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1934


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2631     0.2631
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1382   0.0000   0.2631 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0551   0.2165   0.4796 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3  13.4976   0.0000   0.4796 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4796 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  13.4976           0.0000     0.4796 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.4796 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         13.4976              0.0000     0.4796 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.4796 f
  core/be/dispatch_pkt[226] (net)                      13.4976              0.0000     0.4796 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.4796 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      13.4976              0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  13.4976            0.0000     0.4796 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0551   -0.0027 &   0.4769 f
  data arrival time                                                                    0.4769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  clock reconvergence pessimism                                            -0.0024     0.2733
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.2733 r
  library hold time                                                         0.0101     0.2835
  data required time                                                                   0.2835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2835
  data arrival time                                                                   -0.4769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1934


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1903   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0429   0.2126   0.5106 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   8.1156   0.0000   0.5106 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5106 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   8.1156            0.0000     0.5106 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5106 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           8.1156              0.0000     0.5106 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5106 f
  core/be/dispatch_pkt[23] (net)                        8.1156              0.0000     0.5106 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5106 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        8.1156              0.0000     0.5106 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5106 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   8.1156           0.0000     0.5106 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0429  -0.0029 &   0.5077 f
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.2984 r
  library hold time                                                         0.0158     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1934


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1903   0.0000    0.2967 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0545    0.2205     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1  13.2578      0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5171 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)  13.2578   0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)  13.2578           0.0000     0.5171 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0545  -0.0040 &   0.5131 f
  data arrival time                                                                    0.5131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3098     0.3098
  clock reconvergence pessimism                                            -0.0036     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                         0.0134     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.5131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1903   0.0000   0.2979 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0446   0.2137   0.5117 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   8.8595   0.0000   0.5117 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5117 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   8.8595            0.0000     0.5117 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5117 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           8.8595              0.0000     0.5117 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5117 f
  core/be/dispatch_pkt[10] (net)                        8.8595              0.0000     0.5117 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5117 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        8.8595              0.0000     0.5117 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5117 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   8.8595           0.0000     0.5117 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0446  -0.0042 &   0.5074 f
  data arrival time                                                                    0.5074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  clock reconvergence pessimism                                            -0.0097     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0154     0.3138
  data required time                                                                   0.3138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3138
  data arrival time                                                                   -0.5074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1903   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0457   0.2144   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   9.3305   0.0000   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   9.3305            0.0000     0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           9.3305              0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5124 f
  core/be/dispatch_pkt[24] (net)                        9.3305              0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        9.3305              0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   9.3305           0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0457  -0.0051 &   0.5073 f
  data arrival time                                                                    0.5073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0097     0.2982
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.2982 r
  library hold time                                                         0.0152     0.3134
  data required time                                                                   0.3134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3134
  data arrival time                                                                   -0.5073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0458   0.2145   0.5121 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   9.3875   0.0000   0.5121 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5121 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   9.3875            0.0000     0.5121 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5121 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           9.3875              0.0000     0.5121 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5121 f
  core/be/dispatch_pkt[28] (net)                        9.3875              0.0000     0.5121 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5121 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        9.3875              0.0000     0.5121 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5121 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   9.3875           0.0000     0.5121 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0458  -0.0055 &   0.5066 f
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0152     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1903   0.0000    0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0599    0.2240     0.5208 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1  15.6215      0.0000     0.5208 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5208 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)  15.6215   0.0000     0.5208 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5208 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)  15.6215           0.0000     0.5208 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0599  -0.0087 &   0.5121 f
  data arrival time                                                                    0.5121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3096     0.3096
  clock reconvergence pessimism                                            -0.0036     0.3060
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3060 r
  library hold time                                                         0.0122     0.3182
  data required time                                                                   0.3182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3182
  data arrival time                                                                   -0.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1530   0.0000    0.2708 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0440    0.2101     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   8.5531      0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.4809 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   8.5531             0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   8.5531           0.0000     0.4809 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0440  -0.0010 &   0.4800 f
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  clock reconvergence pessimism                                            -0.0024     0.2733
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.2733 r
  library hold time                                                         0.0128     0.2861
  data required time                                                                   0.2861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2861
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1903   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0418   0.2118   0.5098 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2   7.6006   0.0000   0.5098 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5098 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)   7.6006             0.0000     0.5098 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5098 f
  core/be/be_checker/dispatch_pkt_o[4] (net)            7.6006              0.0000     0.5098 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5098 f
  core/be/dispatch_pkt[4] (net)                         7.6006              0.0000     0.5098 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5098 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)         7.6006              0.0000     0.5098 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5098 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)   7.6006            0.0000     0.5098 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0418   -0.0013 &   0.5084 f
  data arrival time                                                                    0.5084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.2984 r
  library hold time                                                         0.0161     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0387   0.1781     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.6432     0.0000     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[52] (net)              4.6432              0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4191 r
  core/be/wb_pkt[52] (net)                              4.6432              0.0000     0.4191 r
  core/be/icc_place26/INP (NBUFFX8)                               0.0387    0.0001 &   0.4191 r
  core/be/icc_place26/Z (NBUFFX8)                                 0.0471    0.0783 @   0.4974 r
  core/be/n103 (net)                            5      34.6871              0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[52] (net)                34.6871              0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.6871              0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.6871     0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.6871   0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0341   0.0007 @   0.4982 r d 
  data arrival time                                                                    0.4982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1903   0.0000   0.2978 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0312   0.2032   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.0414   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.0414      0.0000     0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.0414   0.0000   0.5010 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0312   0.0000 &   0.5010 f
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0036     0.2899
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.2899 r
  library hold time                                                         0.0171     0.3070
  data required time                                                                   0.3070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3070
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0382   0.1778     0.4185 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.4681     0.0000     0.4185 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4185 r
  core/be/be_calculator/wb_pkt_o[59] (net)              4.4681              0.0000     0.4185 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4185 r
  core/be/wb_pkt[59] (net)                              4.4681              0.0000     0.4185 r
  core/be/icc_place27/INP (NBUFFX8)                               0.0382    0.0000 &   0.4186 r
  core/be/icc_place27/Z (NBUFFX8)                                 0.0487    0.0788 @   0.4974 r
  core/be/n104 (net)                            5      37.2123              0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[59] (net)                37.2123              0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      37.2123              0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  37.2123     0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  37.2123   0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0487  -0.0004 @   0.4970 r d 
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2972     0.2972
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1773   0.0000   0.2972 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0444   0.2125   0.5096 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   8.7430   0.0000   0.5096 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5096 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   8.7430            0.0000     0.5096 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5096 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           8.7430              0.0000     0.5096 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5096 f
  core/be/dispatch_pkt[54] (net)                        8.7430              0.0000     0.5096 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5096 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        8.7430              0.0000     0.5096 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5096 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   8.7430           0.0000     0.5096 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0444  -0.0014 &   0.5082 f
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3049     0.3049
  clock reconvergence pessimism                                            -0.0055     0.2995
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2995 r
  library hold time                                                         0.0145     0.3140
  data required time                                                                   0.3140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3140
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0396   0.1787     0.4197 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.9742     0.0000     0.4197 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4197 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.9742              0.0000     0.4197 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4197 r
  core/be/wb_pkt[48] (net)                              4.9742              0.0000     0.4197 r
  core/be/icc_place70/INP (NBUFFX8)                               0.0396    0.0001 &   0.4198 r
  core/be/icc_place70/Z (NBUFFX8)                                 0.0489    0.0789 @   0.4987 r
  core/be/n147 (net)                            5      37.1426              0.0000     0.4987 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4987 r
  core/be/be_checker/wb_pkt_i[48] (net)                37.1426              0.0000     0.4987 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4987 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      37.1426              0.0000     0.4987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  37.1426     0.0000     0.4987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  37.1426   0.0000     0.4987 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0355  -0.0003 @   0.4984 r d 
  data arrival time                                                                    0.4984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2466     0.2466
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0867   0.0000   0.2466 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0377   0.1774     0.4240 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   4.2815     0.0000     0.4240 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4240 r
  core/be/be_calculator/wb_pkt_o[63] (net)              4.2815              0.0000     0.4240 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4240 r
  core/be/wb_pkt[63] (net)                              4.2815              0.0000     0.4240 r
  core/be/icc_place68/INP (NBUFFX8)                               0.0377   -0.0007 &   0.4233 r
  core/be/icc_place68/Z (NBUFFX8)                                 0.0472    0.0777 @   0.5010 r
  core/be/n145 (net)                            5      33.7320              0.0000     0.5010 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5010 r
  core/be/be_checker/wb_pkt_i[63] (net)                33.7320              0.0000     0.5010 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5010 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.7320              0.0000     0.5010 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5010 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.7320     0.0000     0.5010 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5010 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.7320   0.0000     0.5010 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0343  -0.0038 @   0.4972 r d 
  data arrival time                                                                    0.4972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1754   0.0000   0.2854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0407   0.2097   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   7.1311   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   7.1311       0.0000     0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   7.1311   0.0000   0.4951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0407  -0.0024 &   0.4926 f
  data arrival time                                                                    0.4926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2924     0.2924
  clock reconvergence pessimism                                            -0.0094     0.2830
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.2830 r
  library hold time                                                         0.0152     0.2983
  data required time                                                                   0.2983
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2983
  data arrival time                                                                   -0.4926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0867   0.0000   0.2461 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0359   0.1763     0.4224 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.6664     0.0000     0.4224 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4224 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.6664              0.0000     0.4224 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4224 r
  core/be/wb_pkt[61] (net)                              3.6664              0.0000     0.4224 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0359    0.0000 &   0.4224 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0472    0.0775 @   0.5000 r
  core/be/n144 (net)                            5      34.5037              0.0000     0.5000 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5000 r
  core/be/be_checker/wb_pkt_i[61] (net)                34.5037              0.0000     0.5000 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5000 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.5037              0.0000     0.5000 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5000 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.5037     0.0000     0.5000 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5000 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.5037   0.0000     0.5000 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0342  -0.0014 @   0.4985 r d 
  data arrival time                                                                    0.4985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1772   0.0000   0.2960 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0439   0.2121   0.5081 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   8.5232   0.0000   0.5081 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5081 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   8.5232            0.0000     0.5081 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5081 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           8.5232              0.0000     0.5081 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5081 f
  core/be/dispatch_pkt[58] (net)                        8.5232              0.0000     0.5081 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5081 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        8.5232              0.0000     0.5081 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5081 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   8.5232           0.0000     0.5081 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0439  -0.0007 &   0.5075 f
  data arrival time                                                                    0.5075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  clock reconvergence pessimism                                            -0.0055     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0146     0.3130
  data required time                                                                   0.3130
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3130
  data arrival time                                                                   -0.5075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1862   0.0000   0.2966 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0464   0.2146   0.5112 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   9.6432   0.0000   0.5112 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5112 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   9.6432            0.0000     0.5112 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.5112 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           9.6432              0.0000     0.5112 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.5112 f
  core/be/dispatch_pkt[38] (net)                        9.6432              0.0000     0.5112 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.5112 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        9.6432              0.0000     0.5112 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5112 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   9.6432           0.0000     0.5112 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0464  -0.0052 &   0.5060 f
  data arrival time                                                                    0.5060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3022     0.3022
  clock reconvergence pessimism                                            -0.0055     0.2967
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.2967 r
  library hold time                                                         0.0147     0.3114
  data required time                                                                   0.3114
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3114
  data arrival time                                                                   -0.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0375   0.1773     0.4180 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   4.2098     0.0000     0.4180 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4180 r
  core/be/be_calculator/wb_pkt_o[56] (net)              4.2098              0.0000     0.4180 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4180 r
  core/be/wb_pkt[56] (net)                              4.2098              0.0000     0.4180 r
  core/be/icc_place21/INP (NBUFFX8)                               0.0375    0.0000 &   0.4181 r
  core/be/icc_place21/Z (NBUFFX8)                                 0.0500    0.0795 @   0.4976 r
  core/be/n98 (net)                             5      40.7673              0.0000     0.4976 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4976 r
  core/be/be_checker/wb_pkt_i[56] (net)                40.7673              0.0000     0.4976 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4976 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      40.7673              0.0000     0.4976 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4976 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  40.7673     0.0000     0.4976 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4976 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  40.7673   0.0000     0.4976 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0500   0.0012 @   0.4988 r d 
  data arrival time                                                                    0.4988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2973     0.2973
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1903   0.0000   0.2973 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0433   0.2128   0.5101 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   8.2670   0.0000   0.5101 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5101 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   8.2670             0.0000     0.5101 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5101 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            8.2670              0.0000     0.5101 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5101 f
  core/be/dispatch_pkt[7] (net)                         8.2670              0.0000     0.5101 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5101 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         8.2670              0.0000     0.5101 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5101 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   8.2670            0.0000     0.5101 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0433   -0.0012 &   0.5089 f
  data arrival time                                                                    0.5089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.2984 r
  library hold time                                                         0.0157     0.3141
  data required time                                                                   0.3141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3141
  data arrival time                                                                   -0.5089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0387   0.1781     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.6432     0.0000     0.4191 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[52] (net)              4.6432              0.0000     0.4191 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4191 r
  core/be/wb_pkt[52] (net)                              4.6432              0.0000     0.4191 r
  core/be/icc_place26/INP (NBUFFX8)                               0.0387    0.0001 &   0.4191 r
  core/be/icc_place26/Z (NBUFFX8)                                 0.0471    0.0783 @   0.4974 r
  core/be/n103 (net)                            5      34.6871              0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4974 r
  core/be/be_checker/wb_pkt_i[52] (net)                34.6871              0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4974 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.6871              0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.6871     0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.6871   0.0000     0.4974 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0341   0.0003 @   0.4977 r d 
  data arrival time                                                                    0.4977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2466     0.2466
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0867   0.0000   0.2466 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0377   0.1774     0.4240 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   4.2815     0.0000     0.4240 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4240 r
  core/be/be_calculator/wb_pkt_o[63] (net)              4.2815              0.0000     0.4240 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4240 r
  core/be/wb_pkt[63] (net)                              4.2815              0.0000     0.4240 r
  core/be/icc_place68/INP (NBUFFX8)                               0.0377   -0.0007 &   0.4233 r
  core/be/icc_place68/Z (NBUFFX8)                                 0.0472    0.0777 @   0.5010 r
  core/be/n145 (net)                            5      33.7320              0.0000     0.5010 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5010 r
  core/be/be_checker/wb_pkt_i[63] (net)                33.7320              0.0000     0.5010 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5010 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.7320              0.0000     0.5010 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5010 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.7320     0.0000     0.5010 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5010 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.7320   0.0000     0.5010 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0342  -0.0019 @   0.4991 r d 
  data arrival time                                                                    0.4991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2972     0.2972
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1903   0.0000   0.2972 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0419   0.2119   0.5092 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   7.6854   0.0000   0.5092 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5092 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   7.6854             0.0000     0.5092 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.5092 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            7.6854              0.0000     0.5092 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.5092 f
  core/be/dispatch_pkt[6] (net)                         7.6854              0.0000     0.5092 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.5092 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         7.6854              0.0000     0.5092 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.5092 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   7.6854            0.0000     0.5092 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0419    0.0001 &   0.5093 f
  data arrival time                                                                    0.5093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  clock reconvergence pessimism                                            -0.0097     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.2983 r
  library hold time                                                         0.0160     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.5093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0396   0.1787     0.4197 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.9742     0.0000     0.4197 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4197 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.9742              0.0000     0.4197 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4197 r
  core/be/wb_pkt[48] (net)                              4.9742              0.0000     0.4197 r
  core/be/icc_place70/INP (NBUFFX8)                               0.0396    0.0001 &   0.4198 r
  core/be/icc_place70/Z (NBUFFX8)                                 0.0489    0.0789 @   0.4987 r
  core/be/n147 (net)                            5      37.1426              0.0000     0.4987 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4987 r
  core/be/be_checker/wb_pkt_i[48] (net)                37.1426              0.0000     0.4987 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4987 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      37.1426              0.0000     0.4987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4987 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  37.1426     0.0000     0.4987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4987 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  37.1426   0.0000     0.4987 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0356  -0.0008 @   0.4979 r d 
  data arrival time                                                                    0.4979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0375   0.1773     0.4180 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   4.2098     0.0000     0.4180 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4180 r
  core/be/be_calculator/wb_pkt_o[56] (net)              4.2098              0.0000     0.4180 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4180 r
  core/be/wb_pkt[56] (net)                              4.2098              0.0000     0.4180 r
  core/be/icc_place21/INP (NBUFFX8)                               0.0375    0.0000 &   0.4181 r
  core/be/icc_place21/Z (NBUFFX8)                                 0.0500    0.0795 @   0.4976 r
  core/be/n98 (net)                             5      40.7673              0.0000     0.4976 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4976 r
  core/be/be_checker/wb_pkt_i[56] (net)                40.7673              0.0000     0.4976 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4976 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      40.7673              0.0000     0.4976 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4976 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  40.7673     0.0000     0.4976 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4976 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  40.7673   0.0000     0.4976 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0500   0.0006 @   0.4982 r d 
  data arrival time                                                                    0.4982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1696   0.0000    0.2843 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0432    0.2110     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   8.2022      0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.4953 f
  core/be/be_calculator/calc_status_o[25] (net)         8.2022              0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   8.2022           0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0432  -0.0014 &   0.4940 f
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                         0.0143     0.2987
  data required time                                                                   0.2987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2987
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1903   0.0000   0.2979 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0463   0.2149   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   9.6364   0.0000   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   9.6364             0.0000     0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            9.6364              0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5128 f
  core/be/dispatch_pkt[9] (net)                         9.6364              0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         9.6364              0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   9.6364            0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0463   -0.0040 &   0.5088 f
  data arrival time                                                                    0.5088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.2984 r
  library hold time                                                         0.0150     0.3134
  data required time                                                                   0.3134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3134
  data arrival time                                                                   -0.5088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2967     0.2967
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1862   0.0000   0.2967 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0452   0.2138   0.5105 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   9.1448   0.0000   0.5105 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5105 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   9.1448            0.0000     0.5105 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.5105 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           9.1448              0.0000     0.5105 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.5105 f
  core/be/dispatch_pkt[36] (net)                        9.1448              0.0000     0.5105 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.5105 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        9.1448              0.0000     0.5105 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5105 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   9.1448           0.0000     0.5105 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0452  -0.0011 &   0.5093 f
  data arrival time                                                                    0.5093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0055     0.2989
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.2989 r
  library hold time                                                         0.0150     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.5093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1862   0.0000   0.2955 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0502   0.2172   0.5126 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2  11.3518   0.0000   0.5126 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5126 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)  11.3518            0.0000     0.5126 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5126 f
  core/be/be_checker/dispatch_pkt_o[35] (net)          11.3518              0.0000     0.5126 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5126 f
  core/be/dispatch_pkt[35] (net)                       11.3518              0.0000     0.5126 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5126 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)       11.3518              0.0000     0.5126 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5126 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)  11.3518           0.0000     0.5126 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0502  -0.0057 &   0.5069 f
  data arrival time                                                                    0.5069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                            -0.0055     0.2976
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0138     0.3114
  data required time                                                                   0.3114
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3114
  data arrival time                                                                   -0.5069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1904   0.0000     0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0474    0.2156     0.5144 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2  10.0984       0.0000     0.5144 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.5144 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)  10.0984            0.0000     0.5144 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.5144 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)  10.0984            0.0000     0.5144 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0474   -0.0045 &   0.5098 f
  data arrival time                                                                    0.5098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  clock reconvergence pessimism                                            -0.0097     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.2993 r
  library hold time                                                         0.0148     0.3141
  data required time                                                                   0.3141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3141
  data arrival time                                                                   -0.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0867   0.0000   0.2469 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0358   0.1762     0.4231 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.6105     0.0000     0.4231 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4231 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.6105              0.0000     0.4231 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4231 r
  core/be/wb_pkt[60] (net)                              3.6105              0.0000     0.4231 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0358    0.0000 &   0.4231 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0474    0.0776 @   0.5007 r
  core/be/n141 (net)                            5      34.9063              0.0000     0.5007 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5007 r
  core/be/be_checker/wb_pkt_i[60] (net)                34.9063              0.0000     0.5007 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5007 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      34.9063              0.0000     0.5007 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5007 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  34.9063     0.0000     0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  34.9063   0.0000     0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0343  -0.0007 @   0.4999 r d 
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2972     0.2972
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1903   0.0000   0.2972 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0468   0.2152   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   9.8177   0.0000   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   9.8177            0.0000     0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           9.8177              0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5124 f
  core/be/dispatch_pkt[29] (net)                        9.8177              0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        9.8177              0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   9.8177           0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0468  -0.0047 &   0.5077 f
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0097     0.2970
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.2970 r
  library hold time                                                         0.0149     0.3119
  data required time                                                                   0.3119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3119
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0458   0.2134   0.5092 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   9.3646   0.0000   0.5092 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5092 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   9.3646            0.0000     0.5092 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5092 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           9.3646              0.0000     0.5092 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5092 f
  core/be/dispatch_pkt[62] (net)                        9.3646              0.0000     0.5092 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5092 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        9.3646              0.0000     0.5092 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5092 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   9.3646           0.0000     0.5092 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0458  -0.0010 &   0.5082 f
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3036     0.3036
  clock reconvergence pessimism                                            -0.0055     0.2981
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.2981 r
  library hold time                                                         0.0142     0.3123
  data required time                                                                   0.3123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3123
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2971     0.2971
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1773   0.0000   0.2971 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0499   0.2162   0.5133 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2  11.1994   0.0000   0.5133 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5133 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)  11.1994            0.0000     0.5133 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5133 f
  core/be/be_checker/dispatch_pkt_o[49] (net)          11.1994              0.0000     0.5133 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5133 f
  core/be/dispatch_pkt[49] (net)                       11.1994              0.0000     0.5133 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5133 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)       11.1994              0.0000     0.5133 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5133 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)  11.1994           0.0000     0.5133 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0499  -0.0045 &   0.5088 f
  data arrival time                                                                    0.5088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3049     0.3049
  clock reconvergence pessimism                                            -0.0055     0.2994
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2994 r
  library hold time                                                         0.0132     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.5088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1903   0.0000   0.2978 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0430   0.2126   0.5105 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   8.1467   0.0000   0.5105 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5105 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   8.1467            0.0000     0.5105 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5105 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           8.1467              0.0000     0.5105 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5105 f
  core/be/dispatch_pkt[25] (net)                        8.1467              0.0000     0.5105 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5105 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        8.1467              0.0000     0.5105 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5105 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   8.1467           0.0000     0.5105 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0430   0.0001 &   0.5106 f
  data arrival time                                                                    0.5106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.2984 r
  library hold time                                                         0.0158     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.5106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1903   0.0000   0.2969 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0439   0.2133   0.5102 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   8.5519   0.0000   0.5102 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5102 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   8.5519            0.0000     0.5102 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5102 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           8.5519              0.0000     0.5102 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5102 f
  core/be/dispatch_pkt[30] (net)                        8.5519              0.0000     0.5102 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5102 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        8.5519              0.0000     0.5102 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5102 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   8.5519           0.0000     0.5102 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0439   0.0001 &   0.5103 f
  data arrival time                                                                    0.5103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0097     0.2982
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.2982 r
  library hold time                                                         0.0156     0.3138
  data required time                                                                   0.3138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3138
  data arrival time                                                                   -0.5103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0867   0.0000   0.2469 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0358   0.1762     0.4231 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.6105     0.0000     0.4231 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4231 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.6105              0.0000     0.4231 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4231 r
  core/be/wb_pkt[60] (net)                              3.6105              0.0000     0.4231 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0358    0.0000 &   0.4231 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0474    0.0776 @   0.5007 r
  core/be/n141 (net)                            5      34.9063              0.0000     0.5007 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5007 r
  core/be/be_checker/wb_pkt_i[60] (net)                34.9063              0.0000     0.5007 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5007 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      34.9063              0.0000     0.5007 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5007 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  34.9063     0.0000     0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  34.9063   0.0000     0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0343  -0.0012 @   0.4994 r d 
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2465     0.2465
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0867   0.0000   0.2465 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0385   0.1780     0.4245 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.5872     0.0000     0.4245 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4245 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.5872              0.0000     0.4245 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4245 r
  core/be/wb_pkt[62] (net)                              4.5872              0.0000     0.4245 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0385   -0.0004 &   0.4241 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0490    0.0789 @   0.5029 r
  core/be/n143 (net)                            5      37.8220              0.0000     0.5029 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5029 r
  core/be/be_checker/wb_pkt_i[62] (net)                37.8220              0.0000     0.5029 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5029 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      37.8220              0.0000     0.5029 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5029 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  37.8220     0.0000     0.5029 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5029 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  37.8220   0.0000     0.5029 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0355  -0.0022 @   0.5007 r d 
  data arrival time                                                                    0.5007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1904   0.0000    0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0430    0.2127     0.5120 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2   8.1645      0.0000     0.5120 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.5120 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)    8.1645              0.0000     0.5120 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.5120 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)   8.1645           0.0000     0.5120 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0430   0.0000 &   0.5121 f
  data arrival time                                                                    0.5121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3092     0.3092
  clock reconvergence pessimism                                            -0.0097     0.2995
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.2995 r
  library hold time                                                         0.0158     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)   0.1754   0.0000   0.2845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/Q (DFFX1)   0.0433   0.2116     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (net)     3   8.2643     0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (bsg_dff_width_p415_0)   0.0000     0.4961 f
  core/be/be_calculator/commit_pkt_o[43] (net)          8.2643              0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (bsg_dff_width_p415_0)   0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (net)   8.2643           0.0000     0.4961 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/D (DFFX1)   0.0433   0.0001 &   0.4961 f
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                         0.0146     0.2994
  data required time                                                                   0.2994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2994
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1903   0.0000   0.2965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0644   0.2268     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1  17.6552     0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)  17.6552   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)  17.6552           0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0644  -0.0087 &   0.5146 f
  data arrival time                                                                    0.5146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                            -0.0036     0.3066
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3066 r
  library hold time                                                         0.0112     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0867   0.0000   0.2461 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0359   0.1763     0.4224 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.6664     0.0000     0.4224 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4224 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.6664              0.0000     0.4224 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4224 r
  core/be/wb_pkt[61] (net)                              3.6664              0.0000     0.4224 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0359    0.0000 &   0.4224 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0472    0.0775 @   0.5000 r
  core/be/n144 (net)                            5      34.5037              0.0000     0.5000 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5000 r
  core/be/be_checker/wb_pkt_i[61] (net)                34.5037              0.0000     0.5000 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5000 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.5037              0.0000     0.5000 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5000 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.5037     0.0000     0.5000 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5000 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.5037   0.0000     0.5000 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0342  -0.0002 @   0.4997 r d 
  data arrival time                                                                    0.4997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0867   0.0000   0.2459 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0379   0.1776     0.4235 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   4.3812     0.0000     0.4235 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4235 r
  core/be/be_calculator/wb_pkt_o[51] (net)              4.3812              0.0000     0.4235 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4235 r
  core/be/wb_pkt[51] (net)                              4.3812              0.0000     0.4235 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0379   -0.0021 &   0.4214 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0473    0.0781 @   0.4995 r
  core/be/n136 (net)                            5      34.8404              0.0000     0.4995 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4995 r
  core/be/be_checker/wb_pkt_i[51] (net)                34.8404              0.0000     0.4995 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4995 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.8404              0.0000     0.4995 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4995 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.8404     0.0000     0.4995 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4995 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.8404   0.0000     0.4995 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0342   0.0014 @   0.5010 r d 
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)   0.1696   0.0000   0.2826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/Q (DFFX1)   0.0833   0.2368     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_o[146] (net)     3  26.0271     0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_o[146] (bsg_dff_width_p415_0)   0.0000     0.5194 f
  core/be/be_calculator/commit_pkt_o[51] (net)         26.0271              0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_i[229] (bsg_dff_width_p415_0)   0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_i[229] (net)  26.0271           0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/D (DFFX1)   0.0833  -0.0095 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  clock reconvergence pessimism                                            -0.0036     0.3052
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)          0.0000     0.3052 r
  library hold time                                                         0.0079     0.3131
  data required time                                                                   0.3131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3131
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2465     0.2465
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0867   0.0000   0.2465 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0385   0.1780     0.4245 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.5872     0.0000     0.4245 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4245 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.5872              0.0000     0.4245 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4245 r
  core/be/wb_pkt[62] (net)                              4.5872              0.0000     0.4245 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0385   -0.0004 &   0.4241 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0490    0.0789 @   0.5029 r
  core/be/n143 (net)                            5      37.8220              0.0000     0.5029 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5029 r
  core/be/be_checker/wb_pkt_i[62] (net)                37.8220              0.0000     0.5029 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5029 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      37.8220              0.0000     0.5029 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5029 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  37.8220     0.0000     0.5029 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5029 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  37.8220   0.0000     0.5029 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0356  -0.0029 @   0.5001 r d 
  data arrival time                                                                    0.5001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2972     0.2972
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1773   0.0000   0.2972 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0460   0.2135   0.5107 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   9.4516   0.0000   0.5107 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5107 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   9.4516            0.0000     0.5107 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5107 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           9.4516              0.0000     0.5107 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5107 f
  core/be/dispatch_pkt[50] (net)                        9.4516              0.0000     0.5107 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5107 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        9.4516              0.0000     0.5107 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5107 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   9.4516           0.0000     0.5107 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0460  -0.0008 &   0.5099 f
  data arrival time                                                                    0.5099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  clock reconvergence pessimism                                            -0.0055     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0142     0.3125
  data required time                                                                   0.3125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3125
  data arrival time                                                                   -0.5099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1703   0.0000   0.2843 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0458   0.2128     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3   9.3508     0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.4971 f
  core/be/be_calculator/calc_status_o[38] (net)         9.3508              0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)   9.3508           0.0000     0.4971 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0458  -0.0017 &   0.4954 f
  data arrival time                                                                    0.4954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                         0.0137     0.2980
  data required time                                                                   0.2980
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2980
  data arrival time                                                                   -0.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1903   0.0000    0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0557    0.2213     0.5180 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1  13.7748      0.0000     0.5180 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5180 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)  13.7748   0.0000     0.5180 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5180 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)  13.7748           0.0000     0.5180 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0557  -0.0011 &   0.5169 f
  data arrival time                                                                    0.5169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3099     0.3099
  clock reconvergence pessimism                                            -0.0036     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                         0.0132     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0867   0.0000   0.2459 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0379   0.1776     0.4235 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   4.3812     0.0000     0.4235 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4235 r
  core/be/be_calculator/wb_pkt_o[51] (net)              4.3812              0.0000     0.4235 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4235 r
  core/be/wb_pkt[51] (net)                              4.3812              0.0000     0.4235 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0379   -0.0021 &   0.4214 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0473    0.0781 @   0.4995 r
  core/be/n136 (net)                            5      34.8404              0.0000     0.4995 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4995 r
  core/be/be_checker/wb_pkt_i[51] (net)                34.8404              0.0000     0.4995 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4995 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.8404              0.0000     0.4995 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4995 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.8404     0.0000     0.4995 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4995 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.8404   0.0000     0.4995 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0342   0.0009 @   0.5005 r d 
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2320     0.2320
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0926   0.0000   0.2320 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0641   0.1940     0.4260 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  14.1999     0.0000     0.4260 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4260 r
  core/be/be_calculator/wb_pkt_o[45] (net)             14.1999              0.0000     0.4260 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4260 r
  core/be/wb_pkt[45] (net)                             14.1999              0.0000     0.4260 r
  core/be/icc_place109/INP (NBUFFX16)                             0.0641   -0.0010 &   0.4250 r
  core/be/icc_place109/Z (NBUFFX16)                               0.0448    0.0805 @   0.5055 r
  core/be/n220 (net)                            3      38.7438              0.0000     0.5055 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5055 r
  core/be/be_checker/wb_pkt_i[45] (net)                38.7438              0.0000     0.5055 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5055 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      38.7438              0.0000     0.5055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  38.7438     0.0000     0.5055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  38.7438   0.0000     0.5055 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0448  -0.0037 @   0.5018 r d 
  data arrival time                                                                    0.5018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.1696   0.0000   0.2843 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0736   0.2308     0.5151 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)     3  21.7104     0.0000     0.5151 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (bsg_dff_width_p415_0)   0.0000     0.5151 f
  core/be/be_calculator/commit_pkt_o[61] (net)         21.7104              0.0000     0.5151 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (bsg_dff_width_p415_0)   0.0000     0.5151 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (net)  21.7104           0.0000     0.5151 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)   0.0736  -0.0027 &   0.5124 f
  data arrival time                                                                    0.5124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                            -0.0036     0.3050
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)          0.0000     0.3050 r
  library hold time                                                         0.0096     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1772   0.0000   0.2961 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0467   0.2140   0.5101 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   9.7818   0.0000   0.5101 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5101 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   9.7818            0.0000     0.5101 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5101 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           9.7818              0.0000     0.5101 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5101 f
  core/be/dispatch_pkt[48] (net)                        9.7818              0.0000     0.5101 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5101 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        9.7818              0.0000     0.5101 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5101 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   9.7818           0.0000     0.5101 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0467   0.0000 &   0.5102 f
  data arrival time                                                                    0.5102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  clock reconvergence pessimism                                            -0.0055     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0140     0.3123
  data required time                                                                   0.3123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3123
  data arrival time                                                                   -0.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0483   0.2151   0.5109 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2  10.4763   0.0000   0.5109 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5109 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)  10.4763            0.0000     0.5109 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5109 f
  core/be/be_checker/dispatch_pkt_o[46] (net)          10.4763              0.0000     0.5109 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5109 f
  core/be/dispatch_pkt[46] (net)                       10.4763              0.0000     0.5109 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5109 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)       10.4763              0.0000     0.5109 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5109 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)  10.4763           0.0000     0.5109 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0483  -0.0013 &   0.5097 f
  data arrival time                                                                    0.5097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3036     0.3036
  clock reconvergence pessimism                                            -0.0055     0.2981
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.2981 r
  library hold time                                                         0.0136     0.3117
  data required time                                                                   0.3117
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3117
  data arrival time                                                                   -0.5097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0315   0.1917     0.4323 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.0701     0.0000     0.4323 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4323 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.0701              0.0000     0.4323 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4323 f
  core/be/wb_pkt[58] (net)                              3.0701              0.0000     0.4323 f
  core/be/icc_place81/INP (NBUFFX8)                               0.0315    0.0000 &   0.4323 f
  core/be/icc_place81/Z (NBUFFX8)                                 0.0440    0.0732 @   0.5056 f
  core/be/n158 (net)                            5      38.0509              0.0000     0.5056 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5056 f
  core/be/be_checker/wb_pkt_i[58] (net)                38.0509              0.0000     0.5056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      38.0509              0.0000     0.5056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  38.0509     0.0000     0.5056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  38.0509   0.0000     0.5056 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0440  -0.0035 @   0.5021 f d 
  data arrival time                                                                    0.5021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0504   0.2165   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2  11.4158   0.0000   0.5124 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)  11.4158            0.0000     0.5124 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[57] (net)          11.4158              0.0000     0.5124 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5124 f
  core/be/dispatch_pkt[57] (net)                       11.4158              0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5124 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)       11.4158              0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)  11.4158           0.0000     0.5124 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0504  -0.0028 &   0.5095 f
  data arrival time                                                                    0.5095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  clock reconvergence pessimism                                            -0.0055     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0131     0.3114
  data required time                                                                   0.3114
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3114
  data arrival time                                                                   -0.5095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2320     0.2320
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0926   0.0000   0.2320 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0641   0.1940     0.4260 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  14.1999     0.0000     0.4260 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4260 r
  core/be/be_calculator/wb_pkt_o[45] (net)             14.1999              0.0000     0.4260 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4260 r
  core/be/wb_pkt[45] (net)                             14.1999              0.0000     0.4260 r
  core/be/icc_place109/INP (NBUFFX16)                             0.0641   -0.0010 &   0.4250 r
  core/be/icc_place109/Z (NBUFFX16)                               0.0448    0.0805 @   0.5055 r
  core/be/n220 (net)                            3      38.7438              0.0000     0.5055 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5055 r
  core/be/be_checker/wb_pkt_i[45] (net)                38.7438              0.0000     0.5055 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5055 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      38.7438              0.0000     0.5055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  38.7438     0.0000     0.5055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  38.7438   0.0000     0.5055 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0448  -0.0043 @   0.5012 r d 
  data arrival time                                                                    0.5012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0315   0.1917     0.4323 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.0701     0.0000     0.4323 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4323 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.0701              0.0000     0.4323 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4323 f
  core/be/wb_pkt[58] (net)                              3.0701              0.0000     0.4323 f
  core/be/icc_place81/INP (NBUFFX8)                               0.0315    0.0000 &   0.4323 f
  core/be/icc_place81/Z (NBUFFX8)                                 0.0440    0.0732 @   0.5056 f
  core/be/n158 (net)                            5      38.0509              0.0000     0.5056 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5056 f
  core/be/be_checker/wb_pkt_i[58] (net)                38.0509              0.0000     0.5056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      38.0509              0.0000     0.5056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  38.0509     0.0000     0.5056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  38.0509   0.0000     0.5056 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0440  -0.0043 @   0.5013 f d 
  data arrival time                                                                    0.5013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0926   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0547   0.1888     0.4227 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  10.6121     0.0000     0.4227 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4227 r
  core/be/be_calculator/wb_pkt_o[41] (net)             10.6121              0.0000     0.4227 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4227 r
  core/be/wb_pkt[41] (net)                             10.6121              0.0000     0.4227 r
  core/be/icc_place117/INP (NBUFFX8)                              0.0547    0.0001 &   0.4228 r
  core/be/icc_place117/Z (NBUFFX8)                                0.0468    0.0817 @   0.5044 r
  core/be/n228 (net)                            3      31.4115              0.0000     0.5044 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5044 r
  core/be/be_checker/wb_pkt_i[41] (net)                31.4115              0.0000     0.5044 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5044 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      31.4115              0.0000     0.5044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  31.4115     0.0000     0.5044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  31.4115   0.0000     0.5044 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0468  -0.0018 @   0.5027 r d 
  data arrival time                                                                    0.5027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)   0.1696   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/Q (DFFX1)   0.0757   0.2321     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (net)     3  22.6418     0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/commit_pkt_o[67] (net)         22.6418              0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (net)  22.6418           0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/D (DFFX1)   0.0757  -0.0023 &   0.5125 f
  data arrival time                                                                    0.5125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3084     0.3084
  clock reconvergence pessimism                                            -0.0036     0.3048
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)          0.0000     0.3048 r
  library hold time                                                         0.0092     0.3140
  data required time                                                                   0.3140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3140
  data arrival time                                                                   -0.5125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)   0.1696   0.0000   0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/Q (DFFX1)   0.0740   0.2310     0.5152 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (net)     3  21.8914     0.0000     0.5152 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (bsg_dff_width_p415_0)   0.0000     0.5152 f
  core/be/be_calculator/commit_pkt_o[59] (net)         21.8914              0.0000     0.5152 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (bsg_dff_width_p415_0)   0.0000     0.5152 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (net)  21.8914           0.0000     0.5152 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/D (DFFX1)   0.0740  -0.0001 &   0.5151 f
  data arrival time                                                                    0.5151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                            -0.0036     0.3070
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)          0.0000     0.3070 r
  library hold time                                                         0.0095     0.3165
  data required time                                                                   0.3165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3165
  data arrival time                                                                   -0.5151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2760     0.2760
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)   0.1673   0.0000   0.2760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/Q (DFFX1)   0.0474   0.2137     0.4897 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (net)     3  10.0725     0.0000     0.4897 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (bsg_dff_width_p415_0)   0.0000     0.4897 f
  core/be/be_calculator/commit_pkt_o[48] (net)         10.0725              0.0000     0.4897 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (bsg_dff_width_p415_0)   0.0000     0.4897 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (net)  10.0725           0.0000     0.4897 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/D (DFFX1)   0.0474   0.0002 &   0.4899 f
  data arrival time                                                                    0.4899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2871     0.2871
  clock reconvergence pessimism                                            -0.0092     0.2779
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)          0.0000     0.2779 r
  library hold time                                                         0.0131     0.2910
  data required time                                                                   0.2910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2910
  data arrival time                                                                   -0.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2957     0.2957
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1772   0.0000   0.2957 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0503   0.2165   0.5121 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2  11.3670   0.0000   0.5121 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5121 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)  11.3670            0.0000     0.5121 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.5121 f
  core/be/be_checker/dispatch_pkt_o[42] (net)          11.3670              0.0000     0.5121 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.5121 f
  core/be/dispatch_pkt[42] (net)                       11.3670              0.0000     0.5121 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.5121 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)       11.3670              0.0000     0.5121 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5121 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)  11.3670           0.0000     0.5121 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0503  -0.0021 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3035     0.3035
  clock reconvergence pessimism                                            -0.0055     0.2980
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.2980 r
  library hold time                                                         0.0131     0.3111
  data required time                                                                   0.3111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3111
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1903   0.0000   0.2977 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0477   0.2159   0.5136 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2  10.2490   0.0000   0.5136 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5136 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)  10.2490            0.0000     0.5136 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5136 f
  core/be/be_checker/dispatch_pkt_o[26] (net)          10.2490              0.0000     0.5136 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5136 f
  core/be/dispatch_pkt[26] (net)                       10.2490              0.0000     0.5136 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5136 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)       10.2490              0.0000     0.5136 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5136 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)  10.2490           0.0000     0.5136 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0477  -0.0015 &   0.5120 f
  data arrival time                                                                    0.5120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0097     0.2984
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.2984 r
  library hold time                                                         0.0147     0.3131
  data required time                                                                   0.3131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3131
  data arrival time                                                                   -0.5120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2880     0.2880
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1862   0.0000   0.2880 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0575   0.2221   0.5102 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2  14.5642   0.0000   0.5102 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5102 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)  14.5642            0.0000     0.5102 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.5102 f
  core/be/be_checker/dispatch_pkt_o[43] (net)          14.5642              0.0000     0.5102 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.5102 f
  core/be/dispatch_pkt[43] (net)                       14.5642              0.0000     0.5102 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.5102 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)       14.5642              0.0000     0.5102 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.5102 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)  14.5642           0.0000     0.5102 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0575  -0.0015 &   0.5087 f
  data arrival time                                                                    0.5087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3035     0.3035
  clock reconvergence pessimism                                            -0.0055     0.2980
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.2980 r
  library hold time                                                         0.0115     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1696   0.0000    0.2845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0498    0.2155     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2  11.1593      0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.5000 f
  core/be/be_calculator/calc_status_o[12] (net)        11.1593              0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)  11.1593            0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0498   -0.0037 &   0.4963 f
  data arrival time                                                                    0.4963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.2844 r
  library hold time                                                         0.0127     0.2971
  data required time                                                                   0.2971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2971
  data arrival time                                                                   -0.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0514   0.2172   0.5130 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2  11.8563   0.0000   0.5130 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5130 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)  11.8563            0.0000     0.5130 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.5130 f
  core/be/be_checker/dispatch_pkt_o[45] (net)          11.8563              0.0000     0.5130 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.5130 f
  core/be/dispatch_pkt[45] (net)                       11.8563              0.0000     0.5130 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.5130 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)       11.8563              0.0000     0.5130 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5130 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)  11.8563           0.0000     0.5130 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0514  -0.0028 &   0.5102 f
  data arrival time                                                                    0.5102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3035     0.3035
  clock reconvergence pessimism                                            -0.0055     0.2981
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.2981 r
  library hold time                                                         0.0129     0.3109
  data required time                                                                   0.3109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3109
  data arrival time                                                                   -0.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0926   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0547   0.1888     0.4227 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  10.6121     0.0000     0.4227 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4227 r
  core/be/be_calculator/wb_pkt_o[41] (net)             10.6121              0.0000     0.4227 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4227 r
  core/be/wb_pkt[41] (net)                             10.6121              0.0000     0.4227 r
  core/be/icc_place117/INP (NBUFFX8)                              0.0547    0.0001 &   0.4228 r
  core/be/icc_place117/Z (NBUFFX8)                                0.0468    0.0817 @   0.5044 r
  core/be/n228 (net)                            3      31.4115              0.0000     0.5044 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5044 r
  core/be/be_checker/wb_pkt_i[41] (net)                31.4115              0.0000     0.5044 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5044 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      31.4115              0.0000     0.5044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5044 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  31.4115     0.0000     0.5044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5044 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  31.4115   0.0000     0.5044 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0468  -0.0022 @   0.5022 r d 
  data arrival time                                                                    0.5022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)   0.1702   0.0000   0.2838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/Q (DFFX1)   0.0814   0.2356     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (net)     3  25.1670     0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (bsg_dff_width_p415_0)   0.0000     0.5194 f
  core/be/be_calculator/commit_pkt_o[57] (net)         25.1670              0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (bsg_dff_width_p415_0)   0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (net)  25.1670           0.0000     0.5194 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/D (DFFX1)   0.0814  -0.0051 &   0.5143 f
  data arrival time                                                                    0.5143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                            -0.0036     0.3067
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)          0.0000     0.3067 r
  library hold time                                                         0.0083     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)   0.1703   0.0000   0.2838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/Q (DFFX1)   0.0783   0.2337     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_o[151] (net)     3  23.8101     0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_o[151] (bsg_dff_width_p415_0)   0.0000     0.5176 f
  core/be/be_calculator/commit_pkt_o[56] (net)         23.8101              0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_i[234] (bsg_dff_width_p415_0)   0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_i[234] (net)  23.8101           0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/D (DFFX1)   0.0783  -0.0025 &   0.5151 f
  data arrival time                                                                    0.5151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                            -0.0036     0.3069
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)          0.0000     0.3069 r
  library hold time                                                         0.0088     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.5151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2878     0.2878
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1862   0.0000   0.2878 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0511   0.2178   0.5056 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  11.7192   0.0000   0.5056 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5056 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  11.7192            0.0000     0.5056 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5056 f
  core/be/be_checker/dispatch_pkt_o[41] (net)          11.7192              0.0000     0.5056 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5056 f
  core/be/dispatch_pkt[41] (net)                       11.7192              0.0000     0.5056 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5056 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)       11.7192              0.0000     0.5056 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5056 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)  11.7192           0.0000     0.5056 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0511  -0.0026 &   0.5030 f
  data arrival time                                                                    0.5030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  clock reconvergence pessimism                                            -0.0055     0.2899
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.2899 r
  library hold time                                                         0.0136     0.3035
  data required time                                                                   0.3035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3035
  data arrival time                                                                   -0.5030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0468   0.2152   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   9.8548   0.0000   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   9.8548            0.0000     0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           9.8548              0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.5128 f
  core/be/dispatch_pkt[27] (net)                        9.8548              0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        9.8548              0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   9.8548           0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0468   0.0000 &   0.5128 f
  data arrival time                                                                    0.5128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  clock reconvergence pessimism                                            -0.0097     0.2983
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.2983 r
  library hold time                                                         0.0149     0.3132
  data required time                                                                   0.3132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3132
  data arrival time                                                                   -0.5128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1939   0.0000   0.2990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0460   0.2150     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4   9.4885     0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.5140 f
  core/be/be_calculator/commit_pkt_o[90] (net)          9.4885              0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)   9.4885           0.0000     0.5140 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0460   0.0001 &   0.5141 f
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  clock reconvergence pessimism                                            -0.0098     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.2990 r
  library hold time                                                         0.0154     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1526   0.0000   0.2710 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0980   0.2438 @   0.5148 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)     3  32.7385     0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (bsg_dff_width_p415_0)   0.0000     0.5148 f
  core/be/be_calculator/commit_pkt_o[19] (net)         32.7385              0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (bsg_dff_width_p415_0)   0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (net)  32.7385           0.0000     0.5148 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)   0.0980  -0.0002 @   0.5146 f
  data arrival time                                                                    0.5146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3095     0.3095
  clock reconvergence pessimism                                             0.0000     0.3095
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)          0.0000     0.3095 r
  library hold time                                                         0.0054     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2965     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1903   0.0000   0.2965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0565   0.2218     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1  14.1344     0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)  14.1344   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)  14.1344           0.0000     0.5183 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0565   0.0007 &   0.5190 f
  data arrival time                                                                    0.5190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3098     0.3098
  clock reconvergence pessimism                                            -0.0036     0.3062
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3062 r
  library hold time                                                         0.0130     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.5190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1939   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0488   0.2169     0.5154 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4  10.7108     0.0000     0.5154 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.5154 f
  core/be/be_calculator/commit_pkt_o[102] (net)        10.7108              0.0000     0.5154 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.5154 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)  10.7108           0.0000     0.5154 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0488   0.0001 &   0.5155 f
  data arrival time                                                                    0.5155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                            -0.0098     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.3007 r
  library hold time                                                         0.0148     0.3155
  data required time                                                                   0.3155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3155
  data arrival time                                                                   -0.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1533   0.0000   0.2712 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0502   0.2144   0.4856 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  11.3129   0.0000   0.4856 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4856 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  11.3129           0.0000     0.4856 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.4856 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         11.3129              0.0000     0.4856 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.4856 f
  core/be/dispatch_pkt[227] (net)                      11.3129              0.0000     0.4856 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.4856 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      11.3129              0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  11.3129            0.0000     0.4856 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0502    0.0002 &   0.4857 f
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  clock reconvergence pessimism                                            -0.0024     0.2739
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.2739 r
  library hold time                                                         0.0114     0.2853
  data required time                                                                   0.2853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2853
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)   0.1696   0.0000   0.2825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)   0.0766   0.2326     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)     3  23.0249     0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (bsg_dff_width_p415_0)   0.0000     0.5150 f
  core/be/be_calculator/commit_pkt_o[66] (net)         23.0249              0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (bsg_dff_width_p415_0)   0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (net)  23.0249           0.0000     0.5150 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)   0.0766   0.0001 &   0.5152 f
  data arrival time                                                                    0.5152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3093     0.3093
  clock reconvergence pessimism                                            -0.0036     0.3056
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)          0.0000     0.3056 r
  library hold time                                                         0.0091     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.5152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2994     0.2994
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1904   0.0000   0.2994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0478   0.2159     0.5153 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  10.3015     0.0000     0.5153 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5153 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   10.3015              0.0000     0.5153 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5153 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  10.3015           0.0000     0.5153 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0478  -0.0007 &   0.5147 f
  data arrival time                                                                    0.5147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3092     0.3092
  clock reconvergence pessimism                                            -0.0097     0.2995
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.2995 r
  library hold time                                                         0.0147     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.5147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.1939   0.0000   0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0493   0.2172     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)     4  10.9593     0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (bsg_dff_width_p415_0)   0.0000     0.5159 f
  core/be/be_calculator/commit_pkt_o[99] (net)         10.9593              0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (bsg_dff_width_p415_0)   0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (net)  10.9593           0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/D (DFFX1)   0.0493   0.0001 &   0.5160 f
  data arrival time                                                                    0.5160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                            -0.0098     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0146     0.3155
  data required time                                                                   0.3155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3155
  data arrival time                                                                   -0.5160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1784   0.0000   0.2755 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0521   0.2178   0.4933 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  12.1637   0.0000   0.4933 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4933 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  12.1637           0.0000     0.4933 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.4933 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         12.1637              0.0000     0.4933 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.4933 f
  core/be/dispatch_pkt[218] (net)                      12.1637              0.0000     0.4933 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.4933 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      12.1637              0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  12.1637            0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0521   -0.0011 &   0.4922 f
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2811     0.2811
  clock reconvergence pessimism                                            -0.0024     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.2787 r
  library hold time                                                         0.0128     0.2916
  data required time                                                                   0.2916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2916
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0323   0.1924     0.4331 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.4358     0.0000     0.4331 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4331 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.4358              0.0000     0.4331 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4331 f
  core/be/wb_pkt[53] (net)                              3.4358              0.0000     0.4331 f
  core/be/icc_place65/INP (NBUFFX8)                               0.0323    0.0000 &   0.4331 f
  core/be/icc_place65/Z (NBUFFX8)                                 0.0427    0.0728 @   0.5058 f
  core/be/n142 (net)                            5      35.6422              0.0000     0.5058 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5058 f
  core/be/be_checker/wb_pkt_i[53] (net)                35.6422              0.0000     0.5058 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5058 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      35.6422              0.0000     0.5058 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5058 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  35.6422     0.0000     0.5058 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5058 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  35.6422   0.0000     0.5058 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0310  -0.0010 @   0.5048 f d 
  data arrival time                                                                    0.5048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2839     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)   0.1696   0.0000   0.2839 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/Q (DFFX1)   0.0590   0.2217     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_o[145] (net)     3  15.2459     0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_o[145] (bsg_dff_width_p415_0)   0.0000     0.5056 f
  core/be/be_calculator/commit_pkt_o[50] (net)         15.2459              0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_i[228] (bsg_dff_width_p415_0)   0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_i[228] (net)  15.2459           0.0000     0.5056 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/D (DFFX1)   0.0590  -0.0037 &   0.5020 f
  data arrival time                                                                    0.5020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  clock reconvergence pessimism                                            -0.0036     0.2903
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)          0.0000     0.2903 r
  library hold time                                                         0.0110     0.3013
  data required time                                                                   0.3013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3013
  data arrival time                                                                   -0.5020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1862   0.0000   0.2955 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0509   0.2177   0.5132 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2  11.6712   0.0000   0.5132 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5132 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)  11.6712            0.0000     0.5132 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.5132 f
  core/be/be_checker/dispatch_pkt_o[37] (net)          11.6712              0.0000     0.5132 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.5132 f
  core/be/dispatch_pkt[37] (net)                       11.6712              0.0000     0.5132 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.5132 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)       11.6712              0.0000     0.5132 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5132 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)  11.6712           0.0000     0.5132 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0509  -0.0011 &   0.5121 f
  data arrival time                                                                    0.5121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                            -0.0055     0.2976
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0137     0.3113
  data required time                                                                   0.3113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3113
  data arrival time                                                                   -0.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0327   0.1927     0.4333 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.5856     0.0000     0.4333 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4333 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.5856              0.0000     0.4333 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4333 f
  core/be/wb_pkt[57] (net)                              3.5856              0.0000     0.4333 f
  core/be/icc_place20/INP (NBUFFX8)                               0.0327    0.0000 &   0.4334 f
  core/be/icc_place20/Z (NBUFFX8)                                 0.0415    0.0717 @   0.5051 f
  core/be/n97 (net)                             5      31.6458              0.0000     0.5051 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5051 f
  core/be/be_checker/wb_pkt_i[57] (net)                31.6458              0.0000     0.5051 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5051 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.6458              0.0000     0.5051 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5051 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.6458     0.0000     0.5051 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5051 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.6458   0.0000     0.5051 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0301   0.0000 @   0.5051 f d 
  data arrival time                                                                    0.5051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1939   0.0000   0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0477   0.2161     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  10.2464     0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/commit_pkt_o[94] (net)         10.2464              0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  10.2464           0.0000     0.5149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0477   0.0001 &   0.5150 f
  data arrival time                                                                    0.5150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3087     0.3087
  clock reconvergence pessimism                                            -0.0098     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.2989 r
  library hold time                                                         0.0150     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.5150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0323   0.1924     0.4331 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.4358     0.0000     0.4331 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4331 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.4358              0.0000     0.4331 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4331 f
  core/be/wb_pkt[53] (net)                              3.4358              0.0000     0.4331 f
  core/be/icc_place65/INP (NBUFFX8)                               0.0323    0.0000 &   0.4331 f
  core/be/icc_place65/Z (NBUFFX8)                                 0.0427    0.0728 @   0.5058 f
  core/be/n142 (net)                            5      35.6422              0.0000     0.5058 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5058 f
  core/be/be_checker/wb_pkt_i[53] (net)                35.6422              0.0000     0.5058 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5058 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      35.6422              0.0000     0.5058 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5058 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  35.6422     0.0000     0.5058 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5058 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  35.6422   0.0000     0.5058 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0310  -0.0016 @   0.5042 f d 
  data arrival time                                                                    0.5042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1939   0.0000   0.2990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0512   0.2185     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  11.8050     0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.5176 f
  core/be/be_calculator/commit_pkt_o[97] (net)         11.8050              0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  11.8050           0.0000     0.5176 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0512   0.0002 &   0.5177 f
  data arrival time                                                                    0.5177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  clock reconvergence pessimism                                            -0.0098     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                         0.0142     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.5177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0327   0.1927     0.4333 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.5856     0.0000     0.4333 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4333 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.5856              0.0000     0.4333 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4333 f
  core/be/wb_pkt[57] (net)                              3.5856              0.0000     0.4333 f
  core/be/icc_place20/INP (NBUFFX8)                               0.0327    0.0000 &   0.4334 f
  core/be/icc_place20/Z (NBUFFX8)                                 0.0415    0.0717 @   0.5051 f
  core/be/n97 (net)                             5      31.6458              0.0000     0.5051 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5051 f
  core/be/be_checker/wb_pkt_i[57] (net)                31.6458              0.0000     0.5051 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5051 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.6458              0.0000     0.5051 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5051 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.6458     0.0000     0.5051 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5051 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.6458   0.0000     0.5051 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0302  -0.0006 @   0.5045 f d 
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1939   0.0000   0.2988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0491   0.2171     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  10.8446     0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.5159 f
  core/be/be_calculator/commit_pkt_o[100] (net)        10.8446              0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  10.8446           0.0000     0.5159 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0491  -0.0008 &   0.5151 f
  data arrival time                                                                    0.5151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                            -0.0098     0.2988
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.2988 r
  library hold time                                                         0.0147     0.3135
  data required time                                                                   0.3135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3135
  data arrival time                                                                   -0.5151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1754   0.0000   0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0486   0.2152     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  10.6125     0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/commit_pkt_o[88] (net)         10.6125              0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  10.6125           0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0486   0.0000 &   0.4998 f
  data arrival time                                                                    0.4998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                         0.0134     0.2981
  data required time                                                                   0.2981
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2981
  data arrival time                                                                   -0.4998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1533   0.0000   0.2712 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0508   0.2148   0.4860 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3  11.5758   0.0000   0.4860 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4860 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)  11.5758           0.0000     0.4860 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.4860 f
  core/be/be_checker/dispatch_pkt_o[232] (net)         11.5758              0.0000     0.4860 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.4860 f
  core/be/dispatch_pkt[228] (net)                      11.5758              0.0000     0.4860 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.4860 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)      11.5758              0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)  11.5758            0.0000     0.4860 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0508    0.0002 &   0.4862 f
  data arrival time                                                                    0.4862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  clock reconvergence pessimism                                            -0.0024     0.2732
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.2732 r
  library hold time                                                         0.0112     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1941   0.0000   0.3004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0611   0.2251     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  16.1565     0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.5254 f
  core/be/be_calculator/commit_pkt_o[24] (net)         16.1565              0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  16.1565           0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0611  -0.0101 &   0.5154 f
  data arrival time                                                                    0.5154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3114     0.3114
  clock reconvergence pessimism                                            -0.0098     0.3016
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3016 r
  library hold time                                                         0.0119     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.5154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0511   0.2170   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2  11.7363   0.0000   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)  11.7363            0.0000     0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[60] (net)          11.7363              0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.5128 f
  core/be/dispatch_pkt[60] (net)                       11.7363              0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)       11.7363              0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)  11.7363           0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0511   0.0001 &   0.5130 f
  data arrival time                                                                    0.5130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  clock reconvergence pessimism                                            -0.0055     0.2982
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.2982 r
  library hold time                                                         0.0130     0.3111
  data required time                                                                   0.3111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3111
  data arrival time                                                                   -0.5130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1526   0.0000   0.2714 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0513   0.2151   0.4865 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  11.8147   0.0000   0.4865 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4865 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  11.8147           0.0000     0.4865 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.4865 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         11.8147              0.0000     0.4865 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.4865 f
  core/be/dispatch_pkt[229] (net)                      11.8147              0.0000     0.4865 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.4865 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      11.8147              0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  11.8147            0.0000     0.4865 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0513    0.0003 &   0.4867 f
  data arrival time                                                                    0.4867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2762     0.2762
  clock reconvergence pessimism                                            -0.0024     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.2738 r
  library hold time                                                         0.0111     0.2849
  data required time                                                                   0.2849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2849
  data arrival time                                                                   -0.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1862   0.0000   0.2954 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0532   0.2192   0.5146 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2  12.6640   0.0000   0.5146 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5146 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)  12.6640            0.0000     0.5146 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.5146 f
  core/be/be_checker/dispatch_pkt_o[33] (net)          12.6640              0.0000     0.5146 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.5146 f
  core/be/dispatch_pkt[33] (net)                       12.6640              0.0000     0.5146 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.5146 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)       12.6640              0.0000     0.5146 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5146 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)  12.6640           0.0000     0.5146 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0532  -0.0021 &   0.5126 f
  data arrival time                                                                    0.5126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                            -0.0055     0.2975
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                         0.0131     0.3106
  data required time                                                                   0.3106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3106
  data arrival time                                                                   -0.5126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0867   0.0000   0.2408 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0335   0.1934     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.9350     0.0000     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.9350              0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4341 f
  core/be/wb_pkt[46] (net)                              3.9350              0.0000     0.4341 f
  core/be/icc_place72/INP (NBUFFX8)                               0.0335    0.0000 &   0.4342 f
  core/be/icc_place72/Z (NBUFFX8)                                 0.0448    0.0739 @   0.5081 f
  core/be/n149 (net)                            5      38.9430              0.0000     0.5081 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5081 f
  core/be/be_checker/wb_pkt_i[46] (net)                38.9430              0.0000     0.5081 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5081 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      38.9430              0.0000     0.5081 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5081 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  38.9430     0.0000     0.5081 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5081 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  38.9430   0.0000     0.5081 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0448  -0.0018 @   0.5062 f d 
  data arrival time                                                                    0.5062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2340     0.2340
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0926   0.0000   0.2340 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0338   0.1946     0.4286 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0962     0.0000     0.4286 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4286 f
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0962              0.0000     0.4286 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4286 f
  core/be/wb_pkt[42] (net)                              4.0962              0.0000     0.4286 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0338    0.0000 &   0.4286 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0457    0.0747 @   0.5034 f
  core/be/n155 (net)                            5      41.8482              0.0000     0.5034 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5034 f
  core/be/be_checker/wb_pkt_i[42] (net)                41.8482              0.0000     0.5034 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5034 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      41.8482              0.0000     0.5034 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5034 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  41.8482     0.0000     0.5034 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5034 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  41.8482   0.0000     0.5034 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0457   0.0029 @   0.5063 f d 
  data arrival time                                                                    0.5063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1383   0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0321    0.1807     0.4444 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.2966       0.0000     0.4444 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4444 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.2966              0.0000     0.4444 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4444 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.2966             0.0000     0.4444 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0321    0.0000 &   0.4444 r
  data arrival time                                                                    0.4444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  clock reconvergence pessimism                                            -0.0024     0.2666
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2666 r
  library hold time                                                        -0.0244     0.2422
  data required time                                                                   0.2422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2422
  data arrival time                                                                   -0.4444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)   0.1696   0.0000   0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/Q (DFFX1)   0.0771   0.2329     0.5158 f
  core/be/be_calculator/calc_stage_reg/data_o[148] (net)     3  23.2728     0.0000     0.5158 f
  core/be/be_calculator/calc_stage_reg/data_o[148] (bsg_dff_width_p415_0)   0.0000     0.5158 f
  core/be/be_calculator/commit_pkt_o[53] (net)         23.2728              0.0000     0.5158 f
  core/be/be_calculator/calc_stage_reg/data_i[231] (bsg_dff_width_p415_0)   0.0000     0.5158 f
  core/be/be_calculator/calc_stage_reg/data_i[231] (net)  23.2728           0.0000     0.5158 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/D (DFFX1)   0.0771   0.0011 &   0.5169 f
  data arrival time                                                                    0.5169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3093     0.3093
  clock reconvergence pessimism                                            -0.0036     0.3056
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)          0.0000     0.3056 r
  library hold time                                                         0.0090     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.5169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1904   0.0000   0.2993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0323   0.1850   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.3712   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.3712      0.0000     0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.3712   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0323   0.0000 &   0.4843 r
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0036     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3072 r
  library hold time                                                        -0.0254     0.2818
  data required time                                                                   0.2818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2818
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2340     0.2340
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0926   0.0000   0.2340 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0338   0.1946     0.4286 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0962     0.0000     0.4286 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4286 f
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0962              0.0000     0.4286 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4286 f
  core/be/wb_pkt[42] (net)                              4.0962              0.0000     0.4286 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0338    0.0000 &   0.4286 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0457    0.0747 @   0.5034 f
  core/be/n155 (net)                            5      41.8482              0.0000     0.5034 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5034 f
  core/be/be_checker/wb_pkt_i[42] (net)                41.8482              0.0000     0.5034 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5034 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      41.8482              0.0000     0.5034 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5034 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  41.8482     0.0000     0.5034 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5034 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  41.8482   0.0000     0.5034 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0457   0.0021 @   0.5055 f d 
  data arrival time                                                                    0.5055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1862   0.0000   0.2879 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0585   0.2228   0.5106 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2  15.0041   0.0000   0.5106 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5106 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)  15.0041            0.0000     0.5106 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5106 f
  core/be/be_checker/dispatch_pkt_o[51] (net)          15.0041              0.0000     0.5106 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5106 f
  core/be/dispatch_pkt[51] (net)                       15.0041              0.0000     0.5106 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5106 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)       15.0041              0.0000     0.5106 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5106 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)  15.0041           0.0000     0.5106 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0585  -0.0062 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  clock reconvergence pessimism                                            -0.0055     0.2898
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                         0.0119     0.3018
  data required time                                                                   0.3018
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3018
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0867   0.0000   0.2408 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0335   0.1934     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.9350     0.0000     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.9350              0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4341 f
  core/be/wb_pkt[46] (net)                              3.9350              0.0000     0.4341 f
  core/be/icc_place72/INP (NBUFFX8)                               0.0335    0.0000 &   0.4342 f
  core/be/icc_place72/Z (NBUFFX8)                                 0.0448    0.0739 @   0.5081 f
  core/be/n149 (net)                            5      38.9430              0.0000     0.5081 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5081 f
  core/be/be_checker/wb_pkt_i[46] (net)                38.9430              0.0000     0.5081 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5081 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      38.9430              0.0000     0.5081 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5081 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  38.9430     0.0000     0.5081 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5081 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  38.9430   0.0000     0.5081 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0448  -0.0024 @   0.5056 f d 
  data arrival time                                                                    0.5056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1696   0.0000   0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0521   0.1959     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   9.6650     0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.4795 r
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   9.6650            0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   9.6650           0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0521  -0.0028 &   0.4767 r
  data arrival time                                                                    0.4767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0036     0.3049
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3049 r
  library hold time                                                        -0.0310     0.2739
  data required time                                                                   0.2739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2739
  data arrival time                                                                   -0.4767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0350   0.1946     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.5743     0.0000     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[49] (net)              4.5743              0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4352 f
  core/be/wb_pkt[49] (net)                              4.5743              0.0000     0.4352 f
  core/be/icc_place75/INP (NBUFFX8)                               0.0350    0.0001 &   0.4352 f
  core/be/icc_place75/Z (NBUFFX8)                                 0.0418    0.0726 @   0.5079 f
  core/be/n152 (net)                            5      32.7043              0.0000     0.5079 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5079 f
  core/be/be_checker/wb_pkt_i[49] (net)                32.7043              0.0000     0.5079 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5079 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      32.7043              0.0000     0.5079 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5079 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  32.7043     0.0000     0.5079 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5079 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  32.7043   0.0000     0.5079 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0303  -0.0008 @   0.5071 f d 
  data arrival time                                                                    0.5071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1904   0.0000     0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0497    0.2172     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2  11.1180       0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.5165 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)   11.1180              0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)  11.1180            0.0000     0.5165 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0497    0.0001 &   0.5166 f
  data arrival time                                                                    0.5166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.2994 r
  library hold time                                                         0.0143     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.5166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1383    0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0329    0.1812     0.4450 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.5932        0.0000     0.4450 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4450 r
  core/be/be_calculator/exc_stage_r[9] (net)            2.5932              0.0000     0.4450 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4450 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.5932             0.0000     0.4450 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0329    0.0000 &   0.4450 r
  data arrival time                                                                    0.4450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                        -0.0247     0.2420
  data required time                                                                   0.2420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2420
  data arrival time                                                                   -0.4450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1526   0.0000    0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0318    0.1816     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.1836      0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4523 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.1836   0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.1836           0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0318   0.0000 &   0.4523 r
  data arrival time                                                                    0.4523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0246     0.2491
  data required time                                                                   0.2491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2491
  data arrival time                                                                   -0.4523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1526   0.0000   0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0318   0.1817     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.2078     0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4523 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.2078   0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.2078           0.0000     0.4523 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0318   0.0000 &   0.4523 r
  data arrival time                                                                    0.4523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0246     0.2491
  data required time                                                                   0.2491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2491
  data arrival time                                                                   -0.4523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2771     0.2771
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1674   0.0000   0.2771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0511   0.2162     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3  11.7137     0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.4933 f
  core/be/be_calculator/commit_pkt_o[38] (net)         11.7137              0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)  11.7137           0.0000     0.4933 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0511   0.0002 &   0.4934 f
  data arrival time                                                                    0.4934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                            -0.0092     0.2780
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.2780 r
  library hold time                                                         0.0122     0.2902
  data required time                                                                   0.2902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2902
  data arrival time                                                                   -0.4934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1532   0.0000   0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0319   0.1817     0.4528 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.2101     0.0000     0.4528 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4528 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.2101   0.0000     0.4528 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4528 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.2101           0.0000     0.4528 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0319   0.0000 &   0.4528 r
  data arrival time                                                                    0.4528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                        -0.0246     0.2496
  data required time                                                                   0.2496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2496
  data arrival time                                                                   -0.4528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1530   0.0000    0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0319    0.1817     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.2273      0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4529 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.2273              0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.2273           0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0319   0.0000 &   0.4529 r
  data arrival time                                                                    0.4529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                        -0.0246     0.2496
  data required time                                                                   0.2496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2496
  data arrival time                                                                   -0.4529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1784   0.0000   0.2755 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0538   0.2190   0.4945 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  12.9395   0.0000   0.4945 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4945 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  12.9395           0.0000     0.4945 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.4945 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         12.9395              0.0000     0.4945 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.4945 f
  core/be/dispatch_pkt[219] (net)                      12.9395              0.0000     0.4945 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.4945 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      12.9395              0.0000     0.4945 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.4945 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  12.9395            0.0000     0.4945 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0538    0.0001 &   0.4946 f
  data arrival time                                                                    0.4946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2812     0.2812
  clock reconvergence pessimism                                            -0.0024     0.2788
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.2788 r
  library hold time                                                         0.0124     0.2913
  data required time                                                                   0.2913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2913
  data arrival time                                                                   -0.4946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1526   0.0000   0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0322   0.1819     0.4525 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.3225     0.0000     0.4525 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.4525 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.3225    0.0000     0.4525 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.4525 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.3225           0.0000     0.4525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0322   0.0000 &   0.4525 r
  data arrival time                                                                    0.4525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0247     0.2490
  data required time                                                                   0.2490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2490
  data arrival time                                                                   -0.4525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1696   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0344    0.1847     0.4689 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   3.1343      0.0000     0.4689 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4689 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   3.1343              0.0000     0.4689 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4689 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   3.1343           0.0000     0.4689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0344   0.0000 &   0.4690 r
  data arrival time                                                                    0.4690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0036     0.2912
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2912 r
  library hold time                                                        -0.0257     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1939   0.0000   0.2990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0522   0.2192     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  12.2242     0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.5182 f
  core/be/be_calculator/commit_pkt_o[101] (net)        12.2242              0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  12.2242           0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0522   0.0002 &   0.5184 f
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3107     0.3107
  clock reconvergence pessimism                                            -0.0098     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.3009 r
  library hold time                                                         0.0140     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)   0.1696   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/Q (DFFX1)   0.0858   0.2381     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (net)     3  27.0713     0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (bsg_dff_width_p415_0)   0.0000     0.5210 f
  core/be/be_calculator/commit_pkt_o[60] (net)         27.0713              0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (bsg_dff_width_p415_0)   0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (net)  27.0713           0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/D (DFFX1)   0.0858  -0.0051 &   0.5159 f
  data arrival time                                                                    0.5159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0036     0.3049
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)          0.0000     0.3049 r
  library hold time                                                         0.0075     0.3124
  data required time                                                                   0.3124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3124
  data arrival time                                                                   -0.5159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1531   0.0000    0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0322    0.1820     0.4530 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.3480      0.0000     0.4530 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.4530 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.3480   0.0000     0.4530 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.4530 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.3480           0.0000     0.4530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0322   0.0000 &   0.4531 r
  data arrival time                                                                    0.4531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                        -0.0247     0.2495
  data required time                                                                   0.2495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2495
  data arrival time                                                                   -0.4531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0330   0.1930     0.4336 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.7373     0.0000     0.4336 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4336 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.7373              0.0000     0.4336 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4336 f
  core/be/wb_pkt[50] (net)                              3.7373              0.0000     0.4336 f
  core/be/icc_place55/INP (NBUFFX8)                               0.0330    0.0000 &   0.4337 f
  core/be/icc_place55/Z (NBUFFX8)                                 0.0423    0.0723 @   0.5060 f
  core/be/n132 (net)                            5      33.5157              0.0000     0.5060 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5060 f
  core/be/be_checker/wb_pkt_i[50] (net)                33.5157              0.0000     0.5060 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5060 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      33.5157              0.0000     0.5060 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5060 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  33.5157     0.0000     0.5060 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5060 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  33.5157   0.0000     0.5060 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0307   0.0017 @   0.5077 f d 
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0867   0.0000   0.2406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0350   0.1946     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.5743     0.0000     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[49] (net)              4.5743              0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4352 f
  core/be/wb_pkt[49] (net)                              4.5743              0.0000     0.4352 f
  core/be/icc_place75/INP (NBUFFX8)                               0.0350    0.0001 &   0.4352 f
  core/be/icc_place75/Z (NBUFFX8)                                 0.0418    0.0726 @   0.5079 f
  core/be/n152 (net)                            5      32.7043              0.0000     0.5079 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5079 f
  core/be/be_checker/wb_pkt_i[49] (net)                32.7043              0.0000     0.5079 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5079 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      32.7043              0.0000     0.5079 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5079 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  32.7043     0.0000     0.5079 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5079 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  32.7043   0.0000     0.5079 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0304  -0.0013 @   0.5066 f d 
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1903   0.0000   0.2969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0624   0.2256     0.5225 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1  16.7523     0.0000     0.5225 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5225 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)  16.7523   0.0000     0.5225 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5225 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)  16.7523           0.0000     0.5225 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0624  -0.0005 &   0.5219 f
  data arrival time                                                                    0.5219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3100     0.3100
  clock reconvergence pessimism                                            -0.0036     0.3064
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3064 r
  library hold time                                                         0.0116     0.3180
  data required time                                                                   0.3180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3180
  data arrival time                                                                   -0.5219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1530   0.0000   0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0327   0.1823     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.5079     0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4529 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.5079          0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.5079           0.0000     0.4529 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0327   0.0000 &   0.4529 r
  data arrival time                                                                    0.4529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0248     0.2489
  data required time                                                                   0.2489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2489
  data arrival time                                                                   -0.4529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1862   0.0000   0.2879 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0548   0.2203   0.5082 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2  13.3933   0.0000   0.5082 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5082 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)  13.3933            0.0000     0.5082 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5082 f
  core/be/be_checker/dispatch_pkt_o[47] (net)          13.3933              0.0000     0.5082 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5082 f
  core/be/dispatch_pkt[47] (net)                       13.3933              0.0000     0.5082 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5082 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)       13.3933              0.0000     0.5082 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5082 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)  13.3933           0.0000     0.5082 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0548  -0.0016 &   0.5066 f
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  clock reconvergence pessimism                                            -0.0055     0.2898
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                         0.0128     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)   0.1941   0.0000   0.3004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/Q (DFFX1)   0.0596   0.2241     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (net)     3  15.5004     0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (bsg_dff_width_p415_0)   0.0000     0.5245 f
  core/be/be_calculator/commit_pkt_o[26] (net)         15.5004              0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (bsg_dff_width_p415_0)   0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (net)  15.5004           0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/D (DFFX1)   0.0596  -0.0065 &   0.5181 f
  data arrival time                                                                    0.5181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3115     0.3115
  clock reconvergence pessimism                                            -0.0098     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                         0.0123     0.3140
  data required time                                                                   0.3140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3140
  data arrival time                                                                   -0.5181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1531   0.0000    0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0330    0.1824     0.4531 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.6118      0.0000     0.4531 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4531 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.6118   0.0000     0.4531 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4531 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.6118           0.0000     0.4531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0330   0.0000 &   0.4532 r
  data arrival time                                                                    0.4532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  clock reconvergence pessimism                                            -0.0024     0.2739
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.2739 r
  library hold time                                                        -0.0249     0.2490
  data required time                                                                   0.2490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2490
  data arrival time                                                                   -0.4532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0330   0.1930     0.4336 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.7373     0.0000     0.4336 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4336 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.7373              0.0000     0.4336 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4336 f
  core/be/wb_pkt[50] (net)                              3.7373              0.0000     0.4336 f
  core/be/icc_place55/INP (NBUFFX8)                               0.0330    0.0000 &   0.4337 f
  core/be/icc_place55/Z (NBUFFX8)                                 0.0423    0.0723 @   0.5060 f
  core/be/n132 (net)                            5      33.5157              0.0000     0.5060 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5060 f
  core/be/be_checker/wb_pkt_i[50] (net)                33.5157              0.0000     0.5060 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5060 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      33.5157              0.0000     0.5060 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5060 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  33.5157     0.0000     0.5060 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5060 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  33.5157   0.0000     0.5060 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0308   0.0011 @   0.5071 f d 
  data arrival time                                                                    0.5071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1383   0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0341    0.1820     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.0372       0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4458 r
  core/be/be_calculator/exc_stage_r[12] (net)           3.0372              0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.0372             0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0341    0.0000 &   0.4458 r
  data arrival time                                                                    0.4458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                        -0.0251     0.2416
  data required time                                                                   0.2416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2416
  data arrival time                                                                   -0.4458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1904   0.0000   0.2993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0342   0.1862   0.4856 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   3.0408   0.0000   0.4856 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.4856 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   3.0408      0.0000     0.4856 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.4856 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   3.0408   0.0000   0.4856 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0342   0.0000 &   0.4856 r
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                            -0.0036     0.3072
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3072 r
  library hold time                                                        -0.0259     0.2813
  data required time                                                                   0.2813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2813
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1529   0.0000   0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0330   0.1825     0.4536 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.6325     0.0000     0.4536 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4536 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.6325              0.0000     0.4536 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4536 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.6325           0.0000     0.4536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0330   0.0000 &   0.4536 r
  data arrival time                                                                    0.4536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2742 r
  library hold time                                                        -0.0249     0.2493
  data required time                                                                   0.2493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2493
  data arrival time                                                                   -0.4536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2443     0.2443
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0867   0.0000   0.2443 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0335   0.1934     0.4376 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.9337     0.0000     0.4376 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4376 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.9337              0.0000     0.4376 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4376 f
  core/be/wb_pkt[55] (net)                              3.9337              0.0000     0.4376 f
  core/be/icc_place23/INP (NBUFFX8)                               0.0335    0.0000 &   0.4377 f
  core/be/icc_place23/Z (NBUFFX8)                                 0.0438    0.0738 @   0.5115 f
  core/be/n100 (net)                            5      38.2516              0.0000     0.5115 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5115 f
  core/be/be_checker/wb_pkt_i[55] (net)                38.2516              0.0000     0.5115 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5115 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      38.2516              0.0000     0.5115 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5115 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  38.2516     0.0000     0.5115 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5115 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  38.2516   0.0000     0.5115 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0438  -0.0031 @   0.5084 f d 
  data arrival time                                                                    0.5084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2637     0.2637
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1383   0.0000     0.2637 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0342    0.1821     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   3.0688       0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4458 r
  core/be/be_calculator/exc_stage_r[13] (net)           3.0688              0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   3.0688             0.0000     0.4458 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0342    0.0000 &   0.4459 r
  data arrival time                                                                    0.4459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  clock reconvergence pessimism                                            -0.0024     0.2666
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2666 r
  library hold time                                                        -0.0251     0.2415
  data required time                                                                   0.2415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2415
  data arrival time                                                                   -0.4459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.1754   0.0000   0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0524   0.2178     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (net)     4  12.3226     0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (bsg_dff_width_p415_0)   0.0000     0.5024 f
  core/be/be_calculator/commit_pkt_o[82] (net)         12.3226              0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (bsg_dff_width_p415_0)   0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (net)  12.3226           0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/D (DFFX1)   0.0524  -0.0009 &   0.5016 f
  data arrival time                                                                    0.5016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                         0.0125     0.2972
  data required time                                                                   0.2972
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2972
  data arrival time                                                                   -0.5016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1751    0.0000     0.2690 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0337    0.1847     0.4537 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.8603        0.0000     0.4537 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4537 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.8603              0.0000     0.4537 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4537 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.8603              0.0000     0.4537 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0337   -0.0012 &   0.4524 r
  data arrival time                                                                    0.4524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  clock reconvergence pessimism                                            -0.0024     0.2735
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2735 r
  library hold time                                                        -0.0255     0.2481
  data required time                                                                   0.2481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2481
  data arrival time                                                                   -0.4524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0341   0.1938     0.4346 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.1930     0.0000     0.4346 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4346 f
  core/be/be_calculator/wb_pkt_o[59] (net)              4.1930              0.0000     0.4346 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4346 f
  core/be/wb_pkt[59] (net)                              4.1930              0.0000     0.4346 f
  core/be/icc_place27/INP (NBUFFX8)                               0.0341    0.0000 &   0.4346 f
  core/be/icc_place27/Z (NBUFFX8)                                 0.0436    0.0736 @   0.5082 f
  core/be/n104 (net)                            5      36.9027              0.0000     0.5082 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5082 f
  core/be/be_checker/wb_pkt_i[59] (net)                36.9027              0.0000     0.5082 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5082 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      36.9027              0.0000     0.5082 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5082 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  36.9027     0.0000     0.5082 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5082 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  36.9027   0.0000     0.5082 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0436   0.0003 @   0.5085 f d 
  data arrival time                                                                    0.5085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)   0.1754   0.0000   0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)   0.0513   0.2170     0.5012 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)     3  11.8327     0.0000     0.5012 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (bsg_dff_width_p415_0)   0.0000     0.5012 f
  core/be/be_calculator/commit_pkt_o[36] (net)         11.8327              0.0000     0.5012 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (bsg_dff_width_p415_0)   0.0000     0.5012 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (net)  11.8327           0.0000     0.5012 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)   0.0513  -0.0011 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                         0.0128     0.2957
  data required time                                                                   0.2957
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2957
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1672   0.0000   0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0540   0.2181     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  13.0017     0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.4940 f
  core/be/be_calculator/commit_pkt_o[74] (net)         13.0017              0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  13.0017           0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0540   0.0001 &   0.4941 f
  data arrival time                                                                    0.4941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2871     0.2871
  clock reconvergence pessimism                                            -0.0092     0.2779
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.2779 r
  library hold time                                                         0.0115     0.2895
  data required time                                                                   0.2895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2895
  data arrival time                                                                   -0.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1862   0.0000   0.2879 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0536   0.2195   0.5074 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2  12.8481   0.0000   0.5074 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5074 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)  12.8481            0.0000     0.5074 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5074 f
  core/be/be_checker/dispatch_pkt_o[55] (net)          12.8481              0.0000     0.5074 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5074 f
  core/be/dispatch_pkt[55] (net)                       12.8481              0.0000     0.5074 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5074 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)       12.8481              0.0000     0.5074 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5074 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)  12.8481           0.0000     0.5074 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0536   0.0001 &   0.5075 f
  data arrival time                                                                    0.5075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2952     0.2952
  clock reconvergence pessimism                                            -0.0055     0.2898
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                         0.0131     0.3028
  data required time                                                                   0.3028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3028
  data arrival time                                                                   -0.5075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1753   0.0000   0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0517   0.2173     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4  11.9824     0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.5002 f
  core/be/be_calculator/commit_pkt_o[75] (net)         11.9824              0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)  11.9824           0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0517   0.0001 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0094     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.2828 r
  library hold time                                                         0.0127     0.2955
  data required time                                                                   0.2955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2955
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2443     0.2443
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0867   0.0000   0.2443 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0335   0.1934     0.4376 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.9337     0.0000     0.4376 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4376 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.9337              0.0000     0.4376 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4376 f
  core/be/wb_pkt[55] (net)                              3.9337              0.0000     0.4376 f
  core/be/icc_place23/INP (NBUFFX8)                               0.0335    0.0000 &   0.4377 f
  core/be/icc_place23/Z (NBUFFX8)                                 0.0438    0.0738 @   0.5115 f
  core/be/n100 (net)                            5      38.2516              0.0000     0.5115 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5115 f
  core/be/be_checker/wb_pkt_i[55] (net)                38.2516              0.0000     0.5115 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5115 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      38.2516              0.0000     0.5115 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5115 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  38.2516     0.0000     0.5115 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5115 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  38.2516   0.0000     0.5115 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0438  -0.0038 @   0.5077 f d 
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1526   0.0000   0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0336   0.1828     0.4535 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.8421     0.0000     0.4535 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4535 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.8421    0.0000     0.4535 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4535 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.8421           0.0000     0.4535 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0336   0.0000 &   0.4535 r
  data arrival time                                                                    0.4535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.2738 r
  library hold time                                                        -0.0251     0.2487
  data required time                                                                   0.2487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2487
  data arrival time                                                                   -0.4535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0345   0.1942     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.3681     0.0000     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[52] (net)              4.3681              0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4352 f
  core/be/wb_pkt[52] (net)                              4.3681              0.0000     0.4352 f
  core/be/icc_place26/INP (NBUFFX8)                               0.0345    0.0001 &   0.4352 f
  core/be/icc_place26/Z (NBUFFX8)                                 0.0420    0.0731 @   0.5083 f
  core/be/n103 (net)                            5      34.3775              0.0000     0.5083 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5083 f
  core/be/be_checker/wb_pkt_i[52] (net)                34.3775              0.0000     0.5083 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5083 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.3775              0.0000     0.5083 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5083 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.3775     0.0000     0.5083 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5083 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.3775   0.0000     0.5083 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0304   0.0008 @   0.5091 f d 
  data arrival time                                                                    0.5091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2750     0.2750
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1783   0.0000    0.2750 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0320    0.1838     0.4589 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.2528      0.0000     0.4589 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.4589 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.2528              0.0000     0.4589 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.4589 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.2528            0.0000     0.4589 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0320    0.0000 &   0.4589 r
  data arrival time                                                                    0.4589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.2789 r
  library hold time                                                        -0.0250     0.2538
  data required time                                                                   0.2538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2538
  data arrival time                                                                   -0.4589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2881     0.2881
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1862   0.0000   0.2881 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0550   0.2204   0.5085 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2  13.4673   0.0000   0.5085 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)  13.4673            0.0000     0.5085 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5085 f
  core/be/be_checker/dispatch_pkt_o[61] (net)          13.4673              0.0000     0.5085 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5085 f
  core/be/dispatch_pkt[61] (net)                       13.4673              0.0000     0.5085 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5085 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)       13.4673              0.0000     0.5085 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5085 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)  13.4673           0.0000     0.5085 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0550  -0.0008 &   0.5078 f
  data arrival time                                                                    0.5078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  clock reconvergence pessimism                                            -0.0055     0.2899
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.2899 r
  library hold time                                                         0.0127     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.5078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0341   0.1938     0.4346 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   4.1930     0.0000     0.4346 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4346 f
  core/be/be_calculator/wb_pkt_o[59] (net)              4.1930              0.0000     0.4346 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4346 f
  core/be/wb_pkt[59] (net)                              4.1930              0.0000     0.4346 f
  core/be/icc_place27/INP (NBUFFX8)                               0.0341    0.0000 &   0.4346 f
  core/be/icc_place27/Z (NBUFFX8)                                 0.0436    0.0736 @   0.5082 f
  core/be/n104 (net)                            5      36.9027              0.0000     0.5082 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5082 f
  core/be/be_checker/wb_pkt_i[59] (net)                36.9027              0.0000     0.5082 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5082 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      36.9027              0.0000     0.5082 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5082 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  36.9027     0.0000     0.5082 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5082 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  36.9027   0.0000     0.5082 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0436  -0.0002 @   0.5080 f d 
  data arrival time                                                                    0.5080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)   0.1696   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/Q (DFFX1)   0.0835   0.2371 @   0.5199 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (net)     3  26.4141     0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (bsg_dff_width_p415_0)   0.0000     0.5199 f
  core/be/be_calculator/commit_pkt_o[64] (net)         26.4141              0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (bsg_dff_width_p415_0)   0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (net)  26.4141           0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/D (DFFX1)   0.0836   0.0000 @   0.5199 f
  data arrival time                                                                    0.5199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                            -0.0036     0.3068
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)          0.0000     0.3068 r
  library hold time                                                         0.0079     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.5199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0785   0.2086   0.4797 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2  19.7057   0.0000   0.4797 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4797 r
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)  19.7057             0.0000     0.4797 r
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.4797 r
  core/be/be_checker/dispatch_pkt_o[2] (net)           19.7057              0.0000     0.4797 r
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.4797 r
  core/be/dispatch_pkt[2] (net)                        19.7057              0.0000     0.4797 r
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.4797 r
  core/be/be_calculator/dispatch_pkt_i[2] (net)        19.7057              0.0000     0.4797 r
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.4797 r
  core/be/be_calculator/reservation_reg/data_i[2] (net)  19.7057            0.0000     0.4797 r
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0785   -0.0072 &   0.4725 r
  data arrival time                                                                    0.4725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                             0.0000     0.3044
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.3044 r
  library hold time                                                        -0.0372     0.2672
  data required time                                                                   0.2672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2672
  data arrival time                                                                   -0.4725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0353   0.1948     0.4358 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.6991     0.0000     0.4358 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4358 f
  core/be/be_calculator/wb_pkt_o[48] (net)              4.6991              0.0000     0.4358 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4358 f
  core/be/wb_pkt[48] (net)                              4.6991              0.0000     0.4358 f
  core/be/icc_place70/INP (NBUFFX8)                               0.0353    0.0001 &   0.4359 f
  core/be/icc_place70/Z (NBUFFX8)                                 0.0437    0.0736 @   0.5095 f
  core/be/n147 (net)                            5      36.8330              0.0000     0.5095 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5095 f
  core/be/be_checker/wb_pkt_i[48] (net)                36.8330              0.0000     0.5095 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5095 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      36.8330              0.0000     0.5095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  36.8330     0.0000     0.5095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  36.8330   0.0000     0.5095 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0318  -0.0001 @   0.5094 f d 
  data arrival time                                                                    0.5094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1526   0.0000   0.2708 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0342   0.1832     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.0650     0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4541 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.0650   0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.0650           0.0000     0.4541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0342   0.0000 &   0.4541 r
  data arrival time                                                                    0.4541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2765     0.2765
  clock reconvergence pessimism                                            -0.0024     0.2741
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.2741 r
  library hold time                                                        -0.0253     0.2488
  data required time                                                                   0.2488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2488
  data arrival time                                                                   -0.4541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2706     0.2706
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1526   0.0000    0.2706 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0341    0.1832     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.0270      0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.4538 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.0270    0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.0270           0.0000     0.4538 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0341   0.0000 &   0.4538 r
  data arrival time                                                                    0.4538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0253     0.2484
  data required time                                                                   0.2484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2484
  data arrival time                                                                   -0.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.1903   0.0000   0.2980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0647   0.2270   0.5250 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2  17.7588   0.0000   0.5250 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5250 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)  17.7588             0.0000     0.5250 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_02_0)     0.0000     0.5250 f
  core/be/be_checker/dispatch_pkt_o[3] (net)           17.7588              0.0000     0.5250 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_02_0)             0.0000     0.5250 f
  core/be/dispatch_pkt[3] (net)                        17.7588              0.0000     0.5250 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_02_0)       0.0000     0.5250 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)        17.7588              0.0000     0.5250 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.5250 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)  17.7588            0.0000     0.5250 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0647   -0.0057 &   0.5193 f
  data arrival time                                                                    0.5193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3043     0.3043
  clock reconvergence pessimism                                            -0.0011     0.3033
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.3033 r
  library hold time                                                         0.0105     0.3138
  data required time                                                                   0.3138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3138
  data arrival time                                                                   -0.5193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0335   0.1934     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.9347     0.0000     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.9347              0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4341 f
  core/be/wb_pkt[56] (net)                              3.9347              0.0000     0.4341 f
  core/be/icc_place21/INP (NBUFFX8)                               0.0335    0.0000 &   0.4341 f
  core/be/icc_place21/Z (NBUFFX8)                                 0.0449    0.0744 @   0.5085 f
  core/be/n98 (net)                             5      40.4577              0.0000     0.5085 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5085 f
  core/be/be_checker/wb_pkt_i[56] (net)                40.4577              0.0000     0.5085 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5085 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      40.4577              0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  40.4577     0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  40.4577   0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0449   0.0013 @   0.5098 f d 
  data arrival time                                                                    0.5098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0867   0.0000   0.2461 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0322   0.1923     0.4384 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.3913     0.0000     0.4384 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4384 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.3913              0.0000     0.4384 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4384 f
  core/be/wb_pkt[61] (net)                              3.3913              0.0000     0.4384 f
  core/be/icc_place67/INP (NBUFFX8)                               0.0322    0.0000 &   0.4385 f
  core/be/icc_place67/Z (NBUFFX8)                                 0.0421    0.0724 @   0.5108 f
  core/be/n144 (net)                            5      34.1942              0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[61] (net)                34.1942              0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.1942              0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.1942     0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.1942   0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0305  -0.0011 @   0.5098 f d 
  data arrival time                                                                    0.5098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2764     0.2764
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_72_/CLK (DFFX1)   0.1784   0.0000   0.2764 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_72_/Q (DFFX1)   0.0943   0.2436   0.5200 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[72] (net)    10  30.7241   0.0000   0.5200 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[72] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5200 f
  core/be/be_checker/scheduler/dispatch_pkt_o[224] (net)  30.7241           0.0000     0.5200 f
  core/be/be_checker/scheduler/dispatch_pkt_o[224] (bp_be_scheduler_02_0)   0.0000     0.5200 f
  core/be/be_checker/dispatch_pkt_o[224] (net)         30.7241              0.0000     0.5200 f
  core/be/be_checker/dispatch_pkt_o[224] (bp_be_checker_top_02_0)           0.0000     0.5200 f
  core/be/dispatch_pkt[220] (net)                      30.7241              0.0000     0.5200 f
  core/be/be_calculator/dispatch_pkt_i[224] (bp_be_calculator_top_02_0)     0.0000     0.5200 f
  core/be/be_calculator/dispatch_pkt_i[224] (net)      30.7241              0.0000     0.5200 f
  core/be/be_calculator/calc_stage_reg/data_i[14] (bsg_dff_width_p415_0)    0.0000     0.5200 f
  core/be/be_calculator/calc_stage_reg/data_i[14] (net)  30.7241            0.0000     0.5200 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/D (DFFX1)   0.0943    0.0004 &   0.5203 f
  data arrival time                                                                    0.5203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                             0.0000     0.3089
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)           0.0000     0.3089 r
  library hold time                                                         0.0058     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.5203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0345   0.1942     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.3681     0.0000     0.4352 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[52] (net)              4.3681              0.0000     0.4352 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4352 f
  core/be/wb_pkt[52] (net)                              4.3681              0.0000     0.4352 f
  core/be/icc_place26/INP (NBUFFX8)                               0.0345    0.0001 &   0.4352 f
  core/be/icc_place26/Z (NBUFFX8)                                 0.0420    0.0731 @   0.5083 f
  core/be/n103 (net)                            5      34.3775              0.0000     0.5083 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5083 f
  core/be/be_checker/wb_pkt_i[52] (net)                34.3775              0.0000     0.5083 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5083 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.3775              0.0000     0.5083 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5083 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.3775     0.0000     0.5083 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5083 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.3775   0.0000     0.5083 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0305   0.0003 @   0.5086 f d 
  data arrival time                                                                    0.5086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2466     0.2466
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0867   0.0000   0.2466 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0336   0.1935     0.4400 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   4.0064     0.0000     0.4400 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4400 f
  core/be/be_calculator/wb_pkt_o[63] (net)              4.0064              0.0000     0.4400 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4400 f
  core/be/wb_pkt[63] (net)                              4.0064              0.0000     0.4400 f
  core/be/icc_place68/INP (NBUFFX8)                               0.0336   -0.0007 &   0.4394 f
  core/be/icc_place68/Z (NBUFFX8)                                 0.0421    0.0725 @   0.5119 f
  core/be/n145 (net)                            5      33.4224              0.0000     0.5119 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5119 f
  core/be/be_checker/wb_pkt_i[63] (net)                33.4224              0.0000     0.5119 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5119 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.4224              0.0000     0.5119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.4224     0.0000     0.5119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.4224   0.0000     0.5119 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0306  -0.0032 @   0.5086 f d 
  data arrival time                                                                    0.5086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1754   0.0000   0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0487   0.2152     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3  10.6468     0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/commit_pkt_o[44] (net)         10.6468              0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)  10.6468           0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0487   0.0002 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  clock reconvergence pessimism                                            -0.0036     0.2817
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.2817 r
  library hold time                                                         0.0128     0.2944
  data required time                                                                   0.2944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2944
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_83_/CLK (DFFX1)   0.1784   0.0000   0.2767 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_83_/Q (DFFX1)   0.0919   0.2423   0.5190 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[83] (net)    10  29.7101   0.0000   0.5190 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[83] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5190 f
  core/be/be_checker/scheduler/dispatch_pkt_o[235] (net)  29.7101           0.0000     0.5190 f
  core/be/be_checker/scheduler/dispatch_pkt_o[235] (bp_be_scheduler_02_0)   0.0000     0.5190 f
  core/be/be_checker/dispatch_pkt_o[235] (net)         29.7101              0.0000     0.5190 f
  core/be/be_checker/dispatch_pkt_o[235] (bp_be_checker_top_02_0)           0.0000     0.5190 f
  core/be/dispatch_pkt[231] (net)                      29.7101              0.0000     0.5190 f
  core/be/be_calculator/dispatch_pkt_i[235] (bp_be_calculator_top_02_0)     0.0000     0.5190 f
  core/be/be_calculator/dispatch_pkt_i[235] (net)      29.7101              0.0000     0.5190 f
  core/be/be_calculator/calc_stage_reg/data_i[25] (bsg_dff_width_p415_0)    0.0000     0.5190 f
  core/be/be_calculator/calc_stage_reg/data_i[25] (net)  29.7101            0.0000     0.5190 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/D (DFFX1)   0.0919    0.0007 &   0.5197 f
  data arrival time                                                                    0.5197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  clock reconvergence pessimism                                             0.0000     0.3077
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)           0.0000     0.3077 r
  library hold time                                                         0.0062     0.3138
  data required time                                                                   0.3138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3138
  data arrival time                                                                   -0.5197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1751    0.0000     0.2704 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0325    0.1839     0.4543 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.4232        0.0000     0.4543 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4543 r
  core/be/be_calculator/exc_stage_r[3] (net)            2.4232              0.0000     0.4543 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4543 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.4232              0.0000     0.4543 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0325    0.0000 &   0.4543 r
  data arrival time                                                                    0.4543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  clock reconvergence pessimism                                            -0.0024     0.2735
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2735 r
  library hold time                                                        -0.0251     0.2484
  data required time                                                                   0.2484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2484
  data arrival time                                                                   -0.4543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1531   0.0000   0.2711 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0734   0.2061   0.4771 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  17.7827   0.0000   0.4771 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4771 r
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  17.7827             0.0000     0.4771 r
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.4771 r
  core/be/be_checker/dispatch_pkt_o[1] (net)           17.7827              0.0000     0.4771 r
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.4771 r
  core/be/dispatch_pkt[1] (net)                        17.7827              0.0000     0.4771 r
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.4771 r
  core/be/be_calculator/dispatch_pkt_i[1] (net)        17.7827              0.0000     0.4771 r
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.4771 r
  core/be/be_calculator/reservation_reg/data_i[1] (net)  17.7827            0.0000     0.4771 r
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0734   -0.0030 &   0.4742 r
  data arrival time                                                                    0.4742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                             0.0000     0.3044
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3044 r
  library hold time                                                        -0.0362     0.2682
  data required time                                                                   0.2682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2682
  data arrival time                                                                   -0.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0867   0.0000   0.2410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0353   0.1948     0.4358 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.6991     0.0000     0.4358 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4358 f
  core/be/be_calculator/wb_pkt_o[48] (net)              4.6991              0.0000     0.4358 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4358 f
  core/be/wb_pkt[48] (net)                              4.6991              0.0000     0.4358 f
  core/be/icc_place70/INP (NBUFFX8)                               0.0353    0.0001 &   0.4359 f
  core/be/icc_place70/Z (NBUFFX8)                                 0.0437    0.0736 @   0.5095 f
  core/be/n147 (net)                            5      36.8330              0.0000     0.5095 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5095 f
  core/be/be_checker/wb_pkt_i[48] (net)                36.8330              0.0000     0.5095 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5095 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      36.8330              0.0000     0.5095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5095 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  36.8330     0.0000     0.5095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5095 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  36.8330   0.0000     0.5095 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0319  -0.0005 @   0.5090 f d 
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2992     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1904   0.0000    0.2992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0415    0.2117     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   7.5036      0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5109 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   7.5036            0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   7.5036           0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0415  -0.0007 &   0.5102 f
  data arrival time                                                                    0.5102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  clock reconvergence pessimism                                            -0.0036     0.2894
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.2894 r
  library hold time                                                         0.0146     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)   0.1754   0.0000   0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/Q (DFFX1)   0.0569   0.2208     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (net)     3  14.2933     0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (bsg_dff_width_p415_0)   0.0000     0.5062 f
  core/be/be_calculator/commit_pkt_o[52] (net)         14.2933              0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (bsg_dff_width_p415_0)   0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (net)  14.2933           0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/D (DFFX1)   0.0569  -0.0038 &   0.5024 f
  data arrival time                                                                    0.5024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                         0.0115     0.2962
  data required time                                                                   0.2962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2962
  data arrival time                                                                   -0.5024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2466     0.2466
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0867   0.0000   0.2466 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0336   0.1935     0.4400 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   4.0064     0.0000     0.4400 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4400 f
  core/be/be_calculator/wb_pkt_o[63] (net)              4.0064              0.0000     0.4400 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4400 f
  core/be/wb_pkt[63] (net)                              4.0064              0.0000     0.4400 f
  core/be/icc_place68/INP (NBUFFX8)                               0.0336   -0.0007 &   0.4394 f
  core/be/icc_place68/Z (NBUFFX8)                                 0.0421    0.0725 @   0.5119 f
  core/be/n145 (net)                            5      33.4224              0.0000     0.5119 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5119 f
  core/be/be_checker/wb_pkt_i[63] (net)                33.4224              0.0000     0.5119 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5119 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.4224              0.0000     0.5119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.4224     0.0000     0.5119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.4224   0.0000     0.5119 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0306  -0.0015 @   0.5103 f d 
  data arrival time                                                                    0.5103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0867   0.0000   0.2407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0335   0.1934     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.9347     0.0000     0.4341 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.9347              0.0000     0.4341 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4341 f
  core/be/wb_pkt[56] (net)                              3.9347              0.0000     0.4341 f
  core/be/icc_place21/INP (NBUFFX8)                               0.0335    0.0000 &   0.4341 f
  core/be/icc_place21/Z (NBUFFX8)                                 0.0449    0.0744 @   0.5085 f
  core/be/n98 (net)                             5      40.4577              0.0000     0.5085 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5085 f
  core/be/be_checker/wb_pkt_i[56] (net)                40.4577              0.0000     0.5085 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5085 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      40.4577              0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  40.4577     0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5085 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  40.4577   0.0000     0.5085 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0449   0.0007 @   0.5091 f d 
  data arrival time                                                                    0.5091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1772   0.0000   0.2958 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0511   0.2170   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2  11.7242   0.0000   0.5128 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)  11.7242            0.0000     0.5128 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[44] (net)          11.7242              0.0000     0.5128 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5128 f
  core/be/dispatch_pkt[44] (net)                       11.7242              0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5128 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)       11.7242              0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)  11.7242           0.0000     0.5128 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0511  -0.0032 &   0.5096 f
  data arrival time                                                                    0.5096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2952     0.2952
  clock reconvergence pessimism                                            -0.0055     0.2898
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                         0.0136     0.3034
  data required time                                                                   0.3034
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3034
  data arrival time                                                                   -0.5096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1791   0.0000    0.2755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0328    0.1844     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.5398      0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.4599 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.5398    0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.5398           0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0328   0.0000 &   0.4599 r
  data arrival time                                                                    0.4599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.2789 r
  library hold time                                                        -0.0253     0.2536
  data required time                                                                   0.2536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2536
  data arrival time                                                                   -0.4599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1526   0.0000    0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0352    0.1839     0.4546 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.4311      0.0000     0.4546 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.4546 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.4311    0.0000     0.4546 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.4546 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.4311           0.0000     0.4546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0352   0.0000 &   0.4546 r
  data arrival time                                                                    0.4546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.2738 r
  library hold time                                                        -0.0256     0.2481
  data required time                                                                   0.2481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2481
  data arrival time                                                                   -0.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1526   0.0000   0.2709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0354   0.1840     0.4549 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   3.4768     0.0000     0.4549 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4549 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   3.4768          0.0000     0.4549 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4549 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   3.4768           0.0000     0.4549 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0354   0.0000 &   0.4550 r
  data arrival time                                                                    0.4550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2764     0.2764
  clock reconvergence pessimism                                            -0.0024     0.2740
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.2740 r
  library hold time                                                        -0.0257     0.2484
  data required time                                                                   0.2484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2484
  data arrival time                                                                   -0.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0867   0.0000   0.2469 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0321   0.1922     0.4391 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.3354     0.0000     0.4391 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4391 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.3354              0.0000     0.4391 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4391 f
  core/be/wb_pkt[60] (net)                              3.3354              0.0000     0.4391 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0321    0.0000 &   0.4391 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0422    0.0725 @   0.5116 f
  core/be/n141 (net)                            5      34.5968              0.0000     0.5116 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5116 f
  core/be/be_checker/wb_pkt_i[60] (net)                34.5968              0.0000     0.5116 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5116 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      34.5968              0.0000     0.5116 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5116 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  34.5968     0.0000     0.5116 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5116 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  34.5968   0.0000     0.5116 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0306  -0.0005 @   0.5110 f d 
  data arrival time                                                                    0.5110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2951     0.2951
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1862   0.0000   0.2951 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0515   0.2181   0.5132 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2  11.9341   0.0000   0.5132 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5132 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)  11.9341            0.0000     0.5132 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5132 f
  core/be/be_checker/dispatch_pkt_o[40] (net)          11.9341              0.0000     0.5132 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5132 f
  core/be/dispatch_pkt[40] (net)                       11.9341              0.0000     0.5132 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5132 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)       11.9341              0.0000     0.5132 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5132 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)  11.9341           0.0000     0.5132 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0515  -0.0029 &   0.5103 f
  data arrival time                                                                    0.5103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  clock reconvergence pessimism                                            -0.0055     0.2899
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.2899 r
  library hold time                                                         0.0135     0.3034
  data required time                                                                   0.3034
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3034
  data arrival time                                                                   -0.5103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)   0.1682   0.0000   0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/Q (DFFX1)   0.0540   0.2183     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (net)     3  13.0198     0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (bsg_dff_width_p415_0)   0.0000     0.4969 f
  core/be/be_calculator/commit_pkt_o[37] (net)         13.0198              0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (bsg_dff_width_p415_0)   0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (net)  13.0198           0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/D (DFFX1)   0.0540   0.0001 &   0.4970 f
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2877     0.2877
  clock reconvergence pessimism                                            -0.0092     0.2785
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)          0.0000     0.2785 r
  library hold time                                                         0.0115     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1526   0.0000     0.2699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0371    0.1852     0.4551 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   4.1059       0.0000     0.4551 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4551 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    4.1059              0.0000     0.4551 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4551 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   4.1059            0.0000     0.4551 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0371    0.0001 &   0.4551 r
  data arrival time                                                                    0.4551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2766     0.2766
  clock reconvergence pessimism                                            -0.0024     0.2742
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2742 r
  library hold time                                                        -0.0262     0.2480
  data required time                                                                   0.2480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2480
  data arrival time                                                                   -0.4551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2781     0.2781
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)   0.1675   0.0000   0.2781 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/Q (DFFX1)   0.0550   0.2189     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (net)     3  13.4593     0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (bsg_dff_width_p415_0)   0.0000     0.4969 f
  core/be/be_calculator/commit_pkt_o[39] (net)         13.4593              0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (bsg_dff_width_p415_0)   0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (net)  13.4593           0.0000     0.4969 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/D (DFFX1)   0.0550   0.0002 &   0.4971 f
  data arrival time                                                                    0.4971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2878     0.2878
  clock reconvergence pessimism                                            -0.0092     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)          0.0000     0.2786 r
  library hold time                                                         0.0113     0.2899
  data required time                                                                   0.2899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2899
  data arrival time                                                                   -0.4971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)   0.1940   0.0000   0.3002 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/Q (DFFX1)   0.0623   0.2258     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (net)     3  16.6942     0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (bsg_dff_width_p415_0)   0.0000     0.5260 f
  core/be/be_calculator/commit_pkt_o[25] (net)         16.6942              0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (bsg_dff_width_p415_0)   0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (net)  16.6942           0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/D (DFFX1)   0.0623  -0.0051 &   0.5209 f
  data arrival time                                                                    0.5209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  clock reconvergence pessimism                                            -0.0098     0.3019
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)          0.0000     0.3019 r
  library hold time                                                         0.0117     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.5209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0867   0.0000   0.2401 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0644   0.1933     0.4334 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3  14.3052     0.0000     0.4334 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4334 r
  core/be/be_calculator/wb_pkt_o[54] (net)             14.3052              0.0000     0.4334 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4334 r
  core/be/wb_pkt[54] (net)                             14.3052              0.0000     0.4334 r
  core/be/icc_place147/INP (NBUFFX8)                              0.0644   -0.0006 &   0.4327 r
  core/be/icc_place147/Z (NBUFFX8)                                0.0443    0.0828 @   0.5155 r
  core/be/n258 (net)                            3      26.3984              0.0000     0.5155 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5155 r
  core/be/be_checker/wb_pkt_i[54] (net)                26.3984              0.0000     0.5155 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5155 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      26.3984              0.0000     0.5155 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5155 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  26.3984     0.0000     0.5155 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5155 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  26.3984   0.0000     0.5155 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0320  -0.0041 @   0.5114 r d 
  data arrival time                                                                    0.5114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1941   0.0000   0.3004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0606   0.2248     0.5252 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  15.9501     0.0000     0.5252 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.5252 f
  core/be/be_calculator/commit_pkt_o[27] (net)         15.9501              0.0000     0.5252 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.5252 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  15.9501           0.0000     0.5252 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0606  -0.0039 &   0.5213 f
  data arrival time                                                                    0.5213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  clock reconvergence pessimism                                            -0.0098     0.3018
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3018 r
  library hold time                                                         0.0121     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.5213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1784   0.0000    0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0339    0.1851     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.9347      0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.4608 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.9347              0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.9347           0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0339   0.0000 &   0.4608 r
  data arrival time                                                                    0.4608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.2789 r
  library hold time                                                        -0.0256     0.2533
  data required time                                                                   0.2533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2533
  data arrival time                                                                   -0.4608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)   0.1696   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/Q (DFFX1)   0.0860   0.2385 @   0.5212 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (net)     3  27.4837     0.0000     0.5212 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (bsg_dff_width_p415_0)   0.0000     0.5212 f
  core/be/be_calculator/commit_pkt_o[55] (net)         27.4837              0.0000     0.5212 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (bsg_dff_width_p415_0)   0.0000     0.5212 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (net)  27.4837           0.0000     0.5212 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/D (DFFX1)   0.0860  -0.0014 @   0.5199 f
  data arrival time                                                                    0.5199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0036     0.3049
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)          0.0000     0.3049 r
  library hold time                                                         0.0074     0.3123
  data required time                                                                   0.3123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3123
  data arrival time                                                                   -0.5199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1526   0.0000   0.2714 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0592   0.2205   0.4919 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3  15.3322   0.0000   0.4919 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4919 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)  15.3322           0.0000     0.4919 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.4919 f
  core/be/be_checker/dispatch_pkt_o[229] (net)         15.3322              0.0000     0.4919 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.4919 f
  core/be/dispatch_pkt[225] (net)                      15.3322              0.0000     0.4919 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.4919 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)      15.3322              0.0000     0.4919 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.4919 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)  15.3322            0.0000     0.4919 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0592   -0.0013 &   0.4906 f
  data arrival time                                                                    0.4906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2762     0.2762
  clock reconvergence pessimism                                            -0.0024     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.2738 r
  library hold time                                                         0.0092     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.4906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2469     0.2469
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0867   0.0000   0.2469 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0321   0.1922     0.4391 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.3354     0.0000     0.4391 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4391 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.3354              0.0000     0.4391 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4391 f
  core/be/wb_pkt[60] (net)                              3.3354              0.0000     0.4391 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0321    0.0000 &   0.4391 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0422    0.0725 @   0.5116 f
  core/be/n141 (net)                            5      34.5968              0.0000     0.5116 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5116 f
  core/be/be_checker/wb_pkt_i[60] (net)                34.5968              0.0000     0.5116 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5116 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      34.5968              0.0000     0.5116 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5116 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  34.5968     0.0000     0.5116 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5116 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  34.5968   0.0000     0.5116 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0306  -0.0010 @   0.5106 f d 
  data arrival time                                                                    0.5106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1784   0.0000    0.2756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0340    0.1852     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.9961      0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4608 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.9961    0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.9961            0.0000     0.4608 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0340    0.0000 &   0.4608 r
  data arrival time                                                                    0.4608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2811     0.2811
  clock reconvergence pessimism                                            -0.0024     0.2788
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2788 r
  library hold time                                                        -0.0256     0.2531
  data required time                                                                   0.2531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2531
  data arrival time                                                                   -0.4608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: clint/resp_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2493     0.2493
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                        0.1644    0.0000     0.2493 r
  clint/resp_buffer/head_r_reg/QN (DFFX1)                         0.0471    0.1435     0.3928 f
  clint/resp_buffer/n10 (net)                   1       2.9277              0.0000     0.3928 f
  clint/resp_buffer/U11/IN4 (OA221X1)                             0.0471    0.0000 &   0.3928 f
  clint/resp_buffer/U11/Q (OA221X1)                               0.0363    0.0797     0.4726 f
  clint/resp_buffer/n14 (net)                   1       2.8677              0.0000     0.4726 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0363    0.0000 &   0.4726 f
  data arrival time                                                                    0.4726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2662     0.2662
  clock reconvergence pessimism                                            -0.0168     0.2494
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.2494 r
  library hold time                                                         0.0155     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2465     0.2465
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0867   0.0000   0.2465 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0344   0.1941     0.4406 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.3121     0.0000     0.4406 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4406 f
  core/be/be_calculator/wb_pkt_o[62] (net)              4.3121              0.0000     0.4406 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4406 f
  core/be/wb_pkt[62] (net)                              4.3121              0.0000     0.4406 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0344   -0.0004 &   0.4402 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0438    0.0736 @   0.5138 f
  core/be/n143 (net)                            5      37.5125              0.0000     0.5138 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5138 f
  core/be/be_checker/wb_pkt_i[62] (net)                37.5125              0.0000     0.5138 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5138 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      37.5125              0.0000     0.5138 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5138 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  37.5125     0.0000     0.5138 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5138 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  37.5125   0.0000     0.5138 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0318  -0.0020 @   0.5119 f d 
  data arrival time                                                                    0.5119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2461     0.2461
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0867   0.0000   0.2461 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0322   0.1923     0.4384 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.3913     0.0000     0.4384 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4384 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.3913              0.0000     0.4384 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4384 f
  core/be/wb_pkt[61] (net)                              3.3913              0.0000     0.4384 f
  core/be/icc_place67/INP (NBUFFX8)                               0.0322    0.0000 &   0.4385 f
  core/be/icc_place67/Z (NBUFFX8)                                 0.0421    0.0724 @   0.5108 f
  core/be/n144 (net)                            5      34.1942              0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[61] (net)                34.1942              0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.1942              0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.1942     0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.1942   0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0305  -0.0001 @   0.5108 f d 
  data arrival time                                                                    0.5108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1703   0.0000     0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0318    0.1831     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.1918       0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4662 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.1918             0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.1918            0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0318    0.0000 &   0.4663 r
  data arrival time                                                                    0.4663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  clock reconvergence pessimism                                            -0.0094     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2832 r
  library hold time                                                        -0.0249     0.2584
  data required time                                                                   0.2584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2584
  data arrival time                                                                   -0.4663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0867   0.0000   0.2459 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0339   0.1937     0.4396 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   4.1061     0.0000     0.4396 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4396 f
  core/be/be_calculator/wb_pkt_o[51] (net)              4.1061              0.0000     0.4396 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4396 f
  core/be/wb_pkt[51] (net)                              4.1061              0.0000     0.4396 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0339   -0.0017 &   0.4378 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0421    0.0729 @   0.5108 f
  core/be/n136 (net)                            5      34.5308              0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[51] (net)                34.5308              0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.5308              0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.5308     0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.5308   0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0305   0.0014 @   0.5122 f d 
  data arrival time                                                                    0.5122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1530   0.0000   0.2707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0369   0.1850     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   4.0155     0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4557 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   4.0155          0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   4.0155           0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0369   0.0000 &   0.4557 r
  data arrival time                                                                    0.4557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2761     0.2761
  clock reconvergence pessimism                                            -0.0024     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0261     0.2476
  data required time                                                                   0.2476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2476
  data arrival time                                                                   -0.4557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2465     0.2465
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0867   0.0000   0.2465 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0344   0.1941     0.4406 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.3121     0.0000     0.4406 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4406 f
  core/be/be_calculator/wb_pkt_o[62] (net)              4.3121              0.0000     0.4406 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4406 f
  core/be/wb_pkt[62] (net)                              4.3121              0.0000     0.4406 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0344   -0.0004 &   0.4402 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0438    0.0736 @   0.5138 f
  core/be/n143 (net)                            5      37.5125              0.0000     0.5138 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5138 f
  core/be/be_checker/wb_pkt_i[62] (net)                37.5125              0.0000     0.5138 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5138 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      37.5125              0.0000     0.5138 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5138 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  37.5125     0.0000     0.5138 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5138 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  37.5125   0.0000     0.5138 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0319  -0.0027 @   0.5112 f d 
  data arrival time                                                                    0.5112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2760     0.2760
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1673   0.0000    0.2760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0325    0.1833     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.4435      0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.4593 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.4435              0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.4435           0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0325   0.0000 &   0.4593 r
  data arrival time                                                                    0.4593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  clock reconvergence pessimism                                            -0.0092     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.2761 r
  library hold time                                                        -0.0250     0.2511
  data required time                                                                   0.2511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2511
  data arrival time                                                                   -0.4593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0867   0.0000   0.2401 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0644   0.1933     0.4334 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3  14.3052     0.0000     0.4334 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4334 r
  core/be/be_calculator/wb_pkt_o[54] (net)             14.3052              0.0000     0.4334 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4334 r
  core/be/wb_pkt[54] (net)                             14.3052              0.0000     0.4334 r
  core/be/icc_place147/INP (NBUFFX8)                              0.0644   -0.0006 &   0.4327 r
  core/be/icc_place147/Z (NBUFFX8)                                0.0443    0.0828 @   0.5155 r
  core/be/n258 (net)                            3      26.3984              0.0000     0.5155 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5155 r
  core/be/be_checker/wb_pkt_i[54] (net)                26.3984              0.0000     0.5155 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5155 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      26.3984              0.0000     0.5155 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5155 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  26.3984     0.0000     0.5155 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5155 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  26.3984   0.0000     0.5155 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0322  -0.0043 @   0.5112 r d 
  data arrival time                                                                    0.5112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)   0.1754   0.0000   0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/Q (DFFX1)   0.0514   0.2171     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (net)     3  11.8691     0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (bsg_dff_width_p415_0)   0.0000     0.5018 f
  core/be/be_calculator/commit_pkt_o[40] (net)         11.8691              0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (bsg_dff_width_p415_0)   0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (net)  11.8691           0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/D (DFFX1)   0.0514   0.0003 &   0.5021 f
  data arrival time                                                                    0.5021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  clock reconvergence pessimism                                            -0.0036     0.2816
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)          0.0000     0.2816 r
  library hold time                                                         0.0121     0.2938
  data required time                                                                   0.2938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2938
  data arrival time                                                                   -0.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2772     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.1674   0.0000   0.2772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)   0.0611   0.2229     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)     3  16.1769     0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/commit_pkt_o[45] (net)         16.1769              0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (net)  16.1769           0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)   0.0611  -0.0040 &   0.4960 f
  data arrival time                                                                    0.4960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  clock reconvergence pessimism                                            -0.0092     0.2778
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)          0.0000     0.2778 r
  library hold time                                                         0.0099     0.2876
  data required time                                                                   0.2876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2876
  data arrival time                                                                   -0.4960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1772   0.0000   0.2961 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0452   0.2130   0.5091 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   9.1131   0.0000   0.5091 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5091 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   9.1131            0.0000     0.5091 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5091 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           9.1131              0.0000     0.5091 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5091 f
  core/be/dispatch_pkt[56] (net)                        9.1131              0.0000     0.5091 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5091 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        9.1131              0.0000     0.5091 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5091 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   9.1131           0.0000     0.5091 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0452   0.0000 &   0.5092 f
  data arrival time                                                                    0.5092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2912     0.2912
  clock reconvergence pessimism                                            -0.0055     0.2857
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.2857 r
  library hold time                                                         0.0150     0.3007
  data required time                                                                   0.3007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3007
  data arrival time                                                                   -0.5092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1696   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0842   0.2375 @   0.5203 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  26.7235     0.0000     0.5203 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.5203 f
  core/be/be_calculator/commit_pkt_o[65] (net)         26.7235              0.0000     0.5203 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.5203 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  26.7235           0.0000     0.5203 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0843   0.0008 @   0.5211 f
  data arrival time                                                                    0.5211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                            -0.0036     0.3049
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.3049 r
  library hold time                                                         0.0077     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.5211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1703   0.0000   0.2838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0328   0.1837   0.4675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.5509   0.0000   0.4675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4675 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.5509      0.0000     0.4675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.5509   0.0000   0.4675 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0328   0.0000 &   0.4676 r
  data arrival time                                                                    0.4676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0094     0.2841
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2841 r
  library hold time                                                        -0.0251     0.2590
  data required time                                                                   0.2590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2590
  data arrival time                                                                   -0.4676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1696   0.0000    0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0326    0.1835     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.4568      0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4664 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.4568              0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.4568           0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0326   0.0000 &   0.4664 r
  data arrival time                                                                    0.4664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                        -0.0251     0.2578
  data required time                                                                   0.2578
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2578
  data arrival time                                                                   -0.4664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1696   0.0000    0.2841 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0328    0.1836     0.4677 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.5371      0.0000     0.4677 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.4677 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.5371              0.0000     0.4677 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.4677 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.5371           0.0000     0.4677 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0328   0.0000 &   0.4677 r
  data arrival time                                                                    0.4677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0094     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                        -0.0251     0.2591
  data required time                                                                   0.2591
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2591
  data arrival time                                                                   -0.4677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1702   0.0000    0.2838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0327    0.1836     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.5042      0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.4674 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.5042              0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.5042           0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0327   0.0000 &   0.4674 r
  data arrival time                                                                    0.4674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.2839 r
  library hold time                                                        -0.0251     0.2588
  data required time                                                                   0.2588
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2588
  data arrival time                                                                   -0.4674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2827     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1696   0.0000    0.2827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0328    0.1836     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.5415      0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.4664 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.5415              0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.5415           0.0000     0.4664 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0328   0.0000 &   0.4664 r
  data arrival time                                                                    0.4664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0094     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.2828 r
  library hold time                                                        -0.0251     0.2577
  data required time                                                                   0.2577
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2577
  data arrival time                                                                   -0.4664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: clint/cmd_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2492     0.2492
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                         0.1644    0.0000     0.2492 r
  clint/cmd_buffer/tail_r_reg/QN (DFFX1)                          0.0456    0.1421     0.3913 f
  clint/cmd_buffer/n10 (net)                    1       2.3203              0.0000     0.3913 f
  clint/cmd_buffer/U12/IN3 (OA221X1)                              0.0456   -0.0008 &   0.3905 f
  clint/cmd_buffer/U12/Q (OA221X1)                                0.0361    0.0830     0.4735 f
  clint/cmd_buffer/n8 (net)                     1       2.8037              0.0000     0.4735 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0361    0.0000 &   0.4736 f
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2661     0.2661
  clock reconvergence pessimism                                            -0.0168     0.2493
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.2493 r
  library hold time                                                         0.0155     0.2648
  data required time                                                                   0.2648
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2648
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1675   0.0000    0.2789 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0327    0.1834     0.4624 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.5085      0.0000     0.4624 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.4624 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.5085              0.0000     0.4624 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.4624 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.5085           0.0000     0.4624 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0327   0.0000 &   0.4624 r
  data arrival time                                                                    0.4624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  clock reconvergence pessimism                                            -0.0092     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.2787 r
  library hold time                                                        -0.0251     0.2536
  data required time                                                                   0.2536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2536
  data arrival time                                                                   -0.4624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1696   0.0000    0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0338    0.1843     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.8985      0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.8985              0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.8985           0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0338   0.0000 &   0.4672 r
  data arrival time                                                                    0.4672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0094     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2838 r
  library hold time                                                        -0.0254     0.2584
  data required time                                                                   0.2584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2584
  data arrival time                                                                   -0.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2459     0.2459
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0867   0.0000   0.2459 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0339   0.1937     0.4396 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   4.1061     0.0000     0.4396 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4396 f
  core/be/be_calculator/wb_pkt_o[51] (net)              4.1061              0.0000     0.4396 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4396 f
  core/be/wb_pkt[51] (net)                              4.1061              0.0000     0.4396 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0339   -0.0017 &   0.4378 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0421    0.0729 @   0.5108 f
  core/be/n136 (net)                            5      34.5308              0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5108 f
  core/be/be_checker/wb_pkt_i[51] (net)                34.5308              0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5108 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      34.5308              0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  34.5308     0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  34.5308   0.0000     0.5108 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0306   0.0009 @   0.5117 f d 
  data arrival time                                                                    0.5117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1526   0.0000   0.2700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0378   0.1856     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.3743     0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.4557 r
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.3743             0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.3743           0.0000     0.4557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0378   0.0000 &   0.4557 r
  data arrival time                                                                    0.4557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  clock reconvergence pessimism                                            -0.0024     0.2732
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.2732 r
  library hold time                                                        -0.0264     0.2468
  data required time                                                                   0.2468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2468
  data arrival time                                                                   -0.4557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2320     0.2320
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0926   0.0000   0.2320 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0554   0.2104     0.4424 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  13.6300     0.0000     0.4424 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4424 f
  core/be/be_calculator/wb_pkt_o[45] (net)             13.6300              0.0000     0.4424 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4424 f
  core/be/wb_pkt[45] (net)                             13.6300              0.0000     0.4424 f
  core/be/icc_place109/INP (NBUFFX16)                             0.0554   -0.0008 &   0.4415 f
  core/be/icc_place109/Z (NBUFFX16)                               0.0402    0.0748 @   0.5163 f
  core/be/n220 (net)                            3      38.5714              0.0000     0.5163 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5163 f
  core/be/be_checker/wb_pkt_i[45] (net)                38.5714              0.0000     0.5163 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5163 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      38.5714              0.0000     0.5163 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5163 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  38.5714     0.0000     0.5163 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5163 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  38.5714   0.0000     0.5163 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0402  -0.0031 @   0.5132 f d 
  data arrival time                                                                    0.5132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2760     0.2760
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1673   0.0000    0.2760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0333    0.1838     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.7414      0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.4599 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.7414              0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.7414           0.0000     0.4599 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0333   0.0000 &   0.4599 r
  data arrival time                                                                    0.4599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  clock reconvergence pessimism                                            -0.0092     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.2761 r
  library hold time                                                        -0.0253     0.2508
  data required time                                                                   0.2508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2508
  data arrival time                                                                   -0.4599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: clint/resp_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2494     0.2494
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                        0.1644    0.0000     0.2494 r
  clint/resp_buffer/tail_r_reg/QN (DFFX1)                         0.0451    0.1416     0.3910 f
  clint/resp_buffer/n12 (net)                   1       2.1146              0.0000     0.3910 f
  clint/resp_buffer/U12/IN3 (OA221X1)                             0.0451    0.0000 &   0.3910 f
  clint/resp_buffer/U12/Q (OA221X1)                               0.0363    0.0831     0.4740 f
  clint/resp_buffer/n15 (net)                   1       2.8562              0.0000     0.4740 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0363    0.0000 &   0.4741 f
  data arrival time                                                                    0.4741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2662     0.2662
  clock reconvergence pessimism                                            -0.0168     0.2494
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.2494 r
  library hold time                                                         0.0155     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1696   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0334    0.1841     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.7601      0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4683 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.7601              0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.7601           0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0334   0.0000 &   0.4683 r
  data arrival time                                                                    0.4683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                        -0.0253     0.2591
  data required time                                                                   0.2591
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2591
  data arrival time                                                                   -0.4683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0926   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0478   0.2051     0.4390 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  10.1999     0.0000     0.4390 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4390 f
  core/be/be_calculator/wb_pkt_o[41] (net)             10.1999              0.0000     0.4390 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4390 f
  core/be/wb_pkt[41] (net)                             10.1999              0.0000     0.4390 f
  core/be/icc_place117/INP (NBUFFX8)                              0.0478    0.0001 &   0.4391 f
  core/be/icc_place117/Z (NBUFFX8)                                0.0419    0.0756 @   0.5148 f
  core/be/n228 (net)                            3      31.2391              0.0000     0.5148 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5148 f
  core/be/be_checker/wb_pkt_i[41] (net)                31.2391              0.0000     0.5148 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5148 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      31.2391              0.0000     0.5148 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5148 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  31.2391     0.0000     0.5148 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5148 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  31.2391   0.0000     0.5148 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0419  -0.0014 @   0.5134 f d 
  data arrival time                                                                    0.5134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1696   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0334    0.1840     0.4668 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.7474      0.0000     0.4668 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.4668 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.7474              0.0000     0.4668 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.4668 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.7474           0.0000     0.4668 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0334   0.0000 &   0.4669 r
  data arrival time                                                                    0.4669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                        -0.0253     0.2576
  data required time                                                                   0.2576
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2576
  data arrival time                                                                   -0.4669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1784   0.0000    0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0357    0.1863     0.4620 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.6057      0.0000     0.4620 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4620 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.6057    0.0000     0.4620 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4620 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.6057            0.0000     0.4620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0357    0.0000 &   0.4620 r
  data arrival time                                                                    0.4620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2812     0.2812
  clock reconvergence pessimism                                            -0.0024     0.2789
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.2789 r
  library hold time                                                        -0.0261     0.2527
  data required time                                                                   0.2527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2527
  data arrival time                                                                   -0.4620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2779     0.2779
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1674   0.0000   0.2779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0594   0.2218     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  15.3986     0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/commit_pkt_o[77] (net)         15.3986              0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  15.3986           0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0594  -0.0021 &   0.4976 f
  data arrival time                                                                    0.4976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                            -0.0092     0.2780
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.2780 r
  library hold time                                                         0.0103     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1696   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0335    0.1841     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.7893      0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4683 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.7893              0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.7893           0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0335   0.0000 &   0.4683 r
  data arrival time                                                                    0.4683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                        -0.0253     0.2589
  data required time                                                                   0.2589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2589
  data arrival time                                                                   -0.4683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1862   0.0000   0.2953 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0549   0.2204   0.5157 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2  13.4145   0.0000   0.5157 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5157 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)  13.4145            0.0000     0.5157 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.5157 f
  core/be/be_checker/dispatch_pkt_o[39] (net)          13.4145              0.0000     0.5157 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.5157 f
  core/be/dispatch_pkt[39] (net)                       13.4145              0.0000     0.5157 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.5157 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)       13.4145              0.0000     0.5157 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.5157 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)  13.4145           0.0000     0.5157 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0549  -0.0035 &   0.5122 f
  data arrival time                                                                    0.5122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  clock reconvergence pessimism                                            -0.0055     0.2899
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.2899 r
  library hold time                                                         0.0128     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1682   0.0000   0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0576   0.2207     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3  14.5908     0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.4993 f
  core/be/be_calculator/commit_pkt_o[34] (net)         14.5908              0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)  14.5908           0.0000     0.4993 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0576   0.0004 &   0.4997 f
  data arrival time                                                                    0.4997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  clock reconvergence pessimism                                            -0.0092     0.2793
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.2793 r
  library hold time                                                         0.0107     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2785     0.2785
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.1675   0.0000   0.2785 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0592   0.2217     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (net)     3  15.3149     0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[127] (bsg_dff_width_p415_0)   0.0000     0.5002 f
  core/be/be_calculator/commit_pkt_o[32] (net)         15.3149              0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (bsg_dff_width_p415_0)   0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[210] (net)  15.3149           0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/D (DFFX1)   0.0592  -0.0015 &   0.4986 f
  data arrival time                                                                    0.4986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  clock reconvergence pessimism                                            -0.0092     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)          0.0000     0.2787 r
  library hold time                                                         0.0103     0.2890
  data required time                                                                   0.2890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2890
  data arrival time                                                                   -0.4986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2839     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.1701   0.0000   0.2839 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0871   0.2391 @   0.5230 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  27.9594     0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.5230 f
  core/be/be_calculator/commit_pkt_o[63] (net)         27.9594              0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  27.9594           0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0871  -0.0014 @   0.5216 f
  data arrival time                                                                    0.5216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0036     0.3047
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.3047 r
  library hold time                                                         0.0072     0.3119
  data required time                                                                   0.3119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3119
  data arrival time                                                                   -0.5216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)   0.1912   0.0000   0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)   0.0755   0.2337     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)     3  22.5463     0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (bsg_dff_width_p415_0)   0.0000     0.5326 f
  core/be/be_calculator/commit_pkt_o[21] (net)         22.5463              0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (bsg_dff_width_p415_0)   0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (net)  22.5463           0.0000     0.5326 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)   0.0755  -0.0068 &   0.5258 f
  data arrival time                                                                    0.5258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                            -0.0036     0.3069
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)          0.0000     0.3069 r
  library hold time                                                         0.0093     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.5258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2827     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1696   0.0000    0.2827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0339    0.1844     0.4671 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.9398      0.0000     0.4671 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4671 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.9398              0.0000     0.4671 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4671 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.9398           0.0000     0.4671 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0339   0.0000 &   0.4671 r
  data arrival time                                                                    0.4671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                        -0.0255     0.2574
  data required time                                                                   0.2574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2574
  data arrival time                                                                   -0.4671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2320     0.2320
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0926   0.0000   0.2320 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0554   0.2104     0.4424 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  13.6300     0.0000     0.4424 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4424 f
  core/be/be_calculator/wb_pkt_o[45] (net)             13.6300              0.0000     0.4424 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4424 f
  core/be/wb_pkt[45] (net)                             13.6300              0.0000     0.4424 f
  core/be/icc_place109/INP (NBUFFX16)                             0.0554   -0.0008 &   0.4415 f
  core/be/icc_place109/Z (NBUFFX16)                               0.0402    0.0748 @   0.5163 f
  core/be/n220 (net)                            3      38.5714              0.0000     0.5163 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5163 f
  core/be/be_checker/wb_pkt_i[45] (net)                38.5714              0.0000     0.5163 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5163 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      38.5714              0.0000     0.5163 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5163 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  38.5714     0.0000     0.5163 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5163 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  38.5714   0.0000     0.5163 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0402  -0.0037 @   0.5126 f d 
  data arrival time                                                                    0.5126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1754   0.0000    0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0333    0.1844     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.7097      0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.4691 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.7097              0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.7097           0.0000     0.4691 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0333   0.0000 &   0.4692 r
  data arrival time                                                                    0.4692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.2848 r
  library hold time                                                        -0.0254     0.2594
  data required time                                                                   0.2594
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2594
  data arrival time                                                                   -0.4692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2772     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1674   0.0000    0.2772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0340    0.1843     0.4615 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.9930      0.0000     0.4615 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4615 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.9930              0.0000     0.4615 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4615 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.9930           0.0000     0.4615 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0340   0.0000 &   0.4615 r
  data arrival time                                                                    0.4615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2865     0.2865
  clock reconvergence pessimism                                            -0.0092     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2772 r
  library hold time                                                        -0.0255     0.2518
  data required time                                                                   0.2518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2518
  data arrival time                                                                   -0.4615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1682   0.0000    0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0340    0.1844     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.9950      0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.4630 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.9950              0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.9950           0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0340   0.0000 &   0.4630 r
  data arrival time                                                                    0.4630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2880     0.2880
  clock reconvergence pessimism                                            -0.0092     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2787 r
  library hold time                                                        -0.0255     0.2532
  data required time                                                                   0.2532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2532
  data arrival time                                                                   -0.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1754   0.0000    0.2845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0333    0.1845     0.4690 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.7275      0.0000     0.4690 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4690 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.7275              0.0000     0.4690 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4690 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.7275           0.0000     0.4690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0333   0.0000 &   0.4690 r
  data arrival time                                                                    0.4690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  clock reconvergence pessimism                                            -0.0094     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                        -0.0254     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2829     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1695   0.0000    0.2829 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0339    0.1844     0.4673 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.9453      0.0000     0.4673 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4673 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.9453              0.0000     0.4673 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4673 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.9453           0.0000     0.4673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0339   0.0000 &   0.4673 r
  data arrival time                                                                    0.4673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                        -0.0255     0.2574
  data required time                                                                   0.2574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2574
  data arrival time                                                                   -0.4673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2840     0.2840
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1696   0.0000    0.2840 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0342    0.1846     0.4686 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   3.0390      0.0000     0.4686 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4686 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   3.0390              0.0000     0.4686 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4686 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   3.0390           0.0000     0.4686 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0342   0.0000 &   0.4686 r
  data arrival time                                                                    0.4686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                        -0.0255     0.2587
  data required time                                                                   0.2587
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2587
  data arrival time                                                                   -0.4686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0574   0.2211     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (net)     3  14.5121     0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (bsg_dff_width_p415_0)   0.0000     0.5064 f
  core/be/be_calculator/commit_pkt_o[49] (net)         14.5121              0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (bsg_dff_width_p415_0)   0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (net)  14.5121           0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/D (DFFX1)   0.0574  -0.0005 &   0.5060 f
  data arrival time                                                                    0.5060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  clock reconvergence pessimism                                            -0.0094     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)          0.0000     0.2847 r
  library hold time                                                         0.0114     0.2960
  data required time                                                                   0.2960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2960
  data arrival time                                                                   -0.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0926   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0478   0.2051     0.4390 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  10.1999     0.0000     0.4390 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4390 f
  core/be/be_calculator/wb_pkt_o[41] (net)             10.1999              0.0000     0.4390 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4390 f
  core/be/wb_pkt[41] (net)                             10.1999              0.0000     0.4390 f
  core/be/icc_place117/INP (NBUFFX8)                              0.0478    0.0001 &   0.4391 f
  core/be/icc_place117/Z (NBUFFX8)                                0.0419    0.0756 @   0.5148 f
  core/be/n228 (net)                            3      31.2391              0.0000     0.5148 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5148 f
  core/be/be_checker/wb_pkt_i[41] (net)                31.2391              0.0000     0.5148 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5148 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      31.2391              0.0000     0.5148 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5148 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  31.2391     0.0000     0.5148 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5148 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  31.2391   0.0000     0.5148 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0419  -0.0018 @   0.5129 f d 
  data arrival time                                                                    0.5129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2827     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1696   0.0000    0.2827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0341    0.1845     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.9995      0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.9995              0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.9995           0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0341   0.0000 &   0.4672 r
  data arrival time                                                                    0.4672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0094     0.2827
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2827 r
  library hold time                                                        -0.0255     0.2572
  data required time                                                                   0.2572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2572
  data arrival time                                                                   -0.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1696   0.0000    0.2825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0348    0.1850     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.2575      0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.2575              0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.2575           0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0348  -0.0006 &   0.4669 r
  data arrival time                                                                    0.4669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0094     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2825 r
  library hold time                                                        -0.0257     0.2568
  data required time                                                                   0.2568
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2568
  data arrival time                                                                   -0.4669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1941   0.0000   0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0648   0.2274     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  17.8065     0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.5280 f
  core/be/be_calculator/commit_pkt_o[103] (net)        17.8065              0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  17.8065           0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0648  -0.0049 &   0.5231 f
  data arrival time                                                                    0.5231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3116     0.3116
  clock reconvergence pessimism                                            -0.0098     0.3018
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.3018 r
  library hold time                                                         0.0111     0.3129
  data required time                                                                   0.3129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3129
  data arrival time                                                                   -0.5231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1904   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0322    0.1849     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.3036      0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.4827 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.3036    0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.3036           0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0322   0.0000 &   0.4827 r
  data arrival time                                                                    0.4827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                            -0.0097     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.2979 r
  library hold time                                                        -0.0253     0.2726
  data required time                                                                   0.2726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2726
  data arrival time                                                                   -0.4827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1754   0.0000   0.2854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0337   0.1848   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.8872   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.8872       0.0000     0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.8872   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0337   0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0094     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2854 r
  library hold time                                                        -0.0255     0.2599
  data required time                                                                   0.2599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2599
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1940   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0320   0.1850   0.4861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.2265   0.0000   0.4861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4861 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.2265      0.0000     0.4861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.2265   0.0000   0.4861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0320   0.0000 &   0.4861 r
  data arrival time                                                                    0.4861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3011 r
  library hold time                                                        -0.0253     0.2758
  data required time                                                                   0.2758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2758
  data arrival time                                                                   -0.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1910   0.0000   0.2985 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0335   0.1858   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.7802   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.7802      0.0000     0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.7802   0.0000   0.4843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0335  -0.0007 &   0.4836 r
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3087     0.3087
  clock reconvergence pessimism                                            -0.0097     0.2990
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2990 r
  library hold time                                                        -0.0256     0.2733
  data required time                                                                   0.2733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2733
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1530   0.0000   0.2710 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0426   0.1889   0.4599 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   6.1065   0.0000   0.4599 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4599 r
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   6.1065            0.0000     0.4599 r
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.4599 r
  core/be/be_checker/dispatch_pkt_o[14] (net)           6.1065              0.0000     0.4599 r
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.4599 r
  core/be/dispatch_pkt[14] (net)                        6.1065              0.0000     0.4599 r
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.4599 r
  core/be/be_calculator/dispatch_pkt_i[14] (net)        6.1065              0.0000     0.4599 r
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.4599 r
  core/be/be_calculator/reservation_reg/data_i[14] (net)   6.1065           0.0000     0.4599 r
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0426  -0.0031 &   0.4568 r
  data arrival time                                                                    0.4568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2767     0.2767
  clock reconvergence pessimism                                            -0.0024     0.2743
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.2743 r
  library hold time                                                        -0.0279     0.2464
  data required time                                                                   0.2464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2464
  data arrival time                                                                   -0.4568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1675   0.0000    0.2787 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0345    0.1847     0.4634 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.1804      0.0000     0.4634 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.4634 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.1804              0.0000     0.4634 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.4634 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.1804           0.0000     0.4634 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0345   0.0000 &   0.4634 r
  data arrival time                                                                    0.4634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2878     0.2878
  clock reconvergence pessimism                                            -0.0092     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.2786 r
  library hold time                                                        -0.0256     0.2530
  data required time                                                                   0.2530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2530
  data arrival time                                                                   -0.4634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1675   0.0000    0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0342    0.1844     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.0576      0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.4630 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.0576              0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.0576           0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0342   0.0000 &   0.4630 r
  data arrival time                                                                    0.4630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  clock reconvergence pessimism                                            -0.0092     0.2781
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2781 r
  library hold time                                                        -0.0255     0.2526
  data required time                                                                   0.2526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2526
  data arrival time                                                                   -0.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1753   0.0000   0.2830 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0626   0.2244     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  16.8164     0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.5074 f
  core/be/be_calculator/commit_pkt_o[81] (net)         16.8164              0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  16.8164           0.0000     0.5074 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0626  -0.0023 &   0.5051 f
  data arrival time                                                                    0.5051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.2845 r
  library hold time                                                         0.0102     0.2947
  data required time                                                                   0.2947
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2947
  data arrival time                                                                   -0.5051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1675   0.0000    0.2786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0341    0.1843     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.0038      0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.4630 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.0038              0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.0038           0.0000     0.4630 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0341   0.0000 &   0.4630 r
  data arrival time                                                                    0.4630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  clock reconvergence pessimism                                            -0.0092     0.2780
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.2780 r
  library hold time                                                        -0.0255     0.2525
  data required time                                                                   0.2525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2525
  data arrival time                                                                   -0.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0344   0.1864   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.1303   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.1303      0.0000     0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.1303   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0344   0.0000 &   0.4840 r
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2994 r
  library hold time                                                        -0.0259     0.2734
  data required time                                                                   0.2734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2734
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1696   0.0000    0.2826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0345    0.1848     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.1738      0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4674 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.1738              0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.1738           0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0345   0.0000 &   0.4675 r
  data arrival time                                                                    0.4675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0094     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2826 r
  library hold time                                                        -0.0256     0.2569
  data required time                                                                   0.2569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2569
  data arrival time                                                                   -0.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1903   0.0000    0.2975 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0326    0.1852     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.4696      0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4827 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.4696              0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.4696           0.0000     0.4827 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0326   0.0000 &   0.4827 r
  data arrival time                                                                    0.4827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                        -0.0254     0.2722
  data required time                                                                   0.2722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2722
  data arrival time                                                                   -0.4827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2977     0.2977
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1903   0.0000   0.2977 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0327   0.1853   0.4829 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.5061   0.0000   0.4829 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.4829 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.5061      0.0000     0.4829 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.4829 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.5061   0.0000   0.4829 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0327   0.0000 &   0.4829 r
  data arrival time                                                                    0.4829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                            -0.0097     0.2978
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.2978 r
  library hold time                                                        -0.0254     0.2724
  data required time                                                                   0.2724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2724
  data arrival time                                                                   -0.4829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2395     0.2395
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0867   0.0000   0.2395 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0852   0.2040     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  22.1887     0.0000     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[40] (net)             22.1887              0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4435 r
  core/be/wb_pkt[40] (net)                             22.1887              0.0000     0.4435 r
  core/be/icc_place146/INP (NBUFFX8)                              0.0852   -0.0132 &   0.4303 r
  core/be/icc_place146/Z (NBUFFX8)                                0.0437    0.0872 @   0.5175 r
  core/be/n257 (net)                            3      22.2838              0.0000     0.5175 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5175 r
  core/be/be_checker/wb_pkt_i[40] (net)                22.2838              0.0000     0.5175 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5175 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      22.2838              0.0000     0.5175 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5175 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  22.2838     0.0000     0.5175 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5175 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  22.2838   0.0000     0.5175 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0315  -0.0028 @   0.5147 r d 
  data arrival time                                                                    0.5147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  clock reconvergence pessimism                                            -0.0055     0.2541
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2541 r
  library hold time                                                         0.0500     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1754   0.0000    0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0343    0.1851     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.0807      0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4705 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.0807              0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.0807           0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0343   0.0000 &   0.4705 r
  data arrival time                                                                    0.4705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0094     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2854 r
  library hold time                                                        -0.0257     0.2597
  data required time                                                                   0.2597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2597
  data arrival time                                                                   -0.4705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1754   0.0000    0.2848 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0345    0.1852     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.1532      0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4700 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.1532              0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.1532           0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0345   0.0000 &   0.4701 r
  data arrival time                                                                    0.4701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                            -0.0094     0.2849
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2849 r
  library hold time                                                        -0.0257     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1696   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0351    0.1852     0.4680 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.3918      0.0000     0.4680 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.4680 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.3918              0.0000     0.4680 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.4680 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.3918           0.0000     0.4680 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0351   0.0000 &   0.4680 r
  data arrival time                                                                    0.4680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0094     0.2829
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.2829 r
  library hold time                                                        -0.0258     0.2571
  data required time                                                                   0.2571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2571
  data arrival time                                                                   -0.4680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1754   0.0000   0.2854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0338   0.1848   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   2.9215   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   2.9215      0.0000     0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   2.9215   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0338   0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0094     0.2848
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.2848 r
  library hold time                                                        -0.0255     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1696   0.0000    0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0355    0.1855     0.4692 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.5272      0.0000     0.4692 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.4692 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.5272              0.0000     0.4692 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.4692 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.5272           0.0000     0.4692 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0355   0.0000 &   0.4692 r
  data arrival time                                                                    0.4692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0094     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                        -0.0259     0.2581
  data required time                                                                   0.2581
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2581
  data arrival time                                                                   -0.4692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2974     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1903   0.0000    0.2974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0334    0.1857     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.7379      0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4831 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.7379              0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.7379           0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0334   0.0000 &   0.4832 r
  data arrival time                                                                    0.4832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3074     0.3074
  clock reconvergence pessimism                                            -0.0097     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                        -0.0256     0.2721
  data required time                                                                   0.2721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2721
  data arrival time                                                                   -0.4832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1940   0.0000   0.3003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0328   0.1856   0.4859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.5316   0.0000   0.4859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4859 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.5316      0.0000     0.4859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.5316   0.0000   0.4859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0328   0.0000 &   0.4859 r
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3101     0.3101
  clock reconvergence pessimism                                            -0.0098     0.3003
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3003 r
  library hold time                                                        -0.0255     0.2748
  data required time                                                                   0.2748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2748
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1754   0.0000   0.2845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0603   0.2230     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4  15.8028     0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.5075 f
  core/be/be_calculator/commit_pkt_o[89] (net)         15.8028              0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)  15.8028           0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0603  -0.0011 &   0.5064 f
  data arrival time                                                                    0.5064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  clock reconvergence pessimism                                            -0.0094     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                         0.0107     0.2953
  data required time                                                                   0.2953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2953
  data arrival time                                                                   -0.5064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1784   0.0000    0.2756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0386    0.1882     0.4638 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.6627      0.0000     0.4638 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.4638 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.6627    0.0000     0.4638 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.4638 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.6627           0.0000     0.4638 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0386   0.0001 &   0.4639 r
  data arrival time                                                                    0.4639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2820     0.2820
  clock reconvergence pessimism                                            -0.0024     0.2797
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2797 r
  library hold time                                                        -0.0270     0.2527
  data required time                                                                   0.2527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2527
  data arrival time                                                                   -0.4639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)   0.1696   0.0000   0.2826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/Q (DFFX1)   0.0888   0.2400 @   0.5226 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (net)     3  28.7180     0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (bsg_dff_width_p415_0)   0.0000     0.5226 f
  core/be/be_calculator/commit_pkt_o[62] (net)         28.7180              0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (bsg_dff_width_p415_0)   0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (net)  28.7180           0.0000     0.5226 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/D (DFFX1)   0.0889   0.0008 @   0.5234 f
  data arrival time                                                                    0.5234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0036     0.3052
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)          0.0000     0.3052 r
  library hold time                                                         0.0069     0.3122
  data required time                                                                   0.3122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3122
  data arrival time                                                                   -0.5234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1911   0.0000    0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0330    0.1855     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.6035      0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.4838 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.6035    0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.6035            0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0330    0.0000 &   0.4839 r
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  clock reconvergence pessimism                                            -0.0097     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2981 r
  library hold time                                                        -0.0255     0.2726
  data required time                                                                   0.2726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2726
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1754   0.0000   0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0572   0.1992     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  11.6258     0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.4838 r
  core/be/be_calculator/commit_pkt_o[91] (net)         11.6258              0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  11.6258           0.0000     0.4838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0572   0.0001 &   0.4840 r
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3088     0.3088
  clock reconvergence pessimism                                            -0.0036     0.3052
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.3052 r
  library hold time                                                        -0.0325     0.2727
  data required time                                                                   0.2727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2727
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1754   0.0000    0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0349    0.1855     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   3.2972      0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.4702 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   3.2972              0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   3.2972           0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0349   0.0000 &   0.4703 r
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                            -0.0094     0.2848
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2848 r
  library hold time                                                        -0.0258     0.2590
  data required time                                                                   0.2590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2590
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2395     0.2395
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0867   0.0000   0.2395 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0852   0.2040     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  22.1887     0.0000     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[40] (net)             22.1887              0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4435 r
  core/be/wb_pkt[40] (net)                             22.1887              0.0000     0.4435 r
  core/be/icc_place146/INP (NBUFFX8)                              0.0852   -0.0132 &   0.4303 r
  core/be/icc_place146/Z (NBUFFX8)                                0.0437    0.0872 @   0.5175 r
  core/be/n257 (net)                            3      22.2838              0.0000     0.5175 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5175 r
  core/be/be_checker/wb_pkt_i[40] (net)                22.2838              0.0000     0.5175 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5175 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      22.2838              0.0000     0.5175 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5175 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  22.2838     0.0000     0.5175 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5175 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  22.2838   0.0000     0.5175 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0316  -0.0033 @   0.5142 r d 
  data arrival time                                                                    0.5142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2584     0.2584
  clock reconvergence pessimism                                            -0.0055     0.2529
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2529 r
  library hold time                                                         0.0500     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1904   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0368    0.1880     0.4858 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   3.9804      0.0000     0.4858 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.4858 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   3.9804    0.0000     0.4858 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.4858 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   3.9804           0.0000     0.4858 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0368  -0.0033 &   0.4825 r
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                            -0.0097     0.2978
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.2978 r
  library hold time                                                        -0.0266     0.2712
  data required time                                                                   0.2712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2712
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1940   0.0000   0.3007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0330   0.1857   0.4864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.5935   0.0000   0.4864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.4864 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.5935      0.0000     0.4864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.4864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.5935   0.0000   0.4864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0330   0.0000 &   0.4864 r
  data arrival time                                                                    0.4864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                            -0.0098     0.3006
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3006 r
  library hold time                                                        -0.0256     0.2751
  data required time                                                                   0.2751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2751
  data arrival time                                                                   -0.4864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1903   0.0000    0.2975 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0335    0.1858     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.7896      0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.4833 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.7896              0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.7896           0.0000     0.4833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0335   0.0000 &   0.4833 r
  data arrival time                                                                    0.4833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                        -0.0257     0.2719
  data required time                                                                   0.2719
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2719
  data arrival time                                                                   -0.4833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2850     0.2850
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1754   0.0000   0.2850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0343   0.1851   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   3.0884   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   3.0884       0.0000     0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   3.0884   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0343   0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0094     0.2844
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.2844 r
  library hold time                                                        -0.0257     0.2587
  data required time                                                                   0.2587
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2587
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1772   0.0000   0.2961 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0516   0.2173   0.5134 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2  11.9362   0.0000   0.5134 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5134 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)  11.9362            0.0000     0.5134 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5134 f
  core/be/be_checker/dispatch_pkt_o[59] (net)          11.9362              0.0000     0.5134 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5134 f
  core/be/dispatch_pkt[59] (net)                       11.9362              0.0000     0.5134 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5134 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)       11.9362              0.0000     0.5134 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5134 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)  11.9362           0.0000     0.5134 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0516   0.0001 &   0.5135 f
  data arrival time                                                                    0.5135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  clock reconvergence pessimism                                            -0.0055     0.2886
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.2886 r
  library hold time                                                         0.0135     0.3021
  data required time                                                                   0.3021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3021
  data arrival time                                                                   -0.5135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1751    0.0000     0.2690 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0332    0.1844     0.4534 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.6860        0.0000     0.4534 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4534 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.6860              0.0000     0.4534 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4534 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.6860              0.0000     0.4534 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0332    0.0000 &   0.4534 r
  data arrival time                                                                    0.4534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2667 r
  library hold time                                                        -0.0248     0.2419
  data required time                                                                   0.2419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2419
  data arrival time                                                                   -0.4534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1904   0.0000   0.2991 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0344   0.1864   0.4855 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.1314   0.0000   0.4855 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.4855 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.1314      0.0000     0.4855 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.4855 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.1314   0.0000   0.4855 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0344  -0.0006 &   0.4849 r
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  clock reconvergence pessimism                                            -0.0097     0.2992
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.2992 r
  library hold time                                                        -0.0259     0.2733
  data required time                                                                   0.2733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2733
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1939   0.0000   0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0589   0.2237     0.5231 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4  15.2191     0.0000     0.5231 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.5231 f
  core/be/be_calculator/commit_pkt_o[93] (net)         15.2191              0.0000     0.5231 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.5231 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)  15.2191           0.0000     0.5231 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0589   0.0001 &   0.5232 f
  data arrival time                                                                    0.5232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0098     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.2991 r
  library hold time                                                         0.0124     0.3115
  data required time                                                                   0.3115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3115
  data arrival time                                                                   -0.5232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1751    0.0000     0.2704 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0320    0.1836     0.4540 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.2435        0.0000     0.4540 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4540 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.2435              0.0000     0.4540 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4540 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.2435             0.0000     0.4540 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0320    0.0000 &   0.4540 r
  data arrival time                                                                    0.4540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                        -0.0244     0.2423
  data required time                                                                   0.2423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2423
  data arrival time                                                                   -0.4540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2772     0.2772
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1674   0.0000    0.2772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0359    0.1856     0.4628 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.6780      0.0000     0.4628 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.4628 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.6780              0.0000     0.4628 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.4628 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.6780           0.0000     0.4628 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0359   0.0000 &   0.4628 r
  data arrival time                                                                    0.4628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2864     0.2864
  clock reconvergence pessimism                                            -0.0092     0.2771
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.2771 r
  library hold time                                                        -0.0260     0.2511
  data required time                                                                   0.2511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2511
  data arrival time                                                                   -0.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1904   0.0000   0.2993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0340   0.1861   0.4854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.9571   0.0000   0.4854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4854 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.9571      0.0000     0.4854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.9571   0.0000   0.4854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0340   0.0000 &   0.4854 r
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2994 r
  library hold time                                                        -0.0258     0.2736
  data required time                                                                   0.2736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2736
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1904   0.0000    0.2991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0340    0.1861     0.4852 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.9713      0.0000     0.4852 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.4852 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.9713    0.0000     0.4852 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.4852 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.9713            0.0000     0.4852 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0340    0.0000 &   0.4853 r
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0097     0.2992
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.2992 r
  library hold time                                                        -0.0258     0.2734
  data required time                                                                   0.2734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2734
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1754   0.0000    0.2844 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0353    0.1858     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.4619      0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4702 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.4619              0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.4619           0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0353   0.0000 &   0.4703 r
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0094     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.2843 r
  library hold time                                                        -0.0260     0.2583
  data required time                                                                   0.2583
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2583
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1703   0.0000    0.2842 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0357    0.1857     0.4698 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.6077      0.0000     0.4698 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4698 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.6077              0.0000     0.4698 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4698 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.6077           0.0000     0.4698 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0357   0.0000 &   0.4699 r
  data arrival time                                                                    0.4699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2839 r
  library hold time                                                        -0.0260     0.2579
  data required time                                                                   0.2579
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2579
  data arrival time                                                                   -0.4699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2991     0.2991
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1904   0.0000   0.2991 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0342   0.1862   0.4853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   3.0431   0.0000   0.4853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.4853 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   3.0431      0.0000     0.4853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.4853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   3.0431   0.0000   0.4853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0342   0.0000 &   0.4853 r
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                            -0.0097     0.2992
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.2992 r
  library hold time                                                        -0.0259     0.2733
  data required time                                                                   0.2733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2733
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2779     0.2779
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1675   0.0000   0.2779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0636   0.2244     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  17.2818     0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.5023 f
  core/be/be_calculator/commit_pkt_o[41] (net)         17.2818              0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  17.2818           0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0636  -0.0013 &   0.5010 f
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2889     0.2889
  clock reconvergence pessimism                                            -0.0092     0.2796
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.2796 r
  library hold time                                                         0.0093     0.2889
  data required time                                                                   0.2889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2889
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2966     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1903   0.0000    0.2966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0344    0.1864     0.4830 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.1125      0.0000     0.4830 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.4830 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.1125   0.0000     0.4830 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.4830 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.1125           0.0000     0.4830 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0344   0.0000 &   0.4830 r
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  clock reconvergence pessimism                                            -0.0097     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                        -0.0259     0.2709
  data required time                                                                   0.2709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2709
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1903   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0343   0.1863   0.4838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.0771   0.0000   0.4838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4838 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.0771      0.0000     0.4838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.0771   0.0000   0.4838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0343   0.0000 &   0.4838 r
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2976 r
  library hold time                                                        -0.0259     0.2717
  data required time                                                                   0.2717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2717
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1941   0.0000   0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0646   0.2272     0.5279 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  17.7063     0.0000     0.5279 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5279 f
  core/be/be_calculator/commit_pkt_o[95] (net)         17.7063              0.0000     0.5279 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5279 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  17.7063           0.0000     0.5279 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0646  -0.0026 &   0.5253 f
  data arrival time                                                                    0.5253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  clock reconvergence pessimism                                            -0.0098     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0112     0.3132
  data required time                                                                   0.3132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3132
  data arrival time                                                                   -0.5253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1754   0.0000    0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0349    0.1855     0.4709 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   3.2971      0.0000     0.4709 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.4709 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   3.2971              0.0000     0.4709 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.4709 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   3.2971           0.0000     0.4709 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0349   0.0000 &   0.4710 r
  data arrival time                                                                    0.4710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  clock reconvergence pessimism                                            -0.0094     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                        -0.0258     0.2588
  data required time                                                                   0.2588
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2588
  data arrival time                                                                   -0.4710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1754   0.0000    0.2854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0356    0.1860     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.5685      0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4714 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.5685              0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.5685           0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0356   0.0000 &   0.4714 r
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  clock reconvergence pessimism                                            -0.0094     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2853 r
  library hold time                                                        -0.0261     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1784   0.0000   0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0389   0.1884     0.4641 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.7725     0.0000     0.4641 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.4641 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.7725    0.0000     0.4641 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.4641 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.7725           0.0000     0.4641 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0389   0.0001 &   0.4642 r
  data arrival time                                                                    0.4642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  clock reconvergence pessimism                                            -0.0024     0.2791
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.2791 r
  library hold time                                                        -0.0271     0.2520
  data required time                                                                   0.2520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2520
  data arrival time                                                                   -0.4642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2974     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1904   0.0000    0.2974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0333    0.1857     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.7330      0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.4831 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.7330   0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.7330           0.0000     0.4831 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0333   0.0000 &   0.4831 r
  data arrival time                                                                    0.4831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0097     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                        -0.0256     0.2709
  data required time                                                                   0.2709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2709
  data arrival time                                                                   -0.4831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1904   0.0000    0.2993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0344    0.1864     0.4857 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.1121      0.0000     0.4857 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4857 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.1121    0.0000     0.4857 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4857 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.1121            0.0000     0.4857 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0344    0.0000 &   0.4857 r
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2994 r
  library hold time                                                        -0.0259     0.2735
  data required time                                                                   0.2735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2735
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1904   0.0000   0.2981 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0344   0.1864   0.4845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   3.1222   0.0000   0.4845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.4845 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   3.1222      0.0000     0.4845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.4845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   3.1222   0.0000   0.4845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0344   0.0000 &   0.4845 r
  data arrival time                                                                    0.4845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0097     0.2982
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2982 r
  library hold time                                                        -0.0259     0.2722
  data required time                                                                   0.2722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2722
  data arrival time                                                                   -0.4845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1904   0.0000   0.2975 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0344   0.1864   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.1167   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.1167      0.0000     0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.1167   0.0000   0.4839 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0344   0.0000 &   0.4839 r
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3073     0.3073
  clock reconvergence pessimism                                            -0.0097     0.2976
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2976 r
  library hold time                                                        -0.0259     0.2717
  data required time                                                                   0.2717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2717
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1940   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0341   0.1865   0.4874 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.9985   0.0000   0.4874 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.4874 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.9985      0.0000     0.4874 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.4874 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.9985   0.0000   0.4874 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0341   0.0000 &   0.4875 r
  data arrival time                                                                    0.4875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3010 r
  library hold time                                                        -0.0259     0.2752
  data required time                                                                   0.2752
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2752
  data arrival time                                                                   -0.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1940   0.0000   0.3008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0338   0.1863   0.4870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.8925   0.0000   0.4870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4870 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.8925      0.0000     0.4870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.8925   0.0000   0.4870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0338   0.0000 &   0.4870 r
  data arrival time                                                                    0.4870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                            -0.0098     0.3005
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3005 r
  library hold time                                                        -0.0258     0.2747
  data required time                                                                   0.2747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2747
  data arrival time                                                                   -0.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1904   0.0000   0.2981 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0352   0.1869   0.4851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.4233   0.0000   0.4851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.4851 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.4233      0.0000     0.4851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.4851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.4233   0.0000   0.4851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0352  -0.0007 &   0.4844 r
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  clock reconvergence pessimism                                            -0.0097     0.2982
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.2982 r
  library hold time                                                        -0.0262     0.2720
  data required time                                                                   0.2720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2720
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1904   0.0000   0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0339   0.1861     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.9422     0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.9422    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.9422           0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0339   0.0000 &   0.4837 r
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0097     0.2970
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2970 r
  library hold time                                                        -0.0258     0.2713
  data required time                                                                   0.2713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2713
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1941   0.0000   0.3008 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0645   0.2272     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  17.6942     0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.5280 f
  core/be/be_calculator/commit_pkt_o[98] (net)         17.6942              0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  17.6942           0.0000     0.5280 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0645  -0.0024 &   0.5256 f
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3118     0.3118
  clock reconvergence pessimism                                            -0.0098     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0112     0.3132
  data required time                                                                   0.3132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3132
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1784   0.0000    0.2757 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0393    0.1887     0.4643 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.8959      0.0000     0.4643 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.4643 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.8959    0.0000     0.4643 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.4643 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.8959           0.0000     0.4643 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0393   0.0001 &   0.4644 r
  data arrival time                                                                    0.4644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  clock reconvergence pessimism                                            -0.0024     0.2791
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.2791 r
  library hold time                                                        -0.0272     0.2519
  data required time                                                                   0.2519
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2519
  data arrival time                                                                   -0.4644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1940   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0366   0.1881     0.4879 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   3.9205     0.0000     0.4879 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.4879 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   3.9205   0.0000     0.4879 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.4879 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   3.9205           0.0000     0.4879 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0366  -0.0015 &   0.4864 r
  data arrival time                                                                    0.4864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                            -0.0098     0.3005
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3005 r
  library hold time                                                        -0.0266     0.2739
  data required time                                                                   0.2739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2739
  data arrival time                                                                   -0.4864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2711     0.2711
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1531   0.0000     0.2711 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0412    0.1879     0.4590 r
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   5.5897       0.0000     0.4590 r
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.4590 r
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   5.5897             0.0000     0.4590 r
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.4590 r
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   5.5897            0.0000     0.4590 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0412    0.0000 &   0.4591 r
  data arrival time                                                                    0.4591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  clock reconvergence pessimism                                            -0.0024     0.2739
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.2739 r
  library hold time                                                        -0.0275     0.2464
  data required time                                                                   0.2464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2464
  data arrival time                                                                   -0.4591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2127


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.1940   0.0000   0.2987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0655   0.2278     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4  18.1311     0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.5265 f
  core/be/be_calculator/commit_pkt_o[104] (net)        18.1311              0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)  18.1311           0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0655  -0.0008 &   0.5256 f
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3117     0.3117
  clock reconvergence pessimism                                            -0.0098     0.3019
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.3019 r
  library hold time                                                         0.0110     0.3129
  data required time                                                                   0.3129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3129
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2127


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2702     0.2702
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1526   0.0000   0.2702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0415   0.1880     0.4582 r
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   5.6857     0.0000     0.4582 r
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.4582 r
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   5.6857             0.0000     0.4582 r
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.4582 r
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   5.6857           0.0000     0.4582 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0415   0.0001 &   0.4583 r
  data arrival time                                                                    0.4583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  clock reconvergence pessimism                                            -0.0024     0.2731
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.2731 r
  library hold time                                                        -0.0276     0.2455
  data required time                                                                   0.2455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2455
  data arrival time                                                                   -0.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1904   0.0000   0.2989 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0366   0.1879   0.4868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.9294   0.0000   0.4868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4868 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.9294      0.0000     0.4868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.9294   0.0000   0.4868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0366  -0.0012 &   0.4857 r
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3091     0.3091
  clock reconvergence pessimism                                            -0.0097     0.2994
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2994 r
  library hold time                                                        -0.0265     0.2728
  data required time                                                                   0.2728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2728
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1703   0.0000    0.2834 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0375    0.1869     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   4.2677      0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.4702 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   4.2677              0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   4.2677           0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0375   0.0001 &   0.4703 r
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0094     0.2839
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.2839 r
  library hold time                                                        -0.0266     0.2574
  data required time                                                                   0.2574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2574
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1940   0.0000   0.3007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0352   0.1872   0.4879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.4142   0.0000   0.4879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.4879 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.4142      0.0000     0.4879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.4879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.4142   0.0000   0.4879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0352   0.0000 &   0.4880 r
  data arrival time                                                                    0.4880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3011 r
  library hold time                                                        -0.0262     0.2749
  data required time                                                                   0.2749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2749
  data arrival time                                                                   -0.4880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2131


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0363   0.1864   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.8128   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.8128       0.0000     0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.8128   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0363   0.0000 &   0.4718 r
  data arrival time                                                                    0.4718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  clock reconvergence pessimism                                            -0.0094     0.2849
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.2849 r
  library hold time                                                        -0.0263     0.2586
  data required time                                                                   0.2586
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2586
  data arrival time                                                                   -0.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2131


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1940   0.0000   0.3010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0349   0.1870   0.4880 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   3.3184   0.0000   0.4880 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4880 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   3.3184      0.0000     0.4880 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4880 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   3.3184   0.0000   0.4880 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0349   0.0000 &   0.4881 r
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                            -0.0098     0.3010
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3010 r
  library hold time                                                        -0.0261     0.2749
  data required time                                                                   0.2749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2749
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2968     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1903   0.0000    0.2968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0560    0.1997     0.4965 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1  11.1447      0.0000     0.4965 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.4965 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)  11.1447   0.0000     0.4965 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.4965 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)  11.1447           0.0000     0.4965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0560  -0.0084 &   0.4881 r
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                            -0.0036     0.3069
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3069 r
  library hold time                                                        -0.0321     0.2748
  data required time                                                                   0.2748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2748
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2853     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1754   0.0000   0.2853 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0377   0.1874   0.4727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   4.3334   0.0000   0.4727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4727 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   4.3334       0.0000     0.4727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   4.3334   0.0000   0.4727 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0377  -0.0008 &   0.4719 r
  data arrival time                                                                    0.4719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0094     0.2853
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2853 r
  library hold time                                                        -0.0267     0.2586
  data required time                                                                   0.2586
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2586
  data arrival time                                                                   -0.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1751    0.0000     0.2704 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0336    0.1847     0.4551 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.8469        0.0000     0.4551 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4551 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.8469              0.0000     0.4551 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4551 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.8469             0.0000     0.4551 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0336    0.0000 &   0.4551 r
  data arrival time                                                                    0.4551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  clock reconvergence pessimism                                            -0.0024     0.2667
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2667 r
  library hold time                                                        -0.0249     0.2418
  data required time                                                                   0.2418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2418
  data arrival time                                                                   -0.4551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2134


1
