// Seed: 4230924360
module module_0;
  integer id_1;
  assign id_1 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_18;
  assign id_12 = id_18;
  assign id_13 = id_2[1];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_6 = 1;
  wire id_19;
  supply1 id_20 = 1;
  assign id_3 = 1;
  and primCall (id_1, id_10, id_12, id_14, id_15, id_18, id_2, id_3, id_6, id_7, id_8, id_9);
  wire id_21;
  wire id_22;
  wire id_23;
endprogram
