// Seed: 2246035389
module module_0 (
    output uwire id_0
    , id_4,
    input  wand  id_1,
    output tri1  id_2
);
  assign id_2 = 1;
  assign module_2.id_4 = 0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1
);
  wor id_3 = 1'b0 * 1'b0 - 1;
  assign id_3 = 1'd0;
  tri id_4 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4
  );
  assign id_4 = id_1;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5
);
  assign id_5 = |id_3;
  buf primCall (id_1, id_4);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
endmodule
