
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401618 <.init>:
  401618:	stp	x29, x30, [sp, #-16]!
  40161c:	mov	x29, sp
  401620:	bl	401aa0 <ferror@plt+0x60>
  401624:	ldp	x29, x30, [sp], #16
  401628:	ret

Disassembly of section .plt:

0000000000401630 <memcpy@plt-0x20>:
  401630:	stp	x16, x30, [sp, #-16]!
  401634:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401638:	ldr	x17, [x16, #4088]
  40163c:	add	x16, x16, #0xff8
  401640:	br	x17
  401644:	nop
  401648:	nop
  40164c:	nop

0000000000401650 <memcpy@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401654:	ldr	x17, [x16]
  401658:	add	x16, x16, #0x0
  40165c:	br	x17

0000000000401660 <_exit@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401664:	ldr	x17, [x16, #8]
  401668:	add	x16, x16, #0x8
  40166c:	br	x17

0000000000401670 <strtoul@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401674:	ldr	x17, [x16, #16]
  401678:	add	x16, x16, #0x10
  40167c:	br	x17

0000000000401680 <strlen@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401684:	ldr	x17, [x16, #24]
  401688:	add	x16, x16, #0x18
  40168c:	br	x17

0000000000401690 <fputs@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401694:	ldr	x17, [x16, #32]
  401698:	add	x16, x16, #0x20
  40169c:	br	x17

00000000004016a0 <exit@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4016a4:	ldr	x17, [x16, #40]
  4016a8:	add	x16, x16, #0x28
  4016ac:	br	x17

00000000004016b0 <dup@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4016b4:	ldr	x17, [x16, #48]
  4016b8:	add	x16, x16, #0x30
  4016bc:	br	x17

00000000004016c0 <strtoimax@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4016c4:	ldr	x17, [x16, #56]
  4016c8:	add	x16, x16, #0x38
  4016cc:	br	x17

00000000004016d0 <strtod@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4016d4:	ldr	x17, [x16, #64]
  4016d8:	add	x16, x16, #0x40
  4016dc:	br	x17

00000000004016e0 <sysinfo@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4016e4:	ldr	x17, [x16, #72]
  4016e8:	add	x16, x16, #0x48
  4016ec:	br	x17

00000000004016f0 <__cxa_atexit@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4016f4:	ldr	x17, [x16, #80]
  4016f8:	add	x16, x16, #0x50
  4016fc:	br	x17

0000000000401700 <fputc@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401704:	ldr	x17, [x16, #88]
  401708:	add	x16, x16, #0x58
  40170c:	br	x17

0000000000401710 <clock_gettime@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401714:	ldr	x17, [x16, #96]
  401718:	add	x16, x16, #0x60
  40171c:	br	x17

0000000000401720 <fork@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401724:	ldr	x17, [x16, #104]
  401728:	add	x16, x16, #0x68
  40172c:	br	x17

0000000000401730 <snprintf@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401734:	ldr	x17, [x16, #112]
  401738:	add	x16, x16, #0x70
  40173c:	br	x17

0000000000401740 <localeconv@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401744:	ldr	x17, [x16, #120]
  401748:	add	x16, x16, #0x78
  40174c:	br	x17

0000000000401750 <fileno@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401754:	ldr	x17, [x16, #128]
  401758:	add	x16, x16, #0x80
  40175c:	br	x17

0000000000401760 <signal@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401764:	ldr	x17, [x16, #136]
  401768:	add	x16, x16, #0x88
  40176c:	br	x17

0000000000401770 <timer_settime@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401774:	ldr	x17, [x16, #144]
  401778:	add	x16, x16, #0x90
  40177c:	br	x17

0000000000401780 <malloc@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401784:	ldr	x17, [x16, #152]
  401788:	add	x16, x16, #0x98
  40178c:	br	x17

0000000000401790 <open@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401794:	ldr	x17, [x16, #160]
  401798:	add	x16, x16, #0xa0
  40179c:	br	x17

00000000004017a0 <sigemptyset@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4017a4:	ldr	x17, [x16, #168]
  4017a8:	add	x16, x16, #0xa8
  4017ac:	br	x17

00000000004017b0 <strncmp@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4017b4:	ldr	x17, [x16, #176]
  4017b8:	add	x16, x16, #0xb0
  4017bc:	br	x17

00000000004017c0 <bindtextdomain@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4017c4:	ldr	x17, [x16, #184]
  4017c8:	add	x16, x16, #0xb8
  4017cc:	br	x17

00000000004017d0 <__libc_start_main@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4017d4:	ldr	x17, [x16, #192]
  4017d8:	add	x16, x16, #0xc0
  4017dc:	br	x17

00000000004017e0 <fgetc@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4017e4:	ldr	x17, [x16, #200]
  4017e8:	add	x16, x16, #0xc8
  4017ec:	br	x17

00000000004017f0 <flock@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4017f4:	ldr	x17, [x16, #208]
  4017f8:	add	x16, x16, #0xd0
  4017fc:	br	x17

0000000000401800 <memset@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401804:	ldr	x17, [x16, #216]
  401808:	add	x16, x16, #0xd8
  40180c:	br	x17

0000000000401810 <gettimeofday@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401814:	ldr	x17, [x16, #224]
  401818:	add	x16, x16, #0xe0
  40181c:	br	x17

0000000000401820 <strdup@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401824:	ldr	x17, [x16, #232]
  401828:	add	x16, x16, #0xe8
  40182c:	br	x17

0000000000401830 <close@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401834:	ldr	x17, [x16, #240]
  401838:	add	x16, x16, #0xf0
  40183c:	br	x17

0000000000401840 <sigaction@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401844:	ldr	x17, [x16, #248]
  401848:	add	x16, x16, #0xf8
  40184c:	br	x17

0000000000401850 <__gmon_start__@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401854:	ldr	x17, [x16, #256]
  401858:	add	x16, x16, #0x100
  40185c:	br	x17

0000000000401860 <strtoumax@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401864:	ldr	x17, [x16, #264]
  401868:	add	x16, x16, #0x108
  40186c:	br	x17

0000000000401870 <abort@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401874:	ldr	x17, [x16, #272]
  401878:	add	x16, x16, #0x110
  40187c:	br	x17

0000000000401880 <timer_create@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401884:	ldr	x17, [x16, #280]
  401888:	add	x16, x16, #0x118
  40188c:	br	x17

0000000000401890 <access@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401894:	ldr	x17, [x16, #288]
  401898:	add	x16, x16, #0x120
  40189c:	br	x17

00000000004018a0 <textdomain@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4018a4:	ldr	x17, [x16, #296]
  4018a8:	add	x16, x16, #0x128
  4018ac:	br	x17

00000000004018b0 <getopt_long@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4018b4:	ldr	x17, [x16, #304]
  4018b8:	add	x16, x16, #0x130
  4018bc:	br	x17

00000000004018c0 <execvp@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4018c4:	ldr	x17, [x16, #312]
  4018c8:	add	x16, x16, #0x138
  4018cc:	br	x17

00000000004018d0 <strcmp@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4018d4:	ldr	x17, [x16, #320]
  4018d8:	add	x16, x16, #0x140
  4018dc:	br	x17

00000000004018e0 <warn@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4018e4:	ldr	x17, [x16, #328]
  4018e8:	add	x16, x16, #0x148
  4018ec:	br	x17

00000000004018f0 <__ctype_b_loc@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4018f4:	ldr	x17, [x16, #336]
  4018f8:	add	x16, x16, #0x150
  4018fc:	br	x17

0000000000401900 <strtol@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401904:	ldr	x17, [x16, #344]
  401908:	add	x16, x16, #0x158
  40190c:	br	x17

0000000000401910 <free@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401914:	ldr	x17, [x16, #352]
  401918:	add	x16, x16, #0x160
  40191c:	br	x17

0000000000401920 <timer_delete@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401924:	ldr	x17, [x16, #360]
  401928:	add	x16, x16, #0x168
  40192c:	br	x17

0000000000401930 <vasprintf@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401934:	ldr	x17, [x16, #368]
  401938:	add	x16, x16, #0x170
  40193c:	br	x17

0000000000401940 <strndup@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401944:	ldr	x17, [x16, #376]
  401948:	add	x16, x16, #0x178
  40194c:	br	x17

0000000000401950 <strspn@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401954:	ldr	x17, [x16, #384]
  401958:	add	x16, x16, #0x180
  40195c:	br	x17

0000000000401960 <strchr@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401964:	ldr	x17, [x16, #392]
  401968:	add	x16, x16, #0x188
  40196c:	br	x17

0000000000401970 <fflush@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401974:	ldr	x17, [x16, #400]
  401978:	add	x16, x16, #0x190
  40197c:	br	x17

0000000000401980 <warnx@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401984:	ldr	x17, [x16, #408]
  401988:	add	x16, x16, #0x198
  40198c:	br	x17

0000000000401990 <errx@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401994:	ldr	x17, [x16, #416]
  401998:	add	x16, x16, #0x1a0
  40199c:	br	x17

00000000004019a0 <strcspn@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4019a4:	ldr	x17, [x16, #424]
  4019a8:	add	x16, x16, #0x1a8
  4019ac:	br	x17

00000000004019b0 <printf@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4019b4:	ldr	x17, [x16, #432]
  4019b8:	add	x16, x16, #0x1b0
  4019bc:	br	x17

00000000004019c0 <__assert_fail@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4019c4:	ldr	x17, [x16, #440]
  4019c8:	add	x16, x16, #0x1b8
  4019cc:	br	x17

00000000004019d0 <__errno_location@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4019d4:	ldr	x17, [x16, #448]
  4019d8:	add	x16, x16, #0x1c0
  4019dc:	br	x17

00000000004019e0 <getenv@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4019e4:	ldr	x17, [x16, #456]
  4019e8:	add	x16, x16, #0x1c8
  4019ec:	br	x17

00000000004019f0 <waitpid@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x165c0>
  4019f4:	ldr	x17, [x16, #464]
  4019f8:	add	x16, x16, #0x1d0
  4019fc:	br	x17

0000000000401a00 <gettext@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401a04:	ldr	x17, [x16, #472]
  401a08:	add	x16, x16, #0x1d8
  401a0c:	br	x17

0000000000401a10 <fprintf@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401a14:	ldr	x17, [x16, #480]
  401a18:	add	x16, x16, #0x1e0
  401a1c:	br	x17

0000000000401a20 <err@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401a24:	ldr	x17, [x16, #488]
  401a28:	add	x16, x16, #0x1e8
  401a2c:	br	x17

0000000000401a30 <setlocale@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401a34:	ldr	x17, [x16, #496]
  401a38:	add	x16, x16, #0x1f0
  401a3c:	br	x17

0000000000401a40 <ferror@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x165c0>
  401a44:	ldr	x17, [x16, #504]
  401a48:	add	x16, x16, #0x1f8
  401a4c:	br	x17

Disassembly of section .text:

0000000000401a50 <.text>:
  401a50:	mov	x29, #0x0                   	// #0
  401a54:	mov	x30, #0x0                   	// #0
  401a58:	mov	x5, x0
  401a5c:	ldr	x1, [sp]
  401a60:	add	x2, sp, #0x8
  401a64:	mov	x6, sp
  401a68:	movz	x0, #0x0, lsl #48
  401a6c:	movk	x0, #0x0, lsl #32
  401a70:	movk	x0, #0x40, lsl #16
  401a74:	movk	x0, #0x2208
  401a78:	movz	x3, #0x0, lsl #48
  401a7c:	movk	x3, #0x0, lsl #32
  401a80:	movk	x3, #0x40, lsl #16
  401a84:	movk	x3, #0x5b98
  401a88:	movz	x4, #0x0, lsl #48
  401a8c:	movk	x4, #0x0, lsl #32
  401a90:	movk	x4, #0x40, lsl #16
  401a94:	movk	x4, #0x5c18
  401a98:	bl	4017d0 <__libc_start_main@plt>
  401a9c:	bl	401870 <abort@plt>
  401aa0:	adrp	x0, 417000 <ferror@plt+0x155c0>
  401aa4:	ldr	x0, [x0, #4064]
  401aa8:	cbz	x0, 401ab0 <ferror@plt+0x70>
  401aac:	b	401850 <__gmon_start__@plt>
  401ab0:	ret
  401ab4:	stp	x29, x30, [sp, #-32]!
  401ab8:	mov	x29, sp
  401abc:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ac0:	add	x0, x0, #0x268
  401ac4:	str	x0, [sp, #24]
  401ac8:	ldr	x0, [sp, #24]
  401acc:	str	x0, [sp, #24]
  401ad0:	ldr	x1, [sp, #24]
  401ad4:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ad8:	add	x0, x0, #0x268
  401adc:	cmp	x1, x0
  401ae0:	b.eq	401b1c <ferror@plt+0xdc>  // b.none
  401ae4:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401ae8:	add	x0, x0, #0xc48
  401aec:	ldr	x0, [x0]
  401af0:	str	x0, [sp, #16]
  401af4:	ldr	x0, [sp, #16]
  401af8:	str	x0, [sp, #16]
  401afc:	ldr	x0, [sp, #16]
  401b00:	cmp	x0, #0x0
  401b04:	b.eq	401b20 <ferror@plt+0xe0>  // b.none
  401b08:	ldr	x1, [sp, #16]
  401b0c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401b10:	add	x0, x0, #0x268
  401b14:	blr	x1
  401b18:	b	401b20 <ferror@plt+0xe0>
  401b1c:	nop
  401b20:	ldp	x29, x30, [sp], #32
  401b24:	ret
  401b28:	stp	x29, x30, [sp, #-48]!
  401b2c:	mov	x29, sp
  401b30:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401b34:	add	x0, x0, #0x268
  401b38:	str	x0, [sp, #40]
  401b3c:	ldr	x0, [sp, #40]
  401b40:	str	x0, [sp, #40]
  401b44:	ldr	x1, [sp, #40]
  401b48:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401b4c:	add	x0, x0, #0x268
  401b50:	sub	x0, x1, x0
  401b54:	asr	x0, x0, #3
  401b58:	lsr	x1, x0, #63
  401b5c:	add	x0, x1, x0
  401b60:	asr	x0, x0, #1
  401b64:	str	x0, [sp, #32]
  401b68:	ldr	x0, [sp, #32]
  401b6c:	cmp	x0, #0x0
  401b70:	b.eq	401bb0 <ferror@plt+0x170>  // b.none
  401b74:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401b78:	add	x0, x0, #0xc50
  401b7c:	ldr	x0, [x0]
  401b80:	str	x0, [sp, #24]
  401b84:	ldr	x0, [sp, #24]
  401b88:	str	x0, [sp, #24]
  401b8c:	ldr	x0, [sp, #24]
  401b90:	cmp	x0, #0x0
  401b94:	b.eq	401bb4 <ferror@plt+0x174>  // b.none
  401b98:	ldr	x2, [sp, #24]
  401b9c:	ldr	x1, [sp, #32]
  401ba0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ba4:	add	x0, x0, #0x268
  401ba8:	blr	x2
  401bac:	b	401bb4 <ferror@plt+0x174>
  401bb0:	nop
  401bb4:	ldp	x29, x30, [sp], #48
  401bb8:	ret
  401bbc:	stp	x29, x30, [sp, #-16]!
  401bc0:	mov	x29, sp
  401bc4:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401bc8:	add	x0, x0, #0x298
  401bcc:	ldrb	w0, [x0]
  401bd0:	and	x0, x0, #0xff
  401bd4:	cmp	x0, #0x0
  401bd8:	b.ne	401bf4 <ferror@plt+0x1b4>  // b.any
  401bdc:	bl	401ab4 <ferror@plt+0x74>
  401be0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401be4:	add	x0, x0, #0x298
  401be8:	mov	w1, #0x1                   	// #1
  401bec:	strb	w1, [x0]
  401bf0:	b	401bf8 <ferror@plt+0x1b8>
  401bf4:	nop
  401bf8:	ldp	x29, x30, [sp], #16
  401bfc:	ret
  401c00:	stp	x29, x30, [sp, #-16]!
  401c04:	mov	x29, sp
  401c08:	bl	401b28 <ferror@plt+0xe8>
  401c0c:	nop
  401c10:	ldp	x29, x30, [sp], #16
  401c14:	ret
  401c18:	stp	x29, x30, [sp, #-48]!
  401c1c:	mov	x29, sp
  401c20:	str	x0, [sp, #24]
  401c24:	bl	4019d0 <__errno_location@plt>
  401c28:	str	wzr, [x0]
  401c2c:	ldr	x0, [sp, #24]
  401c30:	bl	401a40 <ferror@plt>
  401c34:	cmp	w0, #0x0
  401c38:	b.ne	401c94 <ferror@plt+0x254>  // b.any
  401c3c:	ldr	x0, [sp, #24]
  401c40:	bl	401970 <fflush@plt>
  401c44:	cmp	w0, #0x0
  401c48:	b.ne	401c94 <ferror@plt+0x254>  // b.any
  401c4c:	ldr	x0, [sp, #24]
  401c50:	bl	401750 <fileno@plt>
  401c54:	str	w0, [sp, #44]
  401c58:	ldr	w0, [sp, #44]
  401c5c:	cmp	w0, #0x0
  401c60:	b.lt	401c9c <ferror@plt+0x25c>  // b.tstop
  401c64:	ldr	w0, [sp, #44]
  401c68:	bl	4016b0 <dup@plt>
  401c6c:	str	w0, [sp, #44]
  401c70:	ldr	w0, [sp, #44]
  401c74:	cmp	w0, #0x0
  401c78:	b.lt	401c9c <ferror@plt+0x25c>  // b.tstop
  401c7c:	ldr	w0, [sp, #44]
  401c80:	bl	401830 <close@plt>
  401c84:	cmp	w0, #0x0
  401c88:	b.ne	401c9c <ferror@plt+0x25c>  // b.any
  401c8c:	mov	w0, #0x0                   	// #0
  401c90:	b	401cbc <ferror@plt+0x27c>
  401c94:	nop
  401c98:	b	401ca0 <ferror@plt+0x260>
  401c9c:	nop
  401ca0:	bl	4019d0 <__errno_location@plt>
  401ca4:	ldr	w0, [x0]
  401ca8:	cmp	w0, #0x9
  401cac:	b.ne	401cb8 <ferror@plt+0x278>  // b.any
  401cb0:	mov	w0, #0x0                   	// #0
  401cb4:	b	401cbc <ferror@plt+0x27c>
  401cb8:	mov	w0, #0xffffffff            	// #-1
  401cbc:	ldp	x29, x30, [sp], #48
  401cc0:	ret
  401cc4:	stp	x29, x30, [sp, #-16]!
  401cc8:	mov	x29, sp
  401ccc:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401cd0:	add	x0, x0, #0x280
  401cd4:	ldr	x0, [x0]
  401cd8:	bl	401c18 <ferror@plt+0x1d8>
  401cdc:	cmp	w0, #0x0
  401ce0:	b.eq	401d30 <ferror@plt+0x2f0>  // b.none
  401ce4:	bl	4019d0 <__errno_location@plt>
  401ce8:	ldr	w0, [x0]
  401cec:	cmp	w0, #0x20
  401cf0:	b.eq	401d30 <ferror@plt+0x2f0>  // b.none
  401cf4:	bl	4019d0 <__errno_location@plt>
  401cf8:	ldr	w0, [x0]
  401cfc:	cmp	w0, #0x0
  401d00:	b.eq	401d18 <ferror@plt+0x2d8>  // b.none
  401d04:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401d08:	add	x0, x0, #0xc58
  401d0c:	bl	401a00 <gettext@plt>
  401d10:	bl	4018e0 <warn@plt>
  401d14:	b	401d28 <ferror@plt+0x2e8>
  401d18:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401d1c:	add	x0, x0, #0xc58
  401d20:	bl	401a00 <gettext@plt>
  401d24:	bl	401980 <warnx@plt>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	bl	401660 <_exit@plt>
  401d30:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401d34:	add	x0, x0, #0x268
  401d38:	ldr	x0, [x0]
  401d3c:	bl	401c18 <ferror@plt+0x1d8>
  401d40:	cmp	w0, #0x0
  401d44:	b.eq	401d50 <ferror@plt+0x310>  // b.none
  401d48:	mov	w0, #0x1                   	// #1
  401d4c:	bl	401660 <_exit@plt>
  401d50:	nop
  401d54:	ldp	x29, x30, [sp], #16
  401d58:	ret
  401d5c:	stp	x29, x30, [sp, #-16]!
  401d60:	mov	x29, sp
  401d64:	adrp	x0, 401000 <memcpy@plt-0x650>
  401d68:	add	x0, x0, #0xcc4
  401d6c:	bl	405c20 <ferror@plt+0x41e0>
  401d70:	nop
  401d74:	ldp	x29, x30, [sp], #16
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-32]!
  401d80:	mov	x29, sp
  401d84:	str	x19, [sp, #16]
  401d88:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401d8c:	add	x0, x0, #0xc68
  401d90:	bl	401a00 <gettext@plt>
  401d94:	mov	x2, x0
  401d98:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401d9c:	add	x0, x0, #0x280
  401da0:	ldr	x0, [x0]
  401da4:	mov	x1, x0
  401da8:	mov	x0, x2
  401dac:	bl	401690 <fputs@plt>
  401db0:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401db4:	add	x0, x0, #0xc78
  401db8:	bl	401a00 <gettext@plt>
  401dbc:	mov	x2, x0
  401dc0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401dc4:	add	x0, x0, #0x290
  401dc8:	ldr	x0, [x0]
  401dcc:	mov	x1, x0
  401dd0:	mov	x0, x2
  401dd4:	bl	4019b0 <printf@plt>
  401dd8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ddc:	add	x0, x0, #0x280
  401de0:	ldr	x0, [x0]
  401de4:	mov	x1, x0
  401de8:	mov	w0, #0xa                   	// #10
  401dec:	bl	401700 <fputc@plt>
  401df0:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401df4:	add	x0, x0, #0xd10
  401df8:	bl	401a00 <gettext@plt>
  401dfc:	mov	x2, x0
  401e00:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401e04:	add	x0, x0, #0x280
  401e08:	ldr	x0, [x0]
  401e0c:	mov	x1, x0
  401e10:	mov	x0, x2
  401e14:	bl	401690 <fputs@plt>
  401e18:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401e1c:	add	x0, x0, #0xd38
  401e20:	bl	401a00 <gettext@plt>
  401e24:	mov	x2, x0
  401e28:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401e2c:	add	x0, x0, #0x280
  401e30:	ldr	x0, [x0]
  401e34:	mov	x1, x0
  401e38:	mov	x0, x2
  401e3c:	bl	401690 <fputs@plt>
  401e40:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401e44:	add	x0, x0, #0xd48
  401e48:	bl	401a00 <gettext@plt>
  401e4c:	mov	x2, x0
  401e50:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401e54:	add	x0, x0, #0x280
  401e58:	ldr	x0, [x0]
  401e5c:	mov	x1, x0
  401e60:	mov	x0, x2
  401e64:	bl	401690 <fputs@plt>
  401e68:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401e6c:	add	x0, x0, #0xd78
  401e70:	bl	401a00 <gettext@plt>
  401e74:	mov	x2, x0
  401e78:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401e7c:	add	x0, x0, #0x280
  401e80:	ldr	x0, [x0]
  401e84:	mov	x1, x0
  401e88:	mov	x0, x2
  401e8c:	bl	401690 <fputs@plt>
  401e90:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401e94:	add	x0, x0, #0xdb8
  401e98:	bl	401a00 <gettext@plt>
  401e9c:	mov	x2, x0
  401ea0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ea4:	add	x0, x0, #0x280
  401ea8:	ldr	x0, [x0]
  401eac:	mov	x1, x0
  401eb0:	mov	x0, x2
  401eb4:	bl	401690 <fputs@plt>
  401eb8:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401ebc:	add	x0, x0, #0xde8
  401ec0:	bl	401a00 <gettext@plt>
  401ec4:	mov	x2, x0
  401ec8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ecc:	add	x0, x0, #0x280
  401ed0:	ldr	x0, [x0]
  401ed4:	mov	x1, x0
  401ed8:	mov	x0, x2
  401edc:	bl	401690 <fputs@plt>
  401ee0:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401ee4:	add	x0, x0, #0xe20
  401ee8:	bl	401a00 <gettext@plt>
  401eec:	mov	x2, x0
  401ef0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401ef4:	add	x0, x0, #0x280
  401ef8:	ldr	x0, [x0]
  401efc:	mov	x1, x0
  401f00:	mov	x0, x2
  401f04:	bl	401690 <fputs@plt>
  401f08:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401f0c:	add	x0, x0, #0xe60
  401f10:	bl	401a00 <gettext@plt>
  401f14:	mov	x2, x0
  401f18:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401f1c:	add	x0, x0, #0x280
  401f20:	ldr	x0, [x0]
  401f24:	mov	x1, x0
  401f28:	mov	x0, x2
  401f2c:	bl	401690 <fputs@plt>
  401f30:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401f34:	add	x0, x0, #0xeb0
  401f38:	bl	401a00 <gettext@plt>
  401f3c:	mov	x2, x0
  401f40:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401f44:	add	x0, x0, #0x280
  401f48:	ldr	x0, [x0]
  401f4c:	mov	x1, x0
  401f50:	mov	x0, x2
  401f54:	bl	401690 <fputs@plt>
  401f58:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401f5c:	add	x0, x0, #0xef8
  401f60:	bl	401a00 <gettext@plt>
  401f64:	mov	x2, x0
  401f68:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401f6c:	add	x0, x0, #0x280
  401f70:	ldr	x0, [x0]
  401f74:	mov	x1, x0
  401f78:	mov	x0, x2
  401f7c:	bl	401690 <fputs@plt>
  401f80:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401f84:	add	x0, x0, #0xf48
  401f88:	bl	401a00 <gettext@plt>
  401f8c:	mov	x2, x0
  401f90:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401f94:	add	x0, x0, #0x280
  401f98:	ldr	x0, [x0]
  401f9c:	mov	x1, x0
  401fa0:	mov	x0, x2
  401fa4:	bl	401690 <fputs@plt>
  401fa8:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401fac:	add	x0, x0, #0xf88
  401fb0:	bl	401a00 <gettext@plt>
  401fb4:	mov	x2, x0
  401fb8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401fbc:	add	x0, x0, #0x280
  401fc0:	ldr	x0, [x0]
  401fc4:	mov	x1, x0
  401fc8:	mov	x0, x2
  401fcc:	bl	401690 <fputs@plt>
  401fd0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  401fd4:	add	x0, x0, #0x280
  401fd8:	ldr	x0, [x0]
  401fdc:	mov	x1, x0
  401fe0:	mov	w0, #0xa                   	// #10
  401fe4:	bl	401700 <fputc@plt>
  401fe8:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401fec:	add	x0, x0, #0xfb8
  401ff0:	bl	401a00 <gettext@plt>
  401ff4:	mov	x19, x0
  401ff8:	adrp	x0, 405000 <ferror@plt+0x35c0>
  401ffc:	add	x0, x0, #0xfd0
  402000:	bl	401a00 <gettext@plt>
  402004:	mov	x4, x0
  402008:	adrp	x0, 405000 <ferror@plt+0x35c0>
  40200c:	add	x3, x0, #0xfe0
  402010:	mov	x2, x19
  402014:	adrp	x0, 405000 <ferror@plt+0x35c0>
  402018:	add	x1, x0, #0xff0
  40201c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402020:	add	x0, x0, #0x0
  402024:	bl	4019b0 <printf@plt>
  402028:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40202c:	add	x0, x0, #0x18
  402030:	bl	401a00 <gettext@plt>
  402034:	mov	x2, x0
  402038:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40203c:	add	x1, x0, #0x38
  402040:	mov	x0, x2
  402044:	bl	4019b0 <printf@plt>
  402048:	mov	w0, #0x0                   	// #0
  40204c:	bl	4016a0 <exit@plt>
  402050:	sub	sp, sp, #0x20
  402054:	str	w0, [sp, #28]
  402058:	str	x1, [sp, #16]
  40205c:	str	x2, [sp, #8]
  402060:	ldr	x0, [sp, #16]
  402064:	ldr	w0, [x0, #8]
  402068:	cmn	w0, #0x2
  40206c:	b.ne	402080 <ferror@plt+0x640>  // b.any
  402070:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402074:	add	x0, x0, #0x29c
  402078:	mov	w1, #0x1                   	// #1
  40207c:	str	w1, [x0]
  402080:	nop
  402084:	add	sp, sp, #0x20
  402088:	ret
  40208c:	stp	x29, x30, [sp, #-48]!
  402090:	mov	x29, sp
  402094:	str	x0, [sp, #24]
  402098:	str	x1, [sp, #16]
  40209c:	ldr	x0, [sp, #16]
  4020a0:	ldr	w0, [x0]
  4020a4:	str	w0, [sp, #40]
  4020a8:	bl	4019d0 <__errno_location@plt>
  4020ac:	str	wzr, [x0]
  4020b0:	ldr	w1, [sp, #40]
  4020b4:	mov	w0, #0x140                 	// #320
  4020b8:	orr	w0, w1, w0
  4020bc:	str	w0, [sp, #40]
  4020c0:	mov	w2, #0x1b6                 	// #438
  4020c4:	ldr	w1, [sp, #40]
  4020c8:	ldr	x0, [sp, #24]
  4020cc:	bl	401790 <open@plt>
  4020d0:	str	w0, [sp, #44]
  4020d4:	ldr	w0, [sp, #44]
  4020d8:	cmp	w0, #0x0
  4020dc:	b.ge	402108 <ferror@plt+0x6c8>  // b.tcont
  4020e0:	bl	4019d0 <__errno_location@plt>
  4020e4:	ldr	w0, [x0]
  4020e8:	cmp	w0, #0x15
  4020ec:	b.ne	402108 <ferror@plt+0x6c8>  // b.any
  4020f0:	mov	w0, #0x100                 	// #256
  4020f4:	str	w0, [sp, #40]
  4020f8:	ldr	w1, [sp, #40]
  4020fc:	ldr	x0, [sp, #24]
  402100:	bl	401790 <open@plt>
  402104:	str	w0, [sp, #44]
  402108:	ldr	w0, [sp, #44]
  40210c:	cmp	w0, #0x0
  402110:	b.ge	402190 <ferror@plt+0x750>  // b.tcont
  402114:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402118:	add	x0, x0, #0x48
  40211c:	bl	401a00 <gettext@plt>
  402120:	ldr	x1, [sp, #24]
  402124:	bl	4018e0 <warn@plt>
  402128:	bl	4019d0 <__errno_location@plt>
  40212c:	ldr	w0, [x0]
  402130:	cmp	w0, #0xc
  402134:	b.eq	402158 <ferror@plt+0x718>  // b.none
  402138:	bl	4019d0 <__errno_location@plt>
  40213c:	ldr	w0, [x0]
  402140:	cmp	w0, #0x18
  402144:	b.eq	402158 <ferror@plt+0x718>  // b.none
  402148:	bl	4019d0 <__errno_location@plt>
  40214c:	ldr	w0, [x0]
  402150:	cmp	w0, #0x17
  402154:	b.ne	402160 <ferror@plt+0x720>  // b.any
  402158:	mov	w0, #0x47                  	// #71
  40215c:	bl	4016a0 <exit@plt>
  402160:	bl	4019d0 <__errno_location@plt>
  402164:	ldr	w0, [x0]
  402168:	cmp	w0, #0x1e
  40216c:	b.eq	402180 <ferror@plt+0x740>  // b.none
  402170:	bl	4019d0 <__errno_location@plt>
  402174:	ldr	w0, [x0]
  402178:	cmp	w0, #0x1c
  40217c:	b.ne	402188 <ferror@plt+0x748>  // b.any
  402180:	mov	w0, #0x49                  	// #73
  402184:	bl	4016a0 <exit@plt>
  402188:	mov	w0, #0x42                  	// #66
  40218c:	bl	4016a0 <exit@plt>
  402190:	ldr	x0, [sp, #16]
  402194:	ldr	w1, [sp, #40]
  402198:	str	w1, [x0]
  40219c:	ldr	w0, [sp, #44]
  4021a0:	ldp	x29, x30, [sp], #48
  4021a4:	ret
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	mov	x29, sp
  4021b0:	str	x0, [sp, #24]
  4021b4:	ldr	x0, [sp, #24]
  4021b8:	ldr	x0, [x0]
  4021bc:	ldr	x1, [sp, #24]
  4021c0:	bl	4018c0 <execvp@plt>
  4021c4:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4021c8:	add	x0, x0, #0x68
  4021cc:	bl	401a00 <gettext@plt>
  4021d0:	mov	x2, x0
  4021d4:	ldr	x0, [sp, #24]
  4021d8:	ldr	x0, [x0]
  4021dc:	mov	x1, x0
  4021e0:	mov	x0, x2
  4021e4:	bl	4018e0 <warn@plt>
  4021e8:	bl	4019d0 <__errno_location@plt>
  4021ec:	ldr	w0, [x0]
  4021f0:	cmp	w0, #0xc
  4021f4:	b.ne	402200 <ferror@plt+0x7c0>  // b.any
  4021f8:	mov	w0, #0x47                  	// #71
  4021fc:	b	402204 <ferror@plt+0x7c4>
  402200:	mov	w0, #0x45                  	// #69
  402204:	bl	401660 <_exit@plt>
  402208:	stp	x29, x30, [sp, #-256]!
  40220c:	mov	x29, sp
  402210:	str	x19, [sp, #16]
  402214:	str	w0, [sp, #44]
  402218:	str	x1, [sp, #32]
  40221c:	str	wzr, [sp, #252]
  402220:	mov	w0, #0x2                   	// #2
  402224:	str	w0, [sp, #248]
  402228:	str	wzr, [sp, #244]
  40222c:	str	wzr, [sp, #148]
  402230:	mov	w0, #0xffffffff            	// #-1
  402234:	str	w0, [sp, #240]
  402238:	str	wzr, [sp, #236]
  40223c:	str	wzr, [sp, #232]
  402240:	str	wzr, [sp, #228]
  402244:	mov	w0, #0x1                   	// #1
  402248:	str	w0, [sp, #224]
  40224c:	str	xzr, [sp, #216]
  402250:	str	xzr, [sp, #208]
  402254:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402258:	add	x1, x0, #0x80
  40225c:	mov	w0, #0x6                   	// #6
  402260:	bl	401a30 <setlocale@plt>
  402264:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402268:	add	x1, x0, #0x88
  40226c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402270:	add	x0, x0, #0xa0
  402274:	bl	4017c0 <bindtextdomain@plt>
  402278:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40227c:	add	x0, x0, #0xa0
  402280:	bl	4018a0 <textdomain@plt>
  402284:	bl	401d5c <ferror@plt+0x31c>
  402288:	mov	w0, #0x40                  	// #64
  40228c:	bl	402fe8 <ferror@plt+0x15a8>
  402290:	ldr	w0, [sp, #44]
  402294:	cmp	w0, #0x1
  402298:	b.gt	4022e8 <ferror@plt+0x8a8>
  40229c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4022a0:	add	x0, x0, #0xb0
  4022a4:	bl	401a00 <gettext@plt>
  4022a8:	bl	401980 <warnx@plt>
  4022ac:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4022b0:	add	x0, x0, #0x268
  4022b4:	ldr	x19, [x0]
  4022b8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4022bc:	add	x0, x0, #0xc8
  4022c0:	bl	401a00 <gettext@plt>
  4022c4:	mov	x1, x0
  4022c8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4022cc:	add	x0, x0, #0x290
  4022d0:	ldr	x0, [x0]
  4022d4:	mov	x2, x0
  4022d8:	mov	x0, x19
  4022dc:	bl	401a10 <fprintf@plt>
  4022e0:	mov	w0, #0x40                  	// #64
  4022e4:	bl	4016a0 <exit@plt>
  4022e8:	add	x0, sp, #0x98
  4022ec:	mov	x2, #0x20                  	// #32
  4022f0:	mov	w1, #0x0                   	// #0
  4022f4:	bl	401800 <memset@plt>
  4022f8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4022fc:	add	x0, x0, #0x288
  402300:	str	wzr, [x0]
  402304:	b	402548 <ferror@plt+0xb08>
  402308:	ldr	w0, [sp, #204]
  40230c:	cmp	w0, #0x80
  402310:	b.eq	4024c8 <ferror@plt+0xa88>  // b.none
  402314:	ldr	w0, [sp, #204]
  402318:	cmp	w0, #0x80
  40231c:	b.gt	40250c <ferror@plt+0xacc>
  402320:	ldr	w0, [sp, #204]
  402324:	cmp	w0, #0x78
  402328:	b.eq	402420 <ferror@plt+0x9e0>  // b.none
  40232c:	ldr	w0, [sp, #204]
  402330:	cmp	w0, #0x78
  402334:	b.gt	40250c <ferror@plt+0xacc>
  402338:	ldr	w0, [sp, #204]
  40233c:	cmp	w0, #0x77
  402340:	b.eq	40245c <ferror@plt+0xa1c>  // b.none
  402344:	ldr	w0, [sp, #204]
  402348:	cmp	w0, #0x77
  40234c:	b.gt	40250c <ferror@plt+0xacc>
  402350:	ldr	w0, [sp, #204]
  402354:	cmp	w0, #0x75
  402358:	b.eq	40242c <ferror@plt+0x9ec>  // b.none
  40235c:	ldr	w0, [sp, #204]
  402360:	cmp	w0, #0x75
  402364:	b.gt	40250c <ferror@plt+0xacc>
  402368:	ldr	w0, [sp, #204]
  40236c:	cmp	w0, #0x73
  402370:	b.eq	402414 <ferror@plt+0x9d4>  // b.none
  402374:	ldr	w0, [sp, #204]
  402378:	cmp	w0, #0x73
  40237c:	b.gt	40250c <ferror@plt+0xacc>
  402380:	ldr	w0, [sp, #204]
  402384:	cmp	w0, #0x6f
  402388:	b.eq	402438 <ferror@plt+0x9f8>  // b.none
  40238c:	ldr	w0, [sp, #204]
  402390:	cmp	w0, #0x6f
  402394:	b.gt	40250c <ferror@plt+0xacc>
  402398:	ldr	w0, [sp, #204]
  40239c:	cmp	w0, #0x6e
  4023a0:	b.eq	402450 <ferror@plt+0xa10>  // b.none
  4023a4:	ldr	w0, [sp, #204]
  4023a8:	cmp	w0, #0x6e
  4023ac:	b.gt	40250c <ferror@plt+0xacc>
  4023b0:	ldr	w0, [sp, #204]
  4023b4:	cmp	w0, #0x68
  4023b8:	b.eq	402508 <ferror@plt+0xac8>  // b.none
  4023bc:	ldr	w0, [sp, #204]
  4023c0:	cmp	w0, #0x68
  4023c4:	b.gt	40250c <ferror@plt+0xacc>
  4023c8:	ldr	w0, [sp, #204]
  4023cc:	cmp	w0, #0x65
  4023d0:	b.eq	402420 <ferror@plt+0x9e0>  // b.none
  4023d4:	ldr	w0, [sp, #204]
  4023d8:	cmp	w0, #0x65
  4023dc:	b.gt	40250c <ferror@plt+0xacc>
  4023e0:	ldr	w0, [sp, #204]
  4023e4:	cmp	w0, #0x56
  4023e8:	b.eq	4024d4 <ferror@plt+0xa94>  // b.none
  4023ec:	ldr	w0, [sp, #204]
  4023f0:	cmp	w0, #0x56
  4023f4:	b.gt	40250c <ferror@plt+0xacc>
  4023f8:	ldr	w0, [sp, #204]
  4023fc:	cmp	w0, #0x45
  402400:	b.eq	40249c <ferror@plt+0xa5c>  // b.none
  402404:	ldr	w0, [sp, #204]
  402408:	cmp	w0, #0x46
  40240c:	b.eq	402444 <ferror@plt+0xa04>  // b.none
  402410:	b	40250c <ferror@plt+0xacc>
  402414:	mov	w0, #0x1                   	// #1
  402418:	str	w0, [sp, #248]
  40241c:	b	402548 <ferror@plt+0xb08>
  402420:	mov	w0, #0x2                   	// #2
  402424:	str	w0, [sp, #248]
  402428:	b	402548 <ferror@plt+0xb08>
  40242c:	mov	w0, #0x8                   	// #8
  402430:	str	w0, [sp, #248]
  402434:	b	402548 <ferror@plt+0xb08>
  402438:	mov	w0, #0x1                   	// #1
  40243c:	str	w0, [sp, #236]
  402440:	b	402548 <ferror@plt+0xb08>
  402444:	mov	w0, #0x1                   	// #1
  402448:	str	w0, [sp, #232]
  40244c:	b	402548 <ferror@plt+0xb08>
  402450:	mov	w0, #0x4                   	// #4
  402454:	str	w0, [sp, #244]
  402458:	b	402548 <ferror@plt+0xb08>
  40245c:	mov	w0, #0x1                   	// #1
  402460:	str	w0, [sp, #252]
  402464:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402468:	add	x0, x0, #0x270
  40246c:	ldr	x19, [x0]
  402470:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402474:	add	x0, x0, #0xf0
  402478:	bl	401a00 <gettext@plt>
  40247c:	mov	x1, x0
  402480:	add	x0, sp, #0x98
  402484:	add	x0, x0, #0x10
  402488:	mov	x2, x1
  40248c:	mov	x1, x0
  402490:	mov	x0, x19
  402494:	bl	404350 <ferror@plt+0x2910>
  402498:	b	402548 <ferror@plt+0xb08>
  40249c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4024a0:	add	x0, x0, #0x270
  4024a4:	ldr	x19, [x0]
  4024a8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4024ac:	add	x0, x0, #0x108
  4024b0:	bl	401a00 <gettext@plt>
  4024b4:	mov	x1, x0
  4024b8:	mov	x0, x19
  4024bc:	bl	403c28 <ferror@plt+0x21e8>
  4024c0:	str	w0, [sp, #224]
  4024c4:	b	402548 <ferror@plt+0xb08>
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	str	w0, [sp, #228]
  4024d0:	b	402548 <ferror@plt+0xb08>
  4024d4:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4024d8:	add	x0, x0, #0x120
  4024dc:	bl	401a00 <gettext@plt>
  4024e0:	mov	x3, x0
  4024e4:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4024e8:	add	x0, x0, #0x290
  4024ec:	ldr	x1, [x0]
  4024f0:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4024f4:	add	x2, x0, #0x130
  4024f8:	mov	x0, x3
  4024fc:	bl	4019b0 <printf@plt>
  402500:	mov	w0, #0x0                   	// #0
  402504:	bl	4016a0 <exit@plt>
  402508:	bl	401d7c <ferror@plt+0x33c>
  40250c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402510:	add	x0, x0, #0x268
  402514:	ldr	x19, [x0]
  402518:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40251c:	add	x0, x0, #0xc8
  402520:	bl	401a00 <gettext@plt>
  402524:	mov	x1, x0
  402528:	adrp	x0, 418000 <ferror@plt+0x165c0>
  40252c:	add	x0, x0, #0x290
  402530:	ldr	x0, [x0]
  402534:	mov	x2, x0
  402538:	mov	x0, x19
  40253c:	bl	401a10 <fprintf@plt>
  402540:	mov	w0, #0x40                  	// #64
  402544:	bl	4016a0 <exit@plt>
  402548:	add	x0, sp, #0x90
  40254c:	mov	x4, x0
  402550:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402554:	add	x3, x0, #0x388
  402558:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40255c:	add	x2, x0, #0x148
  402560:	ldr	x1, [sp, #32]
  402564:	ldr	w0, [sp, #44]
  402568:	bl	4018b0 <getopt_long@plt>
  40256c:	str	w0, [sp, #204]
  402570:	ldr	w0, [sp, #204]
  402574:	cmn	w0, #0x1
  402578:	b.ne	402308 <ferror@plt+0x8c8>  // b.any
  40257c:	ldr	w0, [sp, #232]
  402580:	cmp	w0, #0x0
  402584:	b.eq	4025ac <ferror@plt+0xb6c>  // b.none
  402588:	ldr	w0, [sp, #236]
  40258c:	cmp	w0, #0x0
  402590:	b.eq	4025ac <ferror@plt+0xb6c>  // b.none
  402594:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402598:	add	x0, x0, #0x158
  40259c:	bl	401a00 <gettext@plt>
  4025a0:	mov	x1, x0
  4025a4:	mov	w0, #0x40                  	// #64
  4025a8:	bl	401990 <errx@plt>
  4025ac:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4025b0:	add	x0, x0, #0x278
  4025b4:	ldr	w0, [x0]
  4025b8:	add	w0, w0, #0x1
  4025bc:	ldr	w1, [sp, #44]
  4025c0:	cmp	w1, w0
  4025c4:	b.le	4027a8 <ferror@plt+0xd68>
  4025c8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4025cc:	add	x0, x0, #0x278
  4025d0:	ldr	w0, [x0]
  4025d4:	sxtw	x0, w0
  4025d8:	add	x0, x0, #0x1
  4025dc:	lsl	x0, x0, #3
  4025e0:	ldr	x1, [sp, #32]
  4025e4:	add	x0, x1, x0
  4025e8:	ldr	x2, [x0]
  4025ec:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4025f0:	add	x1, x0, #0x190
  4025f4:	mov	x0, x2
  4025f8:	bl	4018d0 <strcmp@plt>
  4025fc:	cmp	w0, #0x0
  402600:	b.eq	402640 <ferror@plt+0xc00>  // b.none
  402604:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402608:	add	x0, x0, #0x278
  40260c:	ldr	w0, [x0]
  402610:	sxtw	x0, w0
  402614:	add	x0, x0, #0x1
  402618:	lsl	x0, x0, #3
  40261c:	ldr	x1, [sp, #32]
  402620:	add	x0, x1, x0
  402624:	ldr	x2, [x0]
  402628:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40262c:	add	x1, x0, #0x198
  402630:	mov	x0, x2
  402634:	bl	4018d0 <strcmp@plt>
  402638:	cmp	w0, #0x0
  40263c:	b.ne	402748 <ferror@plt+0xd08>  // b.any
  402640:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402644:	add	x0, x0, #0x278
  402648:	ldr	w0, [x0]
  40264c:	add	w0, w0, #0x3
  402650:	ldr	w1, [sp, #44]
  402654:	cmp	w1, w0
  402658:	b.eq	4026a0 <ferror@plt+0xc60>  // b.none
  40265c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402660:	add	x0, x0, #0x1a8
  402664:	bl	401a00 <gettext@plt>
  402668:	mov	x3, x0
  40266c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402670:	add	x0, x0, #0x278
  402674:	ldr	w0, [x0]
  402678:	sxtw	x0, w0
  40267c:	add	x0, x0, #0x1
  402680:	lsl	x0, x0, #3
  402684:	ldr	x1, [sp, #32]
  402688:	add	x0, x1, x0
  40268c:	ldr	x0, [x0]
  402690:	mov	x2, x0
  402694:	mov	x1, x3
  402698:	mov	w0, #0x40                  	// #64
  40269c:	bl	401990 <errx@plt>
  4026a0:	add	x0, sp, #0x48
  4026a4:	str	x0, [sp, #216]
  4026a8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4026ac:	add	x0, x0, #0x1d8
  4026b0:	bl	4019e0 <getenv@plt>
  4026b4:	mov	x1, x0
  4026b8:	ldr	x0, [sp, #216]
  4026bc:	str	x1, [x0]
  4026c0:	ldr	x0, [sp, #216]
  4026c4:	ldr	x0, [x0]
  4026c8:	cmp	x0, #0x0
  4026cc:	b.eq	4026e4 <ferror@plt+0xca4>  // b.none
  4026d0:	ldr	x0, [sp, #216]
  4026d4:	ldr	x0, [x0]
  4026d8:	ldrsb	w0, [x0]
  4026dc:	cmp	w0, #0x0
  4026e0:	b.ne	4026f4 <ferror@plt+0xcb4>  // b.any
  4026e4:	ldr	x0, [sp, #216]
  4026e8:	adrp	x1, 406000 <ferror@plt+0x45c0>
  4026ec:	add	x1, x1, #0x1e0
  4026f0:	str	x1, [x0]
  4026f4:	ldr	x0, [sp, #216]
  4026f8:	add	x0, x0, #0x8
  4026fc:	adrp	x1, 406000 <ferror@plt+0x45c0>
  402700:	add	x1, x1, #0x190
  402704:	str	x1, [x0]
  402708:	adrp	x0, 418000 <ferror@plt+0x165c0>
  40270c:	add	x0, x0, #0x278
  402710:	ldr	w0, [x0]
  402714:	sxtw	x0, w0
  402718:	add	x0, x0, #0x2
  40271c:	lsl	x0, x0, #3
  402720:	ldr	x1, [sp, #32]
  402724:	add	x1, x1, x0
  402728:	ldr	x0, [sp, #216]
  40272c:	add	x0, x0, #0x10
  402730:	ldr	x1, [x1]
  402734:	str	x1, [x0]
  402738:	ldr	x0, [sp, #216]
  40273c:	add	x0, x0, #0x18
  402740:	str	xzr, [x0]
  402744:	b	40276c <ferror@plt+0xd2c>
  402748:	adrp	x0, 418000 <ferror@plt+0x165c0>
  40274c:	add	x0, x0, #0x278
  402750:	ldr	w0, [x0]
  402754:	sxtw	x0, w0
  402758:	add	x0, x0, #0x1
  40275c:	lsl	x0, x0, #3
  402760:	ldr	x1, [sp, #32]
  402764:	add	x0, x1, x0
  402768:	str	x0, [sp, #216]
  40276c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402770:	add	x0, x0, #0x278
  402774:	ldr	w0, [x0]
  402778:	sxtw	x0, w0
  40277c:	lsl	x0, x0, #3
  402780:	ldr	x1, [sp, #32]
  402784:	add	x0, x1, x0
  402788:	ldr	x0, [x0]
  40278c:	str	x0, [sp, #208]
  402790:	add	x0, sp, #0x94
  402794:	mov	x1, x0
  402798:	ldr	x0, [sp, #208]
  40279c:	bl	40208c <ferror@plt+0x64c>
  4027a0:	str	w0, [sp, #240]
  4027a4:	b	402818 <ferror@plt+0xdd8>
  4027a8:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4027ac:	add	x0, x0, #0x278
  4027b0:	ldr	w0, [x0]
  4027b4:	ldr	w1, [sp, #44]
  4027b8:	cmp	w1, w0
  4027bc:	b.le	402800 <ferror@plt+0xdc0>
  4027c0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4027c4:	add	x0, x0, #0x278
  4027c8:	ldr	w0, [x0]
  4027cc:	sxtw	x0, w0
  4027d0:	lsl	x0, x0, #3
  4027d4:	ldr	x1, [sp, #32]
  4027d8:	add	x0, x1, x0
  4027dc:	ldr	x19, [x0]
  4027e0:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4027e4:	add	x0, x0, #0x1e8
  4027e8:	bl	401a00 <gettext@plt>
  4027ec:	mov	x1, x0
  4027f0:	mov	x0, x19
  4027f4:	bl	403c28 <ferror@plt+0x21e8>
  4027f8:	str	w0, [sp, #240]
  4027fc:	b	402818 <ferror@plt+0xdd8>
  402800:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402804:	add	x0, x0, #0x200
  402808:	bl	401a00 <gettext@plt>
  40280c:	mov	x1, x0
  402810:	mov	w0, #0x40                  	// #64
  402814:	bl	401990 <errx@plt>
  402818:	ldr	w0, [sp, #252]
  40281c:	cmp	w0, #0x0
  402820:	b.eq	402884 <ferror@plt+0xe44>  // b.none
  402824:	ldr	x0, [sp, #168]
  402828:	cmp	x0, #0x0
  40282c:	b.ne	40284c <ferror@plt+0xe0c>  // b.any
  402830:	ldr	x0, [sp, #176]
  402834:	cmp	x0, #0x0
  402838:	b.ne	40284c <ferror@plt+0xe0c>  // b.any
  40283c:	str	wzr, [sp, #252]
  402840:	mov	w0, #0x4                   	// #4
  402844:	str	w0, [sp, #244]
  402848:	b	402884 <ferror@plt+0xe44>
  40284c:	add	x1, sp, #0x98
  402850:	add	x3, sp, #0xb8
  402854:	adrp	x0, 402000 <ferror@plt+0x5c0>
  402858:	add	x2, x0, #0x50
  40285c:	mov	x0, x3
  402860:	bl	402e28 <ferror@plt+0x13e8>
  402864:	cmp	w0, #0x0
  402868:	b.eq	402884 <ferror@plt+0xe44>  // b.none
  40286c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402870:	add	x0, x0, #0x230
  402874:	bl	401a00 <gettext@plt>
  402878:	mov	x1, x0
  40287c:	mov	w0, #0x47                  	// #71
  402880:	bl	401a20 <err@plt>
  402884:	ldr	w0, [sp, #228]
  402888:	cmp	w0, #0x0
  40288c:	b.eq	402a08 <ferror@plt+0xfc8>  // b.none
  402890:	add	x0, sp, #0x78
  402894:	bl	402db8 <ferror@plt+0x1378>
  402898:	b	402a08 <ferror@plt+0xfc8>
  40289c:	bl	4019d0 <__errno_location@plt>
  4028a0:	ldr	w0, [x0]
  4028a4:	cmp	w0, #0xb
  4028a8:	b.eq	4028d8 <ferror@plt+0xe98>  // b.none
  4028ac:	cmp	w0, #0xb
  4028b0:	b.gt	4029a8 <ferror@plt+0xf68>
  4028b4:	cmp	w0, #0x9
  4028b8:	b.eq	402934 <ferror@plt+0xef4>  // b.none
  4028bc:	cmp	w0, #0x9
  4028c0:	b.gt	4029a8 <ferror@plt+0xf68>
  4028c4:	cmp	w0, #0x4
  4028c8:	b.eq	4028fc <ferror@plt+0xebc>  // b.none
  4028cc:	cmp	w0, #0x5
  4028d0:	b.eq	402934 <ferror@plt+0xef4>  // b.none
  4028d4:	b	4029a8 <ferror@plt+0xf68>
  4028d8:	ldr	w0, [sp, #228]
  4028dc:	cmp	w0, #0x0
  4028e0:	b.eq	4028f4 <ferror@plt+0xeb4>  // b.none
  4028e4:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4028e8:	add	x0, x0, #0x248
  4028ec:	bl	401a00 <gettext@plt>
  4028f0:	bl	401980 <warnx@plt>
  4028f4:	ldr	w0, [sp, #224]
  4028f8:	bl	4016a0 <exit@plt>
  4028fc:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402900:	add	x0, x0, #0x29c
  402904:	ldr	w0, [x0]
  402908:	cmp	w0, #0x0
  40290c:	b.eq	402a08 <ferror@plt+0xfc8>  // b.none
  402910:	ldr	w0, [sp, #228]
  402914:	cmp	w0, #0x0
  402918:	b.eq	40292c <ferror@plt+0xeec>  // b.none
  40291c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402920:	add	x0, x0, #0x260
  402924:	bl	401a00 <gettext@plt>
  402928:	bl	401980 <warnx@plt>
  40292c:	ldr	w0, [sp, #224]
  402930:	bl	4016a0 <exit@plt>
  402934:	ldr	w0, [sp, #148]
  402938:	and	w0, w0, #0x2
  40293c:	cmp	w0, #0x0
  402940:	b.ne	4029a8 <ferror@plt+0xf68>  // b.any
  402944:	ldr	w0, [sp, #248]
  402948:	cmp	w0, #0x1
  40294c:	b.eq	4029a8 <ferror@plt+0xf68>  // b.none
  402950:	ldr	x0, [sp, #208]
  402954:	cmp	x0, #0x0
  402958:	b.eq	4029a8 <ferror@plt+0xf68>  // b.none
  40295c:	mov	w1, #0x6                   	// #6
  402960:	ldr	x0, [sp, #208]
  402964:	bl	401890 <access@plt>
  402968:	cmp	w0, #0x0
  40296c:	b.ne	4029a8 <ferror@plt+0xf68>  // b.any
  402970:	ldr	w0, [sp, #240]
  402974:	bl	401830 <close@plt>
  402978:	mov	w0, #0x2                   	// #2
  40297c:	str	w0, [sp, #148]
  402980:	add	x0, sp, #0x94
  402984:	mov	x1, x0
  402988:	ldr	x0, [sp, #208]
  40298c:	bl	40208c <ferror@plt+0x64c>
  402990:	str	w0, [sp, #240]
  402994:	ldr	w0, [sp, #148]
  402998:	and	w0, w0, #0x2
  40299c:	cmp	w0, #0x0
  4029a0:	b.eq	4029a8 <ferror@plt+0xf68>  // b.none
  4029a4:	b	402a08 <ferror@plt+0xfc8>
  4029a8:	ldr	x0, [sp, #208]
  4029ac:	cmp	x0, #0x0
  4029b0:	b.eq	4029c8 <ferror@plt+0xf88>  // b.none
  4029b4:	ldr	x1, [sp, #208]
  4029b8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4029bc:	add	x0, x0, #0x288
  4029c0:	bl	4018e0 <warn@plt>
  4029c4:	b	4029d8 <ferror@plt+0xf98>
  4029c8:	ldr	w1, [sp, #240]
  4029cc:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4029d0:	add	x0, x0, #0x290
  4029d4:	bl	4018e0 <warn@plt>
  4029d8:	bl	4019d0 <__errno_location@plt>
  4029dc:	ldr	w0, [x0]
  4029e0:	cmp	w0, #0x25
  4029e4:	b.eq	4029f8 <ferror@plt+0xfb8>  // b.none
  4029e8:	bl	4019d0 <__errno_location@plt>
  4029ec:	ldr	w0, [x0]
  4029f0:	cmp	w0, #0xc
  4029f4:	b.ne	402a00 <ferror@plt+0xfc0>  // b.any
  4029f8:	mov	w0, #0x47                  	// #71
  4029fc:	b	402a04 <ferror@plt+0xfc4>
  402a00:	mov	w0, #0x41                  	// #65
  402a04:	bl	4016a0 <exit@plt>
  402a08:	ldr	w1, [sp, #248]
  402a0c:	ldr	w0, [sp, #244]
  402a10:	orr	w0, w1, w0
  402a14:	mov	w1, w0
  402a18:	ldr	w0, [sp, #240]
  402a1c:	bl	4017f0 <flock@plt>
  402a20:	cmp	w0, #0x0
  402a24:	b.ne	40289c <ferror@plt+0xe5c>  // b.any
  402a28:	ldr	w0, [sp, #252]
  402a2c:	cmp	w0, #0x0
  402a30:	b.eq	402a3c <ferror@plt+0xffc>  // b.none
  402a34:	add	x0, sp, #0xb8
  402a38:	bl	402fc4 <ferror@plt+0x1584>
  402a3c:	ldr	w0, [sp, #228]
  402a40:	cmp	w0, #0x0
  402a44:	b.eq	402ad4 <ferror@plt+0x1094>  // b.none
  402a48:	add	x0, sp, #0x68
  402a4c:	bl	402db8 <ferror@plt+0x1378>
  402a50:	ldr	x1, [sp, #104]
  402a54:	ldr	x0, [sp, #120]
  402a58:	sub	x0, x1, x0
  402a5c:	str	x0, [sp, #56]
  402a60:	ldr	x1, [sp, #112]
  402a64:	ldr	x0, [sp, #128]
  402a68:	sub	x0, x1, x0
  402a6c:	str	x0, [sp, #64]
  402a70:	ldr	x0, [sp, #64]
  402a74:	cmp	x0, #0x0
  402a78:	b.ge	402a9c <ferror@plt+0x105c>  // b.tcont
  402a7c:	ldr	x0, [sp, #56]
  402a80:	sub	x0, x0, #0x1
  402a84:	str	x0, [sp, #56]
  402a88:	ldr	x1, [sp, #64]
  402a8c:	mov	x0, #0x4240                	// #16960
  402a90:	movk	x0, #0xf, lsl #16
  402a94:	add	x0, x1, x0
  402a98:	str	x0, [sp, #64]
  402a9c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402aa0:	add	x0, x0, #0x298
  402aa4:	bl	401a00 <gettext@plt>
  402aa8:	mov	x4, x0
  402aac:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402ab0:	add	x0, x0, #0x290
  402ab4:	ldr	x0, [x0]
  402ab8:	ldr	x1, [sp, #56]
  402abc:	ldr	x2, [sp, #64]
  402ac0:	mov	x3, x2
  402ac4:	mov	x2, x1
  402ac8:	mov	x1, x0
  402acc:	mov	x0, x4
  402ad0:	bl	4019b0 <printf@plt>
  402ad4:	str	wzr, [sp, #140]
  402ad8:	ldr	x0, [sp, #216]
  402adc:	cmp	x0, #0x0
  402ae0:	b.eq	402c78 <ferror@plt+0x1238>  // b.none
  402ae4:	mov	x1, #0x0                   	// #0
  402ae8:	mov	w0, #0x11                  	// #17
  402aec:	bl	401760 <signal@plt>
  402af0:	ldr	w0, [sp, #228]
  402af4:	cmp	w0, #0x0
  402af8:	b.eq	402b2c <ferror@plt+0x10ec>  // b.none
  402afc:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402b00:	add	x0, x0, #0x2c8
  402b04:	bl	401a00 <gettext@plt>
  402b08:	mov	x3, x0
  402b0c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402b10:	add	x0, x0, #0x290
  402b14:	ldr	x1, [x0]
  402b18:	ldr	x0, [sp, #216]
  402b1c:	ldr	x0, [x0]
  402b20:	mov	x2, x0
  402b24:	mov	x0, x3
  402b28:	bl	4019b0 <printf@plt>
  402b2c:	ldr	w0, [sp, #232]
  402b30:	cmp	w0, #0x0
  402b34:	b.ne	402c70 <ferror@plt+0x1230>  // b.any
  402b38:	bl	401720 <fork@plt>
  402b3c:	str	w0, [sp, #200]
  402b40:	ldr	w0, [sp, #200]
  402b44:	cmp	w0, #0x0
  402b48:	b.ge	402b64 <ferror@plt+0x1124>  // b.tcont
  402b4c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402b50:	add	x0, x0, #0x2e0
  402b54:	bl	401a00 <gettext@plt>
  402b58:	mov	x1, x0
  402b5c:	mov	w0, #0x47                  	// #71
  402b60:	bl	401a20 <err@plt>
  402b64:	ldr	w0, [sp, #200]
  402b68:	cmp	w0, #0x0
  402b6c:	b.ne	402b8c <ferror@plt+0x114c>  // b.any
  402b70:	ldr	w0, [sp, #236]
  402b74:	cmp	w0, #0x0
  402b78:	b.eq	402b84 <ferror@plt+0x1144>  // b.none
  402b7c:	ldr	w0, [sp, #240]
  402b80:	bl	401830 <close@plt>
  402b84:	ldr	x0, [sp, #216]
  402b88:	bl	4021a8 <ferror@plt+0x768>
  402b8c:	add	x0, sp, #0x8c
  402b90:	mov	w2, #0x0                   	// #0
  402b94:	mov	x1, x0
  402b98:	ldr	w0, [sp, #200]
  402b9c:	bl	4019f0 <waitpid@plt>
  402ba0:	str	w0, [sp, #196]
  402ba4:	ldr	w0, [sp, #196]
  402ba8:	cmn	w0, #0x1
  402bac:	b.ne	402bc0 <ferror@plt+0x1180>  // b.any
  402bb0:	bl	4019d0 <__errno_location@plt>
  402bb4:	ldr	w0, [x0]
  402bb8:	cmp	w0, #0x4
  402bbc:	b.ne	402bd4 <ferror@plt+0x1194>  // b.any
  402bc0:	ldr	w1, [sp, #196]
  402bc4:	ldr	w0, [sp, #200]
  402bc8:	cmp	w1, w0
  402bcc:	b.ne	402b8c <ferror@plt+0x114c>  // b.any
  402bd0:	b	402bd8 <ferror@plt+0x1198>
  402bd4:	nop
  402bd8:	ldr	w0, [sp, #196]
  402bdc:	cmn	w0, #0x1
  402be0:	b.ne	402c00 <ferror@plt+0x11c0>  // b.any
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	str	w0, [sp, #140]
  402bec:	adrp	x0, 406000 <ferror@plt+0x45c0>
  402bf0:	add	x0, x0, #0x2f0
  402bf4:	bl	401a00 <gettext@plt>
  402bf8:	bl	4018e0 <warn@plt>
  402bfc:	b	402c78 <ferror@plt+0x1238>
  402c00:	ldr	w0, [sp, #140]
  402c04:	and	w0, w0, #0x7f
  402c08:	cmp	w0, #0x0
  402c0c:	b.ne	402c24 <ferror@plt+0x11e4>  // b.any
  402c10:	ldr	w0, [sp, #140]
  402c14:	asr	w0, w0, #8
  402c18:	and	w0, w0, #0xff
  402c1c:	str	w0, [sp, #140]
  402c20:	b	402c78 <ferror@plt+0x1238>
  402c24:	ldr	w0, [sp, #140]
  402c28:	and	w0, w0, #0xff
  402c2c:	and	w0, w0, #0x7f
  402c30:	and	w0, w0, #0xff
  402c34:	add	w0, w0, #0x1
  402c38:	and	w0, w0, #0xff
  402c3c:	sxtb	w0, w0
  402c40:	asr	w0, w0, #1
  402c44:	sxtb	w0, w0
  402c48:	cmp	w0, #0x0
  402c4c:	b.le	402c64 <ferror@plt+0x1224>
  402c50:	ldr	w0, [sp, #140]
  402c54:	and	w0, w0, #0x7f
  402c58:	add	w0, w0, #0x80
  402c5c:	str	w0, [sp, #140]
  402c60:	b	402c78 <ferror@plt+0x1238>
  402c64:	mov	w0, #0x47                  	// #71
  402c68:	str	w0, [sp, #140]
  402c6c:	b	402c78 <ferror@plt+0x1238>
  402c70:	ldr	x0, [sp, #216]
  402c74:	bl	4021a8 <ferror@plt+0x768>
  402c78:	ldr	w0, [sp, #140]
  402c7c:	ldr	x19, [sp, #16]
  402c80:	ldp	x29, x30, [sp], #256
  402c84:	ret
  402c88:	stp	x29, x30, [sp, #-192]!
  402c8c:	mov	x29, sp
  402c90:	str	x0, [sp, #24]
  402c94:	add	x0, sp, #0x90
  402c98:	mov	x1, #0x0                   	// #0
  402c9c:	bl	401810 <gettimeofday@plt>
  402ca0:	cmp	w0, #0x0
  402ca4:	b.eq	402cb8 <ferror@plt+0x1278>  // b.none
  402ca8:	bl	4019d0 <__errno_location@plt>
  402cac:	ldr	w0, [x0]
  402cb0:	neg	w0, w0
  402cb4:	b	402db0 <ferror@plt+0x1370>
  402cb8:	add	x0, sp, #0xb0
  402cbc:	mov	x1, x0
  402cc0:	mov	w0, #0x7                   	// #7
  402cc4:	bl	401710 <clock_gettime@plt>
  402cc8:	cmp	w0, #0x0
  402ccc:	b.ne	402d70 <ferror@plt+0x1330>  // b.any
  402cd0:	ldr	x0, [sp, #176]
  402cd4:	str	x0, [sp, #160]
  402cd8:	ldr	x0, [sp, #184]
  402cdc:	mov	x1, #0xf7cf                	// #63439
  402ce0:	movk	x1, #0xe353, lsl #16
  402ce4:	movk	x1, #0x9ba5, lsl #32
  402ce8:	movk	x1, #0x20c4, lsl #48
  402cec:	smulh	x1, x0, x1
  402cf0:	asr	x1, x1, #7
  402cf4:	asr	x0, x0, #63
  402cf8:	sub	x0, x1, x0
  402cfc:	str	x0, [sp, #168]
  402d00:	ldr	x1, [sp, #144]
  402d04:	ldr	x0, [sp, #160]
  402d08:	sub	x1, x1, x0
  402d0c:	ldr	x0, [sp, #24]
  402d10:	str	x1, [x0]
  402d14:	ldr	x1, [sp, #152]
  402d18:	ldr	x0, [sp, #168]
  402d1c:	sub	x1, x1, x0
  402d20:	ldr	x0, [sp, #24]
  402d24:	str	x1, [x0, #8]
  402d28:	ldr	x0, [sp, #24]
  402d2c:	ldr	x0, [x0, #8]
  402d30:	cmp	x0, #0x0
  402d34:	b.ge	402d68 <ferror@plt+0x1328>  // b.tcont
  402d38:	ldr	x0, [sp, #24]
  402d3c:	ldr	x0, [x0]
  402d40:	sub	x1, x0, #0x1
  402d44:	ldr	x0, [sp, #24]
  402d48:	str	x1, [x0]
  402d4c:	ldr	x0, [sp, #24]
  402d50:	ldr	x1, [x0, #8]
  402d54:	mov	x0, #0x4240                	// #16960
  402d58:	movk	x0, #0xf, lsl #16
  402d5c:	add	x1, x1, x0
  402d60:	ldr	x0, [sp, #24]
  402d64:	str	x1, [x0, #8]
  402d68:	mov	w0, #0x0                   	// #0
  402d6c:	b	402db0 <ferror@plt+0x1370>
  402d70:	add	x0, sp, #0x20
  402d74:	bl	4016e0 <sysinfo@plt>
  402d78:	cmp	w0, #0x0
  402d7c:	b.eq	402d90 <ferror@plt+0x1350>  // b.none
  402d80:	bl	4019d0 <__errno_location@plt>
  402d84:	ldr	w0, [x0]
  402d88:	neg	w0, w0
  402d8c:	b	402db0 <ferror@plt+0x1370>
  402d90:	ldr	x1, [sp, #144]
  402d94:	ldr	x0, [sp, #32]
  402d98:	sub	x1, x1, x0
  402d9c:	ldr	x0, [sp, #24]
  402da0:	str	x1, [x0]
  402da4:	ldr	x0, [sp, #24]
  402da8:	str	xzr, [x0, #8]
  402dac:	mov	w0, #0x0                   	// #0
  402db0:	ldp	x29, x30, [sp], #192
  402db4:	ret
  402db8:	stp	x29, x30, [sp, #-64]!
  402dbc:	mov	x29, sp
  402dc0:	str	x0, [sp, #24]
  402dc4:	add	x0, sp, #0x28
  402dc8:	mov	x1, x0
  402dcc:	mov	w0, #0x4                   	// #4
  402dd0:	bl	401710 <clock_gettime@plt>
  402dd4:	str	w0, [sp, #60]
  402dd8:	ldr	w0, [sp, #60]
  402ddc:	cmp	w0, #0x0
  402de0:	b.ne	402e1c <ferror@plt+0x13dc>  // b.any
  402de4:	ldr	x1, [sp, #40]
  402de8:	ldr	x0, [sp, #24]
  402dec:	str	x1, [x0]
  402df0:	ldr	x0, [sp, #48]
  402df4:	mov	x1, #0xf7cf                	// #63439
  402df8:	movk	x1, #0xe353, lsl #16
  402dfc:	movk	x1, #0x9ba5, lsl #32
  402e00:	movk	x1, #0x20c4, lsl #48
  402e04:	smulh	x1, x0, x1
  402e08:	asr	x1, x1, #7
  402e0c:	asr	x0, x0, #63
  402e10:	sub	x1, x1, x0
  402e14:	ldr	x0, [sp, #24]
  402e18:	str	x1, [x0, #8]
  402e1c:	ldr	w0, [sp, #60]
  402e20:	ldp	x29, x30, [sp], #64
  402e24:	ret
  402e28:	stp	x29, x30, [sp, #-256]!
  402e2c:	mov	x29, sp
  402e30:	str	x0, [sp, #40]
  402e34:	str	x1, [sp, #32]
  402e38:	str	x2, [sp, #24]
  402e3c:	ldr	x0, [sp, #32]
  402e40:	ldr	x0, [x0, #16]
  402e44:	str	x0, [sp, #248]
  402e48:	ldr	x0, [sp, #32]
  402e4c:	ldr	x0, [x0, #24]
  402e50:	str	x0, [sp, #240]
  402e54:	ldr	x0, [sp, #248]
  402e58:	mov	x1, #0xd70b                	// #55051
  402e5c:	movk	x1, #0x70a3, lsl #16
  402e60:	movk	x1, #0xa3d, lsl #32
  402e64:	movk	x1, #0xa3d7, lsl #48
  402e68:	smulh	x1, x0, x1
  402e6c:	add	x1, x1, x0
  402e70:	asr	x1, x1, #6
  402e74:	asr	x0, x0, #63
  402e78:	sub	x0, x1, x0
  402e7c:	str	x0, [sp, #56]
  402e80:	ldr	x0, [sp, #248]
  402e84:	cmp	x0, #0x0
  402e88:	b.eq	402ee0 <ferror@plt+0x14a0>  // b.none
  402e8c:	ldr	x2, [sp, #248]
  402e90:	mov	x0, #0xd70b                	// #55051
  402e94:	movk	x0, #0x70a3, lsl #16
  402e98:	movk	x0, #0xa3d, lsl #32
  402e9c:	movk	x0, #0xa3d7, lsl #48
  402ea0:	smulh	x0, x2, x0
  402ea4:	add	x0, x0, x2
  402ea8:	asr	x1, x0, #6
  402eac:	asr	x0, x2, #63
  402eb0:	sub	x1, x1, x0
  402eb4:	mov	x0, x1
  402eb8:	lsl	x0, x0, #1
  402ebc:	add	x0, x0, x1
  402ec0:	lsl	x0, x0, #3
  402ec4:	add	x0, x0, x1
  402ec8:	lsl	x0, x0, #2
  402ecc:	sub	x1, x2, x0
  402ed0:	mov	x0, #0x9680                	// #38528
  402ed4:	movk	x0, #0x98, lsl #16
  402ed8:	mul	x0, x1, x0
  402edc:	b	402ee8 <ferror@plt+0x14a8>
  402ee0:	mov	x0, #0x9680                	// #38528
  402ee4:	movk	x0, #0x98, lsl #16
  402ee8:	str	x0, [sp, #64]
  402eec:	ldr	x0, [sp, #248]
  402ef0:	str	x0, [sp, #72]
  402ef4:	ldr	x1, [sp, #240]
  402ef8:	mov	x0, x1
  402efc:	lsl	x0, x0, #5
  402f00:	sub	x0, x0, x1
  402f04:	lsl	x0, x0, #2
  402f08:	add	x0, x0, x1
  402f0c:	lsl	x0, x0, #3
  402f10:	str	x0, [sp, #80]
  402f14:	add	x0, sp, #0x58
  402f18:	add	x0, x0, #0x8
  402f1c:	bl	4017a0 <sigemptyset@plt>
  402f20:	cmp	w0, #0x0
  402f24:	b.eq	402f30 <ferror@plt+0x14f0>  // b.none
  402f28:	mov	w0, #0x1                   	// #1
  402f2c:	b	402fbc <ferror@plt+0x157c>
  402f30:	mov	w0, #0x4                   	// #4
  402f34:	str	w0, [sp, #224]
  402f38:	ldr	x0, [sp, #24]
  402f3c:	str	x0, [sp, #88]
  402f40:	add	x0, sp, #0x58
  402f44:	mov	x2, #0x0                   	// #0
  402f48:	mov	x1, x0
  402f4c:	mov	w0, #0xe                   	// #14
  402f50:	bl	401840 <sigaction@plt>
  402f54:	cmp	w0, #0x0
  402f58:	b.eq	402f64 <ferror@plt+0x1524>  // b.none
  402f5c:	mov	w0, #0x1                   	// #1
  402f60:	b	402fbc <ferror@plt+0x157c>
  402f64:	ldr	x0, [sp, #40]
  402f68:	mov	x2, x0
  402f6c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402f70:	add	x1, x0, #0x210
  402f74:	mov	w0, #0x1                   	// #1
  402f78:	bl	401880 <timer_create@plt>
  402f7c:	cmp	w0, #0x0
  402f80:	b.eq	402f8c <ferror@plt+0x154c>  // b.none
  402f84:	mov	w0, #0x1                   	// #1
  402f88:	b	402fbc <ferror@plt+0x157c>
  402f8c:	ldr	x0, [sp, #40]
  402f90:	ldr	x0, [x0]
  402f94:	add	x1, sp, #0x38
  402f98:	mov	x3, #0x0                   	// #0
  402f9c:	mov	x2, x1
  402fa0:	mov	w1, #0x0                   	// #0
  402fa4:	bl	401770 <timer_settime@plt>
  402fa8:	cmp	w0, #0x0
  402fac:	b.eq	402fb8 <ferror@plt+0x1578>  // b.none
  402fb0:	mov	w0, #0x1                   	// #1
  402fb4:	b	402fbc <ferror@plt+0x157c>
  402fb8:	mov	w0, #0x0                   	// #0
  402fbc:	ldp	x29, x30, [sp], #256
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-32]!
  402fc8:	mov	x29, sp
  402fcc:	str	x0, [sp, #24]
  402fd0:	ldr	x0, [sp, #24]
  402fd4:	ldr	x0, [x0]
  402fd8:	bl	401920 <timer_delete@plt>
  402fdc:	nop
  402fe0:	ldp	x29, x30, [sp], #32
  402fe4:	ret
  402fe8:	sub	sp, sp, #0x10
  402fec:	str	w0, [sp, #12]
  402ff0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  402ff4:	add	x0, x0, #0x250
  402ff8:	ldr	w1, [sp, #12]
  402ffc:	str	w1, [x0]
  403000:	nop
  403004:	add	sp, sp, #0x10
  403008:	ret
  40300c:	sub	sp, sp, #0x10
  403010:	str	x0, [sp, #8]
  403014:	str	w1, [sp, #4]
  403018:	str	w2, [sp]
  40301c:	b	40306c <ferror@plt+0x162c>
  403020:	ldr	x0, [sp, #8]
  403024:	ldr	x1, [x0]
  403028:	ldrsw	x0, [sp, #4]
  40302c:	mov	x2, #0x0                   	// #0
  403030:	umulh	x0, x1, x0
  403034:	cmp	x0, #0x0
  403038:	b.eq	403040 <ferror@plt+0x1600>  // b.none
  40303c:	mov	x2, #0x1                   	// #1
  403040:	mov	x0, x2
  403044:	cmp	x0, #0x0
  403048:	b.eq	403054 <ferror@plt+0x1614>  // b.none
  40304c:	mov	w0, #0xffffffde            	// #-34
  403050:	b	403084 <ferror@plt+0x1644>
  403054:	ldr	x0, [sp, #8]
  403058:	ldr	x1, [x0]
  40305c:	ldrsw	x0, [sp, #4]
  403060:	mul	x1, x1, x0
  403064:	ldr	x0, [sp, #8]
  403068:	str	x1, [x0]
  40306c:	ldr	w0, [sp]
  403070:	sub	w1, w0, #0x1
  403074:	str	w1, [sp]
  403078:	cmp	w0, #0x0
  40307c:	b.ne	403020 <ferror@plt+0x15e0>  // b.any
  403080:	mov	w0, #0x0                   	// #0
  403084:	add	sp, sp, #0x10
  403088:	ret
  40308c:	stp	x29, x30, [sp, #-192]!
  403090:	mov	x29, sp
  403094:	str	x0, [sp, #40]
  403098:	str	x1, [sp, #32]
  40309c:	str	x2, [sp, #24]
  4030a0:	str	xzr, [sp, #176]
  4030a4:	mov	w0, #0x400                 	// #1024
  4030a8:	str	w0, [sp, #172]
  4030ac:	str	wzr, [sp, #168]
  4030b0:	str	wzr, [sp, #164]
  4030b4:	str	wzr, [sp, #160]
  4030b8:	ldr	x0, [sp, #32]
  4030bc:	str	xzr, [x0]
  4030c0:	ldr	x0, [sp, #40]
  4030c4:	cmp	x0, #0x0
  4030c8:	b.eq	4030dc <ferror@plt+0x169c>  // b.none
  4030cc:	ldr	x0, [sp, #40]
  4030d0:	ldrsb	w0, [x0]
  4030d4:	cmp	w0, #0x0
  4030d8:	b.ne	4030e8 <ferror@plt+0x16a8>  // b.any
  4030dc:	mov	w0, #0xffffffea            	// #-22
  4030e0:	str	w0, [sp, #168]
  4030e4:	b	4036d0 <ferror@plt+0x1c90>
  4030e8:	ldr	x0, [sp, #40]
  4030ec:	str	x0, [sp, #184]
  4030f0:	b	403100 <ferror@plt+0x16c0>
  4030f4:	ldr	x0, [sp, #184]
  4030f8:	add	x0, x0, #0x1
  4030fc:	str	x0, [sp, #184]
  403100:	bl	4018f0 <__ctype_b_loc@plt>
  403104:	ldr	x1, [x0]
  403108:	ldr	x0, [sp, #184]
  40310c:	ldrsb	w0, [x0]
  403110:	and	w0, w0, #0xff
  403114:	and	x0, x0, #0xff
  403118:	lsl	x0, x0, #1
  40311c:	add	x0, x1, x0
  403120:	ldrh	w0, [x0]
  403124:	and	w0, w0, #0x2000
  403128:	cmp	w0, #0x0
  40312c:	b.ne	4030f4 <ferror@plt+0x16b4>  // b.any
  403130:	ldr	x0, [sp, #184]
  403134:	ldrsb	w0, [x0]
  403138:	cmp	w0, #0x2d
  40313c:	b.ne	40314c <ferror@plt+0x170c>  // b.any
  403140:	mov	w0, #0xffffffea            	// #-22
  403144:	str	w0, [sp, #168]
  403148:	b	4036d0 <ferror@plt+0x1c90>
  40314c:	bl	4019d0 <__errno_location@plt>
  403150:	str	wzr, [x0]
  403154:	str	xzr, [sp, #72]
  403158:	add	x0, sp, #0x48
  40315c:	mov	w2, #0x0                   	// #0
  403160:	mov	x1, x0
  403164:	ldr	x0, [sp, #40]
  403168:	bl	401860 <strtoumax@plt>
  40316c:	str	x0, [sp, #64]
  403170:	ldr	x0, [sp, #72]
  403174:	ldr	x1, [sp, #40]
  403178:	cmp	x1, x0
  40317c:	b.eq	4031a8 <ferror@plt+0x1768>  // b.none
  403180:	bl	4019d0 <__errno_location@plt>
  403184:	ldr	w0, [x0]
  403188:	cmp	w0, #0x0
  40318c:	b.eq	4031d4 <ferror@plt+0x1794>  // b.none
  403190:	ldr	x0, [sp, #64]
  403194:	cmn	x0, #0x1
  403198:	b.eq	4031a8 <ferror@plt+0x1768>  // b.none
  40319c:	ldr	x0, [sp, #64]
  4031a0:	cmp	x0, #0x0
  4031a4:	b.ne	4031d4 <ferror@plt+0x1794>  // b.any
  4031a8:	bl	4019d0 <__errno_location@plt>
  4031ac:	ldr	w0, [x0]
  4031b0:	cmp	w0, #0x0
  4031b4:	b.eq	4031c8 <ferror@plt+0x1788>  // b.none
  4031b8:	bl	4019d0 <__errno_location@plt>
  4031bc:	ldr	w0, [x0]
  4031c0:	neg	w0, w0
  4031c4:	b	4031cc <ferror@plt+0x178c>
  4031c8:	mov	w0, #0xffffffea            	// #-22
  4031cc:	str	w0, [sp, #168]
  4031d0:	b	4036d0 <ferror@plt+0x1c90>
  4031d4:	ldr	x0, [sp, #72]
  4031d8:	cmp	x0, #0x0
  4031dc:	b.eq	4036b8 <ferror@plt+0x1c78>  // b.none
  4031e0:	ldr	x0, [sp, #72]
  4031e4:	ldrsb	w0, [x0]
  4031e8:	cmp	w0, #0x0
  4031ec:	b.eq	4036b8 <ferror@plt+0x1c78>  // b.none
  4031f0:	ldr	x0, [sp, #72]
  4031f4:	str	x0, [sp, #184]
  4031f8:	ldr	x0, [sp, #184]
  4031fc:	add	x0, x0, #0x1
  403200:	ldrsb	w0, [x0]
  403204:	cmp	w0, #0x69
  403208:	b.ne	403254 <ferror@plt+0x1814>  // b.any
  40320c:	ldr	x0, [sp, #184]
  403210:	add	x0, x0, #0x2
  403214:	ldrsb	w0, [x0]
  403218:	cmp	w0, #0x42
  40321c:	b.eq	403234 <ferror@plt+0x17f4>  // b.none
  403220:	ldr	x0, [sp, #184]
  403224:	add	x0, x0, #0x2
  403228:	ldrsb	w0, [x0]
  40322c:	cmp	w0, #0x62
  403230:	b.ne	403254 <ferror@plt+0x1814>  // b.any
  403234:	ldr	x0, [sp, #184]
  403238:	add	x0, x0, #0x3
  40323c:	ldrsb	w0, [x0]
  403240:	cmp	w0, #0x0
  403244:	b.ne	403254 <ferror@plt+0x1814>  // b.any
  403248:	mov	w0, #0x400                 	// #1024
  40324c:	str	w0, [sp, #172]
  403250:	b	40348c <ferror@plt+0x1a4c>
  403254:	ldr	x0, [sp, #184]
  403258:	add	x0, x0, #0x1
  40325c:	ldrsb	w0, [x0]
  403260:	cmp	w0, #0x42
  403264:	b.eq	40327c <ferror@plt+0x183c>  // b.none
  403268:	ldr	x0, [sp, #184]
  40326c:	add	x0, x0, #0x1
  403270:	ldrsb	w0, [x0]
  403274:	cmp	w0, #0x62
  403278:	b.ne	40329c <ferror@plt+0x185c>  // b.any
  40327c:	ldr	x0, [sp, #184]
  403280:	add	x0, x0, #0x2
  403284:	ldrsb	w0, [x0]
  403288:	cmp	w0, #0x0
  40328c:	b.ne	40329c <ferror@plt+0x185c>  // b.any
  403290:	mov	w0, #0x3e8                 	// #1000
  403294:	str	w0, [sp, #172]
  403298:	b	40348c <ferror@plt+0x1a4c>
  40329c:	ldr	x0, [sp, #184]
  4032a0:	add	x0, x0, #0x1
  4032a4:	ldrsb	w0, [x0]
  4032a8:	cmp	w0, #0x0
  4032ac:	b.eq	40348c <ferror@plt+0x1a4c>  // b.none
  4032b0:	bl	401740 <localeconv@plt>
  4032b4:	str	x0, [sp, #128]
  4032b8:	ldr	x0, [sp, #128]
  4032bc:	cmp	x0, #0x0
  4032c0:	b.eq	4032d0 <ferror@plt+0x1890>  // b.none
  4032c4:	ldr	x0, [sp, #128]
  4032c8:	ldr	x0, [x0]
  4032cc:	b	4032d4 <ferror@plt+0x1894>
  4032d0:	mov	x0, #0x0                   	// #0
  4032d4:	str	x0, [sp, #120]
  4032d8:	ldr	x0, [sp, #120]
  4032dc:	cmp	x0, #0x0
  4032e0:	b.eq	4032f0 <ferror@plt+0x18b0>  // b.none
  4032e4:	ldr	x0, [sp, #120]
  4032e8:	bl	401680 <strlen@plt>
  4032ec:	b	4032f4 <ferror@plt+0x18b4>
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	str	x0, [sp, #112]
  4032f8:	ldr	x0, [sp, #176]
  4032fc:	cmp	x0, #0x0
  403300:	b.ne	403480 <ferror@plt+0x1a40>  // b.any
  403304:	ldr	x0, [sp, #184]
  403308:	ldrsb	w0, [x0]
  40330c:	cmp	w0, #0x0
  403310:	b.eq	403480 <ferror@plt+0x1a40>  // b.none
  403314:	ldr	x0, [sp, #120]
  403318:	cmp	x0, #0x0
  40331c:	b.eq	403480 <ferror@plt+0x1a40>  // b.none
  403320:	ldr	x2, [sp, #112]
  403324:	ldr	x1, [sp, #184]
  403328:	ldr	x0, [sp, #120]
  40332c:	bl	4017b0 <strncmp@plt>
  403330:	cmp	w0, #0x0
  403334:	b.ne	403480 <ferror@plt+0x1a40>  // b.any
  403338:	ldr	x1, [sp, #184]
  40333c:	ldr	x0, [sp, #112]
  403340:	add	x0, x1, x0
  403344:	str	x0, [sp, #104]
  403348:	ldr	x0, [sp, #104]
  40334c:	str	x0, [sp, #184]
  403350:	b	40336c <ferror@plt+0x192c>
  403354:	ldr	w0, [sp, #160]
  403358:	add	w0, w0, #0x1
  40335c:	str	w0, [sp, #160]
  403360:	ldr	x0, [sp, #184]
  403364:	add	x0, x0, #0x1
  403368:	str	x0, [sp, #184]
  40336c:	ldr	x0, [sp, #184]
  403370:	ldrsb	w0, [x0]
  403374:	cmp	w0, #0x30
  403378:	b.eq	403354 <ferror@plt+0x1914>  // b.none
  40337c:	ldr	x0, [sp, #184]
  403380:	str	x0, [sp, #104]
  403384:	bl	4018f0 <__ctype_b_loc@plt>
  403388:	ldr	x1, [x0]
  40338c:	ldr	x0, [sp, #104]
  403390:	ldrsb	w0, [x0]
  403394:	sxtb	x0, w0
  403398:	lsl	x0, x0, #1
  40339c:	add	x0, x1, x0
  4033a0:	ldrh	w0, [x0]
  4033a4:	and	w0, w0, #0x800
  4033a8:	cmp	w0, #0x0
  4033ac:	b.eq	403438 <ferror@plt+0x19f8>  // b.none
  4033b0:	bl	4019d0 <__errno_location@plt>
  4033b4:	str	wzr, [x0]
  4033b8:	str	xzr, [sp, #72]
  4033bc:	add	x0, sp, #0x48
  4033c0:	mov	w2, #0x0                   	// #0
  4033c4:	mov	x1, x0
  4033c8:	ldr	x0, [sp, #104]
  4033cc:	bl	401860 <strtoumax@plt>
  4033d0:	str	x0, [sp, #176]
  4033d4:	ldr	x0, [sp, #72]
  4033d8:	ldr	x1, [sp, #104]
  4033dc:	cmp	x1, x0
  4033e0:	b.eq	40340c <ferror@plt+0x19cc>  // b.none
  4033e4:	bl	4019d0 <__errno_location@plt>
  4033e8:	ldr	w0, [x0]
  4033ec:	cmp	w0, #0x0
  4033f0:	b.eq	403440 <ferror@plt+0x1a00>  // b.none
  4033f4:	ldr	x0, [sp, #176]
  4033f8:	cmn	x0, #0x1
  4033fc:	b.eq	40340c <ferror@plt+0x19cc>  // b.none
  403400:	ldr	x0, [sp, #176]
  403404:	cmp	x0, #0x0
  403408:	b.ne	403440 <ferror@plt+0x1a00>  // b.any
  40340c:	bl	4019d0 <__errno_location@plt>
  403410:	ldr	w0, [x0]
  403414:	cmp	w0, #0x0
  403418:	b.eq	40342c <ferror@plt+0x19ec>  // b.none
  40341c:	bl	4019d0 <__errno_location@plt>
  403420:	ldr	w0, [x0]
  403424:	neg	w0, w0
  403428:	b	403430 <ferror@plt+0x19f0>
  40342c:	mov	w0, #0xffffffea            	// #-22
  403430:	str	w0, [sp, #168]
  403434:	b	4036d0 <ferror@plt+0x1c90>
  403438:	ldr	x0, [sp, #184]
  40343c:	str	x0, [sp, #72]
  403440:	ldr	x0, [sp, #176]
  403444:	cmp	x0, #0x0
  403448:	b.eq	403474 <ferror@plt+0x1a34>  // b.none
  40344c:	ldr	x0, [sp, #72]
  403450:	cmp	x0, #0x0
  403454:	b.eq	403468 <ferror@plt+0x1a28>  // b.none
  403458:	ldr	x0, [sp, #72]
  40345c:	ldrsb	w0, [x0]
  403460:	cmp	w0, #0x0
  403464:	b.ne	403474 <ferror@plt+0x1a34>  // b.any
  403468:	mov	w0, #0xffffffea            	// #-22
  40346c:	str	w0, [sp, #168]
  403470:	b	4036d0 <ferror@plt+0x1c90>
  403474:	ldr	x0, [sp, #72]
  403478:	str	x0, [sp, #184]
  40347c:	b	4031f8 <ferror@plt+0x17b8>
  403480:	mov	w0, #0xffffffea            	// #-22
  403484:	str	w0, [sp, #168]
  403488:	b	4036d0 <ferror@plt+0x1c90>
  40348c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403490:	add	x0, x0, #0x258
  403494:	ldr	x2, [x0]
  403498:	ldr	x0, [sp, #184]
  40349c:	ldrsb	w0, [x0]
  4034a0:	mov	w1, w0
  4034a4:	mov	x0, x2
  4034a8:	bl	401960 <strchr@plt>
  4034ac:	str	x0, [sp, #96]
  4034b0:	ldr	x0, [sp, #96]
  4034b4:	cmp	x0, #0x0
  4034b8:	b.eq	4034dc <ferror@plt+0x1a9c>  // b.none
  4034bc:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4034c0:	add	x0, x0, #0x258
  4034c4:	ldr	x0, [x0]
  4034c8:	ldr	x1, [sp, #96]
  4034cc:	sub	x0, x1, x0
  4034d0:	add	w0, w0, #0x1
  4034d4:	str	w0, [sp, #164]
  4034d8:	b	403538 <ferror@plt+0x1af8>
  4034dc:	adrp	x0, 418000 <ferror@plt+0x165c0>
  4034e0:	add	x0, x0, #0x260
  4034e4:	ldr	x2, [x0]
  4034e8:	ldr	x0, [sp, #184]
  4034ec:	ldrsb	w0, [x0]
  4034f0:	mov	w1, w0
  4034f4:	mov	x0, x2
  4034f8:	bl	401960 <strchr@plt>
  4034fc:	str	x0, [sp, #96]
  403500:	ldr	x0, [sp, #96]
  403504:	cmp	x0, #0x0
  403508:	b.eq	40352c <ferror@plt+0x1aec>  // b.none
  40350c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403510:	add	x0, x0, #0x260
  403514:	ldr	x0, [x0]
  403518:	ldr	x1, [sp, #96]
  40351c:	sub	x0, x1, x0
  403520:	add	w0, w0, #0x1
  403524:	str	w0, [sp, #164]
  403528:	b	403538 <ferror@plt+0x1af8>
  40352c:	mov	w0, #0xffffffea            	// #-22
  403530:	str	w0, [sp, #168]
  403534:	b	4036d0 <ferror@plt+0x1c90>
  403538:	add	x0, sp, #0x40
  40353c:	ldr	w2, [sp, #164]
  403540:	ldr	w1, [sp, #172]
  403544:	bl	40300c <ferror@plt+0x15cc>
  403548:	str	w0, [sp, #168]
  40354c:	ldr	x0, [sp, #24]
  403550:	cmp	x0, #0x0
  403554:	b.eq	403564 <ferror@plt+0x1b24>  // b.none
  403558:	ldr	x0, [sp, #24]
  40355c:	ldr	w1, [sp, #164]
  403560:	str	w1, [x0]
  403564:	ldr	x0, [sp, #176]
  403568:	cmp	x0, #0x0
  40356c:	b.eq	4036c0 <ferror@plt+0x1c80>  // b.none
  403570:	ldr	w0, [sp, #164]
  403574:	cmp	w0, #0x0
  403578:	b.eq	4036c0 <ferror@plt+0x1c80>  // b.none
  40357c:	mov	x0, #0xa                   	// #10
  403580:	str	x0, [sp, #144]
  403584:	mov	x0, #0x1                   	// #1
  403588:	str	x0, [sp, #136]
  40358c:	mov	x0, #0x1                   	// #1
  403590:	str	x0, [sp, #56]
  403594:	add	x0, sp, #0x38
  403598:	ldr	w2, [sp, #164]
  40359c:	ldr	w1, [sp, #172]
  4035a0:	bl	40300c <ferror@plt+0x15cc>
  4035a4:	b	4035c0 <ferror@plt+0x1b80>
  4035a8:	ldr	x1, [sp, #144]
  4035ac:	mov	x0, x1
  4035b0:	lsl	x0, x0, #2
  4035b4:	add	x0, x0, x1
  4035b8:	lsl	x0, x0, #1
  4035bc:	str	x0, [sp, #144]
  4035c0:	ldr	x1, [sp, #144]
  4035c4:	ldr	x0, [sp, #176]
  4035c8:	cmp	x1, x0
  4035cc:	b.cc	4035a8 <ferror@plt+0x1b68>  // b.lo, b.ul, b.last
  4035d0:	str	wzr, [sp, #156]
  4035d4:	b	4035fc <ferror@plt+0x1bbc>
  4035d8:	ldr	x1, [sp, #144]
  4035dc:	mov	x0, x1
  4035e0:	lsl	x0, x0, #2
  4035e4:	add	x0, x0, x1
  4035e8:	lsl	x0, x0, #1
  4035ec:	str	x0, [sp, #144]
  4035f0:	ldr	w0, [sp, #156]
  4035f4:	add	w0, w0, #0x1
  4035f8:	str	w0, [sp, #156]
  4035fc:	ldr	w1, [sp, #156]
  403600:	ldr	w0, [sp, #160]
  403604:	cmp	w1, w0
  403608:	b.lt	4035d8 <ferror@plt+0x1b98>  // b.tstop
  40360c:	ldr	x2, [sp, #176]
  403610:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403614:	movk	x0, #0xcccd
  403618:	umulh	x0, x2, x0
  40361c:	lsr	x1, x0, #3
  403620:	mov	x0, x1
  403624:	lsl	x0, x0, #2
  403628:	add	x0, x0, x1
  40362c:	lsl	x0, x0, #1
  403630:	sub	x1, x2, x0
  403634:	mov	w0, w1
  403638:	str	w0, [sp, #92]
  40363c:	ldr	x1, [sp, #144]
  403640:	ldr	x0, [sp, #136]
  403644:	udiv	x0, x1, x0
  403648:	str	x0, [sp, #80]
  40364c:	ldr	x1, [sp, #176]
  403650:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403654:	movk	x0, #0xcccd
  403658:	umulh	x0, x1, x0
  40365c:	lsr	x0, x0, #3
  403660:	str	x0, [sp, #176]
  403664:	ldr	x1, [sp, #136]
  403668:	mov	x0, x1
  40366c:	lsl	x0, x0, #2
  403670:	add	x0, x0, x1
  403674:	lsl	x0, x0, #1
  403678:	str	x0, [sp, #136]
  40367c:	ldr	w0, [sp, #92]
  403680:	cmp	w0, #0x0
  403684:	b.eq	4036a8 <ferror@plt+0x1c68>  // b.none
  403688:	ldr	x1, [sp, #56]
  40368c:	ldr	w0, [sp, #92]
  403690:	ldr	x2, [sp, #80]
  403694:	udiv	x0, x2, x0
  403698:	udiv	x1, x1, x0
  40369c:	ldr	x0, [sp, #64]
  4036a0:	add	x0, x1, x0
  4036a4:	str	x0, [sp, #64]
  4036a8:	ldr	x0, [sp, #176]
  4036ac:	cmp	x0, #0x0
  4036b0:	b.ne	40360c <ferror@plt+0x1bcc>  // b.any
  4036b4:	b	4036c4 <ferror@plt+0x1c84>
  4036b8:	nop
  4036bc:	b	4036c4 <ferror@plt+0x1c84>
  4036c0:	nop
  4036c4:	ldr	x1, [sp, #64]
  4036c8:	ldr	x0, [sp, #32]
  4036cc:	str	x1, [x0]
  4036d0:	ldr	w0, [sp, #168]
  4036d4:	cmp	w0, #0x0
  4036d8:	b.ge	4036f0 <ferror@plt+0x1cb0>  // b.tcont
  4036dc:	bl	4019d0 <__errno_location@plt>
  4036e0:	mov	x1, x0
  4036e4:	ldr	w0, [sp, #168]
  4036e8:	neg	w0, w0
  4036ec:	str	w0, [x1]
  4036f0:	ldr	w0, [sp, #168]
  4036f4:	ldp	x29, x30, [sp], #192
  4036f8:	ret
  4036fc:	stp	x29, x30, [sp, #-32]!
  403700:	mov	x29, sp
  403704:	str	x0, [sp, #24]
  403708:	str	x1, [sp, #16]
  40370c:	mov	x2, #0x0                   	// #0
  403710:	ldr	x1, [sp, #16]
  403714:	ldr	x0, [sp, #24]
  403718:	bl	40308c <ferror@plt+0x164c>
  40371c:	ldp	x29, x30, [sp], #32
  403720:	ret
  403724:	stp	x29, x30, [sp, #-48]!
  403728:	mov	x29, sp
  40372c:	str	x0, [sp, #24]
  403730:	str	x1, [sp, #16]
  403734:	ldr	x0, [sp, #24]
  403738:	str	x0, [sp, #40]
  40373c:	b	40374c <ferror@plt+0x1d0c>
  403740:	ldr	x0, [sp, #40]
  403744:	add	x0, x0, #0x1
  403748:	str	x0, [sp, #40]
  40374c:	ldr	x0, [sp, #40]
  403750:	cmp	x0, #0x0
  403754:	b.eq	403798 <ferror@plt+0x1d58>  // b.none
  403758:	ldr	x0, [sp, #40]
  40375c:	ldrsb	w0, [x0]
  403760:	cmp	w0, #0x0
  403764:	b.eq	403798 <ferror@plt+0x1d58>  // b.none
  403768:	bl	4018f0 <__ctype_b_loc@plt>
  40376c:	ldr	x1, [x0]
  403770:	ldr	x0, [sp, #40]
  403774:	ldrsb	w0, [x0]
  403778:	and	w0, w0, #0xff
  40377c:	and	x0, x0, #0xff
  403780:	lsl	x0, x0, #1
  403784:	add	x0, x1, x0
  403788:	ldrh	w0, [x0]
  40378c:	and	w0, w0, #0x800
  403790:	cmp	w0, #0x0
  403794:	b.ne	403740 <ferror@plt+0x1d00>  // b.any
  403798:	ldr	x0, [sp, #16]
  40379c:	cmp	x0, #0x0
  4037a0:	b.eq	4037b0 <ferror@plt+0x1d70>  // b.none
  4037a4:	ldr	x0, [sp, #16]
  4037a8:	ldr	x1, [sp, #40]
  4037ac:	str	x1, [x0]
  4037b0:	ldr	x0, [sp, #40]
  4037b4:	cmp	x0, #0x0
  4037b8:	b.eq	4037e4 <ferror@plt+0x1da4>  // b.none
  4037bc:	ldr	x1, [sp, #40]
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	cmp	x1, x0
  4037c8:	b.ls	4037e4 <ferror@plt+0x1da4>  // b.plast
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	ldrsb	w0, [x0]
  4037d4:	cmp	w0, #0x0
  4037d8:	b.ne	4037e4 <ferror@plt+0x1da4>  // b.any
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	b	4037e8 <ferror@plt+0x1da8>
  4037e4:	mov	w0, #0x0                   	// #0
  4037e8:	ldp	x29, x30, [sp], #48
  4037ec:	ret
  4037f0:	stp	x29, x30, [sp, #-48]!
  4037f4:	mov	x29, sp
  4037f8:	str	x0, [sp, #24]
  4037fc:	str	x1, [sp, #16]
  403800:	ldr	x0, [sp, #24]
  403804:	str	x0, [sp, #40]
  403808:	b	403818 <ferror@plt+0x1dd8>
  40380c:	ldr	x0, [sp, #40]
  403810:	add	x0, x0, #0x1
  403814:	str	x0, [sp, #40]
  403818:	ldr	x0, [sp, #40]
  40381c:	cmp	x0, #0x0
  403820:	b.eq	403864 <ferror@plt+0x1e24>  // b.none
  403824:	ldr	x0, [sp, #40]
  403828:	ldrsb	w0, [x0]
  40382c:	cmp	w0, #0x0
  403830:	b.eq	403864 <ferror@plt+0x1e24>  // b.none
  403834:	bl	4018f0 <__ctype_b_loc@plt>
  403838:	ldr	x1, [x0]
  40383c:	ldr	x0, [sp, #40]
  403840:	ldrsb	w0, [x0]
  403844:	and	w0, w0, #0xff
  403848:	and	x0, x0, #0xff
  40384c:	lsl	x0, x0, #1
  403850:	add	x0, x1, x0
  403854:	ldrh	w0, [x0]
  403858:	and	w0, w0, #0x1000
  40385c:	cmp	w0, #0x0
  403860:	b.ne	40380c <ferror@plt+0x1dcc>  // b.any
  403864:	ldr	x0, [sp, #16]
  403868:	cmp	x0, #0x0
  40386c:	b.eq	40387c <ferror@plt+0x1e3c>  // b.none
  403870:	ldr	x0, [sp, #16]
  403874:	ldr	x1, [sp, #40]
  403878:	str	x1, [x0]
  40387c:	ldr	x0, [sp, #40]
  403880:	cmp	x0, #0x0
  403884:	b.eq	4038b0 <ferror@plt+0x1e70>  // b.none
  403888:	ldr	x1, [sp, #40]
  40388c:	ldr	x0, [sp, #24]
  403890:	cmp	x1, x0
  403894:	b.ls	4038b0 <ferror@plt+0x1e70>  // b.plast
  403898:	ldr	x0, [sp, #40]
  40389c:	ldrsb	w0, [x0]
  4038a0:	cmp	w0, #0x0
  4038a4:	b.ne	4038b0 <ferror@plt+0x1e70>  // b.any
  4038a8:	mov	w0, #0x1                   	// #1
  4038ac:	b	4038b4 <ferror@plt+0x1e74>
  4038b0:	mov	w0, #0x0                   	// #0
  4038b4:	ldp	x29, x30, [sp], #48
  4038b8:	ret
  4038bc:	stp	x29, x30, [sp, #-256]!
  4038c0:	mov	x29, sp
  4038c4:	str	x0, [sp, #24]
  4038c8:	str	x1, [sp, #16]
  4038cc:	str	x2, [sp, #208]
  4038d0:	str	x3, [sp, #216]
  4038d4:	str	x4, [sp, #224]
  4038d8:	str	x5, [sp, #232]
  4038dc:	str	x6, [sp, #240]
  4038e0:	str	x7, [sp, #248]
  4038e4:	str	q0, [sp, #80]
  4038e8:	str	q1, [sp, #96]
  4038ec:	str	q2, [sp, #112]
  4038f0:	str	q3, [sp, #128]
  4038f4:	str	q4, [sp, #144]
  4038f8:	str	q5, [sp, #160]
  4038fc:	str	q6, [sp, #176]
  403900:	str	q7, [sp, #192]
  403904:	add	x0, sp, #0x100
  403908:	str	x0, [sp, #32]
  40390c:	add	x0, sp, #0x100
  403910:	str	x0, [sp, #40]
  403914:	add	x0, sp, #0xd0
  403918:	str	x0, [sp, #48]
  40391c:	mov	w0, #0xffffffd0            	// #-48
  403920:	str	w0, [sp, #56]
  403924:	mov	w0, #0xffffff80            	// #-128
  403928:	str	w0, [sp, #60]
  40392c:	ldr	w1, [sp, #56]
  403930:	ldr	x0, [sp, #32]
  403934:	cmp	w1, #0x0
  403938:	b.lt	40394c <ferror@plt+0x1f0c>  // b.tstop
  40393c:	add	x1, x0, #0xf
  403940:	and	x1, x1, #0xfffffffffffffff8
  403944:	str	x1, [sp, #32]
  403948:	b	40397c <ferror@plt+0x1f3c>
  40394c:	add	w2, w1, #0x8
  403950:	str	w2, [sp, #56]
  403954:	ldr	w2, [sp, #56]
  403958:	cmp	w2, #0x0
  40395c:	b.le	403970 <ferror@plt+0x1f30>
  403960:	add	x1, x0, #0xf
  403964:	and	x1, x1, #0xfffffffffffffff8
  403968:	str	x1, [sp, #32]
  40396c:	b	40397c <ferror@plt+0x1f3c>
  403970:	ldr	x2, [sp, #40]
  403974:	sxtw	x0, w1
  403978:	add	x0, x2, x0
  40397c:	ldr	x0, [x0]
  403980:	str	x0, [sp, #72]
  403984:	ldr	x0, [sp, #72]
  403988:	cmp	x0, #0x0
  40398c:	b.eq	403a2c <ferror@plt+0x1fec>  // b.none
  403990:	ldr	w1, [sp, #56]
  403994:	ldr	x0, [sp, #32]
  403998:	cmp	w1, #0x0
  40399c:	b.lt	4039b0 <ferror@plt+0x1f70>  // b.tstop
  4039a0:	add	x1, x0, #0xf
  4039a4:	and	x1, x1, #0xfffffffffffffff8
  4039a8:	str	x1, [sp, #32]
  4039ac:	b	4039e0 <ferror@plt+0x1fa0>
  4039b0:	add	w2, w1, #0x8
  4039b4:	str	w2, [sp, #56]
  4039b8:	ldr	w2, [sp, #56]
  4039bc:	cmp	w2, #0x0
  4039c0:	b.le	4039d4 <ferror@plt+0x1f94>
  4039c4:	add	x1, x0, #0xf
  4039c8:	and	x1, x1, #0xfffffffffffffff8
  4039cc:	str	x1, [sp, #32]
  4039d0:	b	4039e0 <ferror@plt+0x1fa0>
  4039d4:	ldr	x2, [sp, #40]
  4039d8:	sxtw	x0, w1
  4039dc:	add	x0, x2, x0
  4039e0:	ldr	x0, [x0]
  4039e4:	str	x0, [sp, #64]
  4039e8:	ldr	x0, [sp, #64]
  4039ec:	cmp	x0, #0x0
  4039f0:	b.eq	403a34 <ferror@plt+0x1ff4>  // b.none
  4039f4:	ldr	x1, [sp, #72]
  4039f8:	ldr	x0, [sp, #24]
  4039fc:	bl	4018d0 <strcmp@plt>
  403a00:	cmp	w0, #0x0
  403a04:	b.ne	403a10 <ferror@plt+0x1fd0>  // b.any
  403a08:	mov	w0, #0x1                   	// #1
  403a0c:	b	403a5c <ferror@plt+0x201c>
  403a10:	ldr	x1, [sp, #64]
  403a14:	ldr	x0, [sp, #24]
  403a18:	bl	4018d0 <strcmp@plt>
  403a1c:	cmp	w0, #0x0
  403a20:	b.ne	40392c <ferror@plt+0x1eec>  // b.any
  403a24:	mov	w0, #0x0                   	// #0
  403a28:	b	403a5c <ferror@plt+0x201c>
  403a2c:	nop
  403a30:	b	403a38 <ferror@plt+0x1ff8>
  403a34:	nop
  403a38:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403a3c:	add	x0, x0, #0x250
  403a40:	ldr	w4, [x0]
  403a44:	ldr	x3, [sp, #24]
  403a48:	ldr	x2, [sp, #16]
  403a4c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403a50:	add	x1, x0, #0x548
  403a54:	mov	w0, w4
  403a58:	bl	401990 <errx@plt>
  403a5c:	ldp	x29, x30, [sp], #256
  403a60:	ret
  403a64:	sub	sp, sp, #0x20
  403a68:	str	x0, [sp, #24]
  403a6c:	str	x1, [sp, #16]
  403a70:	str	w2, [sp, #12]
  403a74:	b	403aa4 <ferror@plt+0x2064>
  403a78:	ldr	x0, [sp, #24]
  403a7c:	ldrsb	w1, [x0]
  403a80:	ldr	w0, [sp, #12]
  403a84:	sxtb	w0, w0
  403a88:	cmp	w1, w0
  403a8c:	b.ne	403a98 <ferror@plt+0x2058>  // b.any
  403a90:	ldr	x0, [sp, #24]
  403a94:	b	403acc <ferror@plt+0x208c>
  403a98:	ldr	x0, [sp, #24]
  403a9c:	add	x0, x0, #0x1
  403aa0:	str	x0, [sp, #24]
  403aa4:	ldr	x0, [sp, #16]
  403aa8:	sub	x1, x0, #0x1
  403aac:	str	x1, [sp, #16]
  403ab0:	cmp	x0, #0x0
  403ab4:	b.eq	403ac8 <ferror@plt+0x2088>  // b.none
  403ab8:	ldr	x0, [sp, #24]
  403abc:	ldrsb	w0, [x0]
  403ac0:	cmp	w0, #0x0
  403ac4:	b.ne	403a78 <ferror@plt+0x2038>  // b.any
  403ac8:	mov	x0, #0x0                   	// #0
  403acc:	add	sp, sp, #0x20
  403ad0:	ret
  403ad4:	stp	x29, x30, [sp, #-48]!
  403ad8:	mov	x29, sp
  403adc:	str	x0, [sp, #24]
  403ae0:	str	x1, [sp, #16]
  403ae4:	ldr	x1, [sp, #16]
  403ae8:	ldr	x0, [sp, #24]
  403aec:	bl	403c28 <ferror@plt+0x21e8>
  403af0:	str	w0, [sp, #44]
  403af4:	ldr	w0, [sp, #44]
  403af8:	cmn	w0, #0x8, lsl #12
  403afc:	b.lt	403b10 <ferror@plt+0x20d0>  // b.tstop
  403b00:	ldr	w1, [sp, #44]
  403b04:	mov	w0, #0x7fff                	// #32767
  403b08:	cmp	w1, w0
  403b0c:	b.le	403b44 <ferror@plt+0x2104>
  403b10:	bl	4019d0 <__errno_location@plt>
  403b14:	mov	x1, x0
  403b18:	mov	w0, #0x22                  	// #34
  403b1c:	str	w0, [x1]
  403b20:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403b24:	add	x0, x0, #0x250
  403b28:	ldr	w4, [x0]
  403b2c:	ldr	x3, [sp, #24]
  403b30:	ldr	x2, [sp, #16]
  403b34:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403b38:	add	x1, x0, #0x548
  403b3c:	mov	w0, w4
  403b40:	bl	401a20 <err@plt>
  403b44:	ldr	w0, [sp, #44]
  403b48:	sxth	w0, w0
  403b4c:	ldp	x29, x30, [sp], #48
  403b50:	ret
  403b54:	stp	x29, x30, [sp, #-64]!
  403b58:	mov	x29, sp
  403b5c:	str	x0, [sp, #40]
  403b60:	str	x1, [sp, #32]
  403b64:	str	w2, [sp, #28]
  403b68:	ldr	w2, [sp, #28]
  403b6c:	ldr	x1, [sp, #32]
  403b70:	ldr	x0, [sp, #40]
  403b74:	bl	403ca8 <ferror@plt+0x2268>
  403b78:	str	w0, [sp, #60]
  403b7c:	ldr	w1, [sp, #60]
  403b80:	mov	w0, #0xffff                	// #65535
  403b84:	cmp	w1, w0
  403b88:	b.ls	403bc0 <ferror@plt+0x2180>  // b.plast
  403b8c:	bl	4019d0 <__errno_location@plt>
  403b90:	mov	x1, x0
  403b94:	mov	w0, #0x22                  	// #34
  403b98:	str	w0, [x1]
  403b9c:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403ba0:	add	x0, x0, #0x250
  403ba4:	ldr	w4, [x0]
  403ba8:	ldr	x3, [sp, #40]
  403bac:	ldr	x2, [sp, #32]
  403bb0:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403bb4:	add	x1, x0, #0x548
  403bb8:	mov	w0, w4
  403bbc:	bl	401a20 <err@plt>
  403bc0:	ldr	w0, [sp, #60]
  403bc4:	and	w0, w0, #0xffff
  403bc8:	ldp	x29, x30, [sp], #64
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-32]!
  403bd4:	mov	x29, sp
  403bd8:	str	x0, [sp, #24]
  403bdc:	str	x1, [sp, #16]
  403be0:	mov	w2, #0xa                   	// #10
  403be4:	ldr	x1, [sp, #16]
  403be8:	ldr	x0, [sp, #24]
  403bec:	bl	403b54 <ferror@plt+0x2114>
  403bf0:	and	w0, w0, #0xffff
  403bf4:	ldp	x29, x30, [sp], #32
  403bf8:	ret
  403bfc:	stp	x29, x30, [sp, #-32]!
  403c00:	mov	x29, sp
  403c04:	str	x0, [sp, #24]
  403c08:	str	x1, [sp, #16]
  403c0c:	mov	w2, #0x10                  	// #16
  403c10:	ldr	x1, [sp, #16]
  403c14:	ldr	x0, [sp, #24]
  403c18:	bl	403b54 <ferror@plt+0x2114>
  403c1c:	and	w0, w0, #0xffff
  403c20:	ldp	x29, x30, [sp], #32
  403c24:	ret
  403c28:	stp	x29, x30, [sp, #-48]!
  403c2c:	mov	x29, sp
  403c30:	str	x0, [sp, #24]
  403c34:	str	x1, [sp, #16]
  403c38:	ldr	x1, [sp, #16]
  403c3c:	ldr	x0, [sp, #24]
  403c40:	bl	403d70 <ferror@plt+0x2330>
  403c44:	str	x0, [sp, #40]
  403c48:	ldr	x1, [sp, #40]
  403c4c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403c50:	cmp	x1, x0
  403c54:	b.lt	403c68 <ferror@plt+0x2228>  // b.tstop
  403c58:	ldr	x1, [sp, #40]
  403c5c:	mov	x0, #0x7fffffff            	// #2147483647
  403c60:	cmp	x1, x0
  403c64:	b.le	403c9c <ferror@plt+0x225c>
  403c68:	bl	4019d0 <__errno_location@plt>
  403c6c:	mov	x1, x0
  403c70:	mov	w0, #0x22                  	// #34
  403c74:	str	w0, [x1]
  403c78:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403c7c:	add	x0, x0, #0x250
  403c80:	ldr	w4, [x0]
  403c84:	ldr	x3, [sp, #24]
  403c88:	ldr	x2, [sp, #16]
  403c8c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403c90:	add	x1, x0, #0x548
  403c94:	mov	w0, w4
  403c98:	bl	401a20 <err@plt>
  403c9c:	ldr	x0, [sp, #40]
  403ca0:	ldp	x29, x30, [sp], #48
  403ca4:	ret
  403ca8:	stp	x29, x30, [sp, #-64]!
  403cac:	mov	x29, sp
  403cb0:	str	x0, [sp, #40]
  403cb4:	str	x1, [sp, #32]
  403cb8:	str	w2, [sp, #28]
  403cbc:	ldr	w2, [sp, #28]
  403cc0:	ldr	x1, [sp, #32]
  403cc4:	ldr	x0, [sp, #40]
  403cc8:	bl	403e70 <ferror@plt+0x2430>
  403ccc:	str	x0, [sp, #56]
  403cd0:	ldr	x1, [sp, #56]
  403cd4:	mov	x0, #0xffffffff            	// #4294967295
  403cd8:	cmp	x1, x0
  403cdc:	b.ls	403d14 <ferror@plt+0x22d4>  // b.plast
  403ce0:	bl	4019d0 <__errno_location@plt>
  403ce4:	mov	x1, x0
  403ce8:	mov	w0, #0x22                  	// #34
  403cec:	str	w0, [x1]
  403cf0:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403cf4:	add	x0, x0, #0x250
  403cf8:	ldr	w4, [x0]
  403cfc:	ldr	x3, [sp, #40]
  403d00:	ldr	x2, [sp, #32]
  403d04:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403d08:	add	x1, x0, #0x548
  403d0c:	mov	w0, w4
  403d10:	bl	401a20 <err@plt>
  403d14:	ldr	x0, [sp, #56]
  403d18:	ldp	x29, x30, [sp], #64
  403d1c:	ret
  403d20:	stp	x29, x30, [sp, #-32]!
  403d24:	mov	x29, sp
  403d28:	str	x0, [sp, #24]
  403d2c:	str	x1, [sp, #16]
  403d30:	mov	w2, #0xa                   	// #10
  403d34:	ldr	x1, [sp, #16]
  403d38:	ldr	x0, [sp, #24]
  403d3c:	bl	403ca8 <ferror@plt+0x2268>
  403d40:	ldp	x29, x30, [sp], #32
  403d44:	ret
  403d48:	stp	x29, x30, [sp, #-32]!
  403d4c:	mov	x29, sp
  403d50:	str	x0, [sp, #24]
  403d54:	str	x1, [sp, #16]
  403d58:	mov	w2, #0x10                  	// #16
  403d5c:	ldr	x1, [sp, #16]
  403d60:	ldr	x0, [sp, #24]
  403d64:	bl	403ca8 <ferror@plt+0x2268>
  403d68:	ldp	x29, x30, [sp], #32
  403d6c:	ret
  403d70:	stp	x29, x30, [sp, #-48]!
  403d74:	mov	x29, sp
  403d78:	str	x0, [sp, #24]
  403d7c:	str	x1, [sp, #16]
  403d80:	str	xzr, [sp, #32]
  403d84:	bl	4019d0 <__errno_location@plt>
  403d88:	str	wzr, [x0]
  403d8c:	ldr	x0, [sp, #24]
  403d90:	cmp	x0, #0x0
  403d94:	b.eq	403e04 <ferror@plt+0x23c4>  // b.none
  403d98:	ldr	x0, [sp, #24]
  403d9c:	ldrsb	w0, [x0]
  403da0:	cmp	w0, #0x0
  403da4:	b.eq	403e04 <ferror@plt+0x23c4>  // b.none
  403da8:	add	x0, sp, #0x20
  403dac:	mov	w2, #0xa                   	// #10
  403db0:	mov	x1, x0
  403db4:	ldr	x0, [sp, #24]
  403db8:	bl	4016c0 <strtoimax@plt>
  403dbc:	str	x0, [sp, #40]
  403dc0:	bl	4019d0 <__errno_location@plt>
  403dc4:	ldr	w0, [x0]
  403dc8:	cmp	w0, #0x0
  403dcc:	b.ne	403e0c <ferror@plt+0x23cc>  // b.any
  403dd0:	ldr	x0, [sp, #32]
  403dd4:	ldr	x1, [sp, #24]
  403dd8:	cmp	x1, x0
  403ddc:	b.eq	403e0c <ferror@plt+0x23cc>  // b.none
  403de0:	ldr	x0, [sp, #32]
  403de4:	cmp	x0, #0x0
  403de8:	b.eq	403dfc <ferror@plt+0x23bc>  // b.none
  403dec:	ldr	x0, [sp, #32]
  403df0:	ldrsb	w0, [x0]
  403df4:	cmp	w0, #0x0
  403df8:	b.ne	403e0c <ferror@plt+0x23cc>  // b.any
  403dfc:	ldr	x0, [sp, #40]
  403e00:	b	403e68 <ferror@plt+0x2428>
  403e04:	nop
  403e08:	b	403e10 <ferror@plt+0x23d0>
  403e0c:	nop
  403e10:	bl	4019d0 <__errno_location@plt>
  403e14:	ldr	w0, [x0]
  403e18:	cmp	w0, #0x22
  403e1c:	b.ne	403e44 <ferror@plt+0x2404>  // b.any
  403e20:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403e24:	add	x0, x0, #0x250
  403e28:	ldr	w4, [x0]
  403e2c:	ldr	x3, [sp, #24]
  403e30:	ldr	x2, [sp, #16]
  403e34:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403e38:	add	x1, x0, #0x548
  403e3c:	mov	w0, w4
  403e40:	bl	401a20 <err@plt>
  403e44:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403e48:	add	x0, x0, #0x250
  403e4c:	ldr	w4, [x0]
  403e50:	ldr	x3, [sp, #24]
  403e54:	ldr	x2, [sp, #16]
  403e58:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403e5c:	add	x1, x0, #0x548
  403e60:	mov	w0, w4
  403e64:	bl	401990 <errx@plt>
  403e68:	ldp	x29, x30, [sp], #48
  403e6c:	ret
  403e70:	stp	x29, x30, [sp, #-64]!
  403e74:	mov	x29, sp
  403e78:	str	x0, [sp, #40]
  403e7c:	str	x1, [sp, #32]
  403e80:	str	w2, [sp, #28]
  403e84:	str	xzr, [sp, #48]
  403e88:	bl	4019d0 <__errno_location@plt>
  403e8c:	str	wzr, [x0]
  403e90:	ldr	x0, [sp, #40]
  403e94:	cmp	x0, #0x0
  403e98:	b.eq	403f08 <ferror@plt+0x24c8>  // b.none
  403e9c:	ldr	x0, [sp, #40]
  403ea0:	ldrsb	w0, [x0]
  403ea4:	cmp	w0, #0x0
  403ea8:	b.eq	403f08 <ferror@plt+0x24c8>  // b.none
  403eac:	add	x0, sp, #0x30
  403eb0:	ldr	w2, [sp, #28]
  403eb4:	mov	x1, x0
  403eb8:	ldr	x0, [sp, #40]
  403ebc:	bl	401860 <strtoumax@plt>
  403ec0:	str	x0, [sp, #56]
  403ec4:	bl	4019d0 <__errno_location@plt>
  403ec8:	ldr	w0, [x0]
  403ecc:	cmp	w0, #0x0
  403ed0:	b.ne	403f10 <ferror@plt+0x24d0>  // b.any
  403ed4:	ldr	x0, [sp, #48]
  403ed8:	ldr	x1, [sp, #40]
  403edc:	cmp	x1, x0
  403ee0:	b.eq	403f10 <ferror@plt+0x24d0>  // b.none
  403ee4:	ldr	x0, [sp, #48]
  403ee8:	cmp	x0, #0x0
  403eec:	b.eq	403f00 <ferror@plt+0x24c0>  // b.none
  403ef0:	ldr	x0, [sp, #48]
  403ef4:	ldrsb	w0, [x0]
  403ef8:	cmp	w0, #0x0
  403efc:	b.ne	403f10 <ferror@plt+0x24d0>  // b.any
  403f00:	ldr	x0, [sp, #56]
  403f04:	b	403f6c <ferror@plt+0x252c>
  403f08:	nop
  403f0c:	b	403f14 <ferror@plt+0x24d4>
  403f10:	nop
  403f14:	bl	4019d0 <__errno_location@plt>
  403f18:	ldr	w0, [x0]
  403f1c:	cmp	w0, #0x22
  403f20:	b.ne	403f48 <ferror@plt+0x2508>  // b.any
  403f24:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403f28:	add	x0, x0, #0x250
  403f2c:	ldr	w4, [x0]
  403f30:	ldr	x3, [sp, #40]
  403f34:	ldr	x2, [sp, #32]
  403f38:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403f3c:	add	x1, x0, #0x548
  403f40:	mov	w0, w4
  403f44:	bl	401a20 <err@plt>
  403f48:	adrp	x0, 418000 <ferror@plt+0x165c0>
  403f4c:	add	x0, x0, #0x250
  403f50:	ldr	w4, [x0]
  403f54:	ldr	x3, [sp, #40]
  403f58:	ldr	x2, [sp, #32]
  403f5c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  403f60:	add	x1, x0, #0x548
  403f64:	mov	w0, w4
  403f68:	bl	401990 <errx@plt>
  403f6c:	ldp	x29, x30, [sp], #64
  403f70:	ret
  403f74:	stp	x29, x30, [sp, #-32]!
  403f78:	mov	x29, sp
  403f7c:	str	x0, [sp, #24]
  403f80:	str	x1, [sp, #16]
  403f84:	mov	w2, #0xa                   	// #10
  403f88:	ldr	x1, [sp, #16]
  403f8c:	ldr	x0, [sp, #24]
  403f90:	bl	403e70 <ferror@plt+0x2430>
  403f94:	ldp	x29, x30, [sp], #32
  403f98:	ret
  403f9c:	stp	x29, x30, [sp, #-32]!
  403fa0:	mov	x29, sp
  403fa4:	str	x0, [sp, #24]
  403fa8:	str	x1, [sp, #16]
  403fac:	mov	w2, #0x10                  	// #16
  403fb0:	ldr	x1, [sp, #16]
  403fb4:	ldr	x0, [sp, #24]
  403fb8:	bl	403e70 <ferror@plt+0x2430>
  403fbc:	ldp	x29, x30, [sp], #32
  403fc0:	ret
  403fc4:	stp	x29, x30, [sp, #-48]!
  403fc8:	mov	x29, sp
  403fcc:	str	x0, [sp, #24]
  403fd0:	str	x1, [sp, #16]
  403fd4:	str	xzr, [sp, #32]
  403fd8:	bl	4019d0 <__errno_location@plt>
  403fdc:	str	wzr, [x0]
  403fe0:	ldr	x0, [sp, #24]
  403fe4:	cmp	x0, #0x0
  403fe8:	b.eq	404054 <ferror@plt+0x2614>  // b.none
  403fec:	ldr	x0, [sp, #24]
  403ff0:	ldrsb	w0, [x0]
  403ff4:	cmp	w0, #0x0
  403ff8:	b.eq	404054 <ferror@plt+0x2614>  // b.none
  403ffc:	add	x0, sp, #0x20
  404000:	mov	x1, x0
  404004:	ldr	x0, [sp, #24]
  404008:	bl	4016d0 <strtod@plt>
  40400c:	str	d0, [sp, #40]
  404010:	bl	4019d0 <__errno_location@plt>
  404014:	ldr	w0, [x0]
  404018:	cmp	w0, #0x0
  40401c:	b.ne	40405c <ferror@plt+0x261c>  // b.any
  404020:	ldr	x0, [sp, #32]
  404024:	ldr	x1, [sp, #24]
  404028:	cmp	x1, x0
  40402c:	b.eq	40405c <ferror@plt+0x261c>  // b.none
  404030:	ldr	x0, [sp, #32]
  404034:	cmp	x0, #0x0
  404038:	b.eq	40404c <ferror@plt+0x260c>  // b.none
  40403c:	ldr	x0, [sp, #32]
  404040:	ldrsb	w0, [x0]
  404044:	cmp	w0, #0x0
  404048:	b.ne	40405c <ferror@plt+0x261c>  // b.any
  40404c:	ldr	d0, [sp, #40]
  404050:	b	4040b8 <ferror@plt+0x2678>
  404054:	nop
  404058:	b	404060 <ferror@plt+0x2620>
  40405c:	nop
  404060:	bl	4019d0 <__errno_location@plt>
  404064:	ldr	w0, [x0]
  404068:	cmp	w0, #0x22
  40406c:	b.ne	404094 <ferror@plt+0x2654>  // b.any
  404070:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404074:	add	x0, x0, #0x250
  404078:	ldr	w4, [x0]
  40407c:	ldr	x3, [sp, #24]
  404080:	ldr	x2, [sp, #16]
  404084:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404088:	add	x1, x0, #0x548
  40408c:	mov	w0, w4
  404090:	bl	401a20 <err@plt>
  404094:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404098:	add	x0, x0, #0x250
  40409c:	ldr	w4, [x0]
  4040a0:	ldr	x3, [sp, #24]
  4040a4:	ldr	x2, [sp, #16]
  4040a8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4040ac:	add	x1, x0, #0x548
  4040b0:	mov	w0, w4
  4040b4:	bl	401990 <errx@plt>
  4040b8:	ldp	x29, x30, [sp], #48
  4040bc:	ret
  4040c0:	stp	x29, x30, [sp, #-48]!
  4040c4:	mov	x29, sp
  4040c8:	str	x0, [sp, #24]
  4040cc:	str	x1, [sp, #16]
  4040d0:	str	xzr, [sp, #32]
  4040d4:	bl	4019d0 <__errno_location@plt>
  4040d8:	str	wzr, [x0]
  4040dc:	ldr	x0, [sp, #24]
  4040e0:	cmp	x0, #0x0
  4040e4:	b.eq	404154 <ferror@plt+0x2714>  // b.none
  4040e8:	ldr	x0, [sp, #24]
  4040ec:	ldrsb	w0, [x0]
  4040f0:	cmp	w0, #0x0
  4040f4:	b.eq	404154 <ferror@plt+0x2714>  // b.none
  4040f8:	add	x0, sp, #0x20
  4040fc:	mov	w2, #0xa                   	// #10
  404100:	mov	x1, x0
  404104:	ldr	x0, [sp, #24]
  404108:	bl	401900 <strtol@plt>
  40410c:	str	x0, [sp, #40]
  404110:	bl	4019d0 <__errno_location@plt>
  404114:	ldr	w0, [x0]
  404118:	cmp	w0, #0x0
  40411c:	b.ne	40415c <ferror@plt+0x271c>  // b.any
  404120:	ldr	x0, [sp, #32]
  404124:	ldr	x1, [sp, #24]
  404128:	cmp	x1, x0
  40412c:	b.eq	40415c <ferror@plt+0x271c>  // b.none
  404130:	ldr	x0, [sp, #32]
  404134:	cmp	x0, #0x0
  404138:	b.eq	40414c <ferror@plt+0x270c>  // b.none
  40413c:	ldr	x0, [sp, #32]
  404140:	ldrsb	w0, [x0]
  404144:	cmp	w0, #0x0
  404148:	b.ne	40415c <ferror@plt+0x271c>  // b.any
  40414c:	ldr	x0, [sp, #40]
  404150:	b	4041b8 <ferror@plt+0x2778>
  404154:	nop
  404158:	b	404160 <ferror@plt+0x2720>
  40415c:	nop
  404160:	bl	4019d0 <__errno_location@plt>
  404164:	ldr	w0, [x0]
  404168:	cmp	w0, #0x22
  40416c:	b.ne	404194 <ferror@plt+0x2754>  // b.any
  404170:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404174:	add	x0, x0, #0x250
  404178:	ldr	w4, [x0]
  40417c:	ldr	x3, [sp, #24]
  404180:	ldr	x2, [sp, #16]
  404184:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404188:	add	x1, x0, #0x548
  40418c:	mov	w0, w4
  404190:	bl	401a20 <err@plt>
  404194:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404198:	add	x0, x0, #0x250
  40419c:	ldr	w4, [x0]
  4041a0:	ldr	x3, [sp, #24]
  4041a4:	ldr	x2, [sp, #16]
  4041a8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4041ac:	add	x1, x0, #0x548
  4041b0:	mov	w0, w4
  4041b4:	bl	401990 <errx@plt>
  4041b8:	ldp	x29, x30, [sp], #48
  4041bc:	ret
  4041c0:	stp	x29, x30, [sp, #-48]!
  4041c4:	mov	x29, sp
  4041c8:	str	x0, [sp, #24]
  4041cc:	str	x1, [sp, #16]
  4041d0:	str	xzr, [sp, #32]
  4041d4:	bl	4019d0 <__errno_location@plt>
  4041d8:	str	wzr, [x0]
  4041dc:	ldr	x0, [sp, #24]
  4041e0:	cmp	x0, #0x0
  4041e4:	b.eq	404254 <ferror@plt+0x2814>  // b.none
  4041e8:	ldr	x0, [sp, #24]
  4041ec:	ldrsb	w0, [x0]
  4041f0:	cmp	w0, #0x0
  4041f4:	b.eq	404254 <ferror@plt+0x2814>  // b.none
  4041f8:	add	x0, sp, #0x20
  4041fc:	mov	w2, #0xa                   	// #10
  404200:	mov	x1, x0
  404204:	ldr	x0, [sp, #24]
  404208:	bl	401670 <strtoul@plt>
  40420c:	str	x0, [sp, #40]
  404210:	bl	4019d0 <__errno_location@plt>
  404214:	ldr	w0, [x0]
  404218:	cmp	w0, #0x0
  40421c:	b.ne	40425c <ferror@plt+0x281c>  // b.any
  404220:	ldr	x0, [sp, #32]
  404224:	ldr	x1, [sp, #24]
  404228:	cmp	x1, x0
  40422c:	b.eq	40425c <ferror@plt+0x281c>  // b.none
  404230:	ldr	x0, [sp, #32]
  404234:	cmp	x0, #0x0
  404238:	b.eq	40424c <ferror@plt+0x280c>  // b.none
  40423c:	ldr	x0, [sp, #32]
  404240:	ldrsb	w0, [x0]
  404244:	cmp	w0, #0x0
  404248:	b.ne	40425c <ferror@plt+0x281c>  // b.any
  40424c:	ldr	x0, [sp, #40]
  404250:	b	4042b8 <ferror@plt+0x2878>
  404254:	nop
  404258:	b	404260 <ferror@plt+0x2820>
  40425c:	nop
  404260:	bl	4019d0 <__errno_location@plt>
  404264:	ldr	w0, [x0]
  404268:	cmp	w0, #0x22
  40426c:	b.ne	404294 <ferror@plt+0x2854>  // b.any
  404270:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404274:	add	x0, x0, #0x250
  404278:	ldr	w4, [x0]
  40427c:	ldr	x3, [sp, #24]
  404280:	ldr	x2, [sp, #16]
  404284:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404288:	add	x1, x0, #0x548
  40428c:	mov	w0, w4
  404290:	bl	401a20 <err@plt>
  404294:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404298:	add	x0, x0, #0x250
  40429c:	ldr	w4, [x0]
  4042a0:	ldr	x3, [sp, #24]
  4042a4:	ldr	x2, [sp, #16]
  4042a8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4042ac:	add	x1, x0, #0x548
  4042b0:	mov	w0, w4
  4042b4:	bl	401990 <errx@plt>
  4042b8:	ldp	x29, x30, [sp], #48
  4042bc:	ret
  4042c0:	stp	x29, x30, [sp, #-48]!
  4042c4:	mov	x29, sp
  4042c8:	str	x0, [sp, #24]
  4042cc:	str	x1, [sp, #16]
  4042d0:	add	x0, sp, #0x28
  4042d4:	mov	x1, x0
  4042d8:	ldr	x0, [sp, #24]
  4042dc:	bl	4036fc <ferror@plt+0x1cbc>
  4042e0:	cmp	w0, #0x0
  4042e4:	b.ne	4042f0 <ferror@plt+0x28b0>  // b.any
  4042e8:	ldr	x0, [sp, #40]
  4042ec:	b	404348 <ferror@plt+0x2908>
  4042f0:	bl	4019d0 <__errno_location@plt>
  4042f4:	ldr	w0, [x0]
  4042f8:	cmp	w0, #0x0
  4042fc:	b.eq	404324 <ferror@plt+0x28e4>  // b.none
  404300:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404304:	add	x0, x0, #0x250
  404308:	ldr	w4, [x0]
  40430c:	ldr	x3, [sp, #24]
  404310:	ldr	x2, [sp, #16]
  404314:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404318:	add	x1, x0, #0x548
  40431c:	mov	w0, w4
  404320:	bl	401a20 <err@plt>
  404324:	adrp	x0, 418000 <ferror@plt+0x165c0>
  404328:	add	x0, x0, #0x250
  40432c:	ldr	w4, [x0]
  404330:	ldr	x3, [sp, #24]
  404334:	ldr	x2, [sp, #16]
  404338:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40433c:	add	x1, x0, #0x548
  404340:	mov	w0, w4
  404344:	bl	401990 <errx@plt>
  404348:	ldp	x29, x30, [sp], #48
  40434c:	ret
  404350:	stp	x29, x30, [sp, #-64]!
  404354:	mov	x29, sp
  404358:	str	x0, [sp, #40]
  40435c:	str	x1, [sp, #32]
  404360:	str	x2, [sp, #24]
  404364:	ldr	x1, [sp, #24]
  404368:	ldr	x0, [sp, #40]
  40436c:	bl	403fc4 <ferror@plt+0x2584>
  404370:	str	d0, [sp, #56]
  404374:	ldr	d0, [sp, #56]
  404378:	fcvtzs	d0, d0
  40437c:	ldr	x0, [sp, #32]
  404380:	str	d0, [x0]
  404384:	ldr	x0, [sp, #32]
  404388:	ldr	d0, [x0]
  40438c:	scvtf	d0, d0
  404390:	ldr	d1, [sp, #56]
  404394:	fsub	d0, d1, d0
  404398:	mov	x0, #0x848000000000        	// #145685290680320
  40439c:	movk	x0, #0x412e, lsl #48
  4043a0:	fmov	d1, x0
  4043a4:	fmul	d0, d0, d1
  4043a8:	fcvtzs	d0, d0
  4043ac:	ldr	x0, [sp, #32]
  4043b0:	str	d0, [x0, #8]
  4043b4:	nop
  4043b8:	ldp	x29, x30, [sp], #64
  4043bc:	ret
  4043c0:	sub	sp, sp, #0x20
  4043c4:	str	w0, [sp, #12]
  4043c8:	str	x1, [sp]
  4043cc:	strh	wzr, [sp, #30]
  4043d0:	ldr	w0, [sp, #12]
  4043d4:	and	w0, w0, #0xf000
  4043d8:	cmp	w0, #0x4, lsl #12
  4043dc:	b.ne	404404 <ferror@plt+0x29c4>  // b.any
  4043e0:	ldrh	w0, [sp, #30]
  4043e4:	add	w1, w0, #0x1
  4043e8:	strh	w1, [sp, #30]
  4043ec:	and	x0, x0, #0xffff
  4043f0:	ldr	x1, [sp]
  4043f4:	add	x0, x1, x0
  4043f8:	mov	w1, #0x64                  	// #100
  4043fc:	strb	w1, [x0]
  404400:	b	404538 <ferror@plt+0x2af8>
  404404:	ldr	w0, [sp, #12]
  404408:	and	w0, w0, #0xf000
  40440c:	cmp	w0, #0xa, lsl #12
  404410:	b.ne	404438 <ferror@plt+0x29f8>  // b.any
  404414:	ldrh	w0, [sp, #30]
  404418:	add	w1, w0, #0x1
  40441c:	strh	w1, [sp, #30]
  404420:	and	x0, x0, #0xffff
  404424:	ldr	x1, [sp]
  404428:	add	x0, x1, x0
  40442c:	mov	w1, #0x6c                  	// #108
  404430:	strb	w1, [x0]
  404434:	b	404538 <ferror@plt+0x2af8>
  404438:	ldr	w0, [sp, #12]
  40443c:	and	w0, w0, #0xf000
  404440:	cmp	w0, #0x2, lsl #12
  404444:	b.ne	40446c <ferror@plt+0x2a2c>  // b.any
  404448:	ldrh	w0, [sp, #30]
  40444c:	add	w1, w0, #0x1
  404450:	strh	w1, [sp, #30]
  404454:	and	x0, x0, #0xffff
  404458:	ldr	x1, [sp]
  40445c:	add	x0, x1, x0
  404460:	mov	w1, #0x63                  	// #99
  404464:	strb	w1, [x0]
  404468:	b	404538 <ferror@plt+0x2af8>
  40446c:	ldr	w0, [sp, #12]
  404470:	and	w0, w0, #0xf000
  404474:	cmp	w0, #0x6, lsl #12
  404478:	b.ne	4044a0 <ferror@plt+0x2a60>  // b.any
  40447c:	ldrh	w0, [sp, #30]
  404480:	add	w1, w0, #0x1
  404484:	strh	w1, [sp, #30]
  404488:	and	x0, x0, #0xffff
  40448c:	ldr	x1, [sp]
  404490:	add	x0, x1, x0
  404494:	mov	w1, #0x62                  	// #98
  404498:	strb	w1, [x0]
  40449c:	b	404538 <ferror@plt+0x2af8>
  4044a0:	ldr	w0, [sp, #12]
  4044a4:	and	w0, w0, #0xf000
  4044a8:	cmp	w0, #0xc, lsl #12
  4044ac:	b.ne	4044d4 <ferror@plt+0x2a94>  // b.any
  4044b0:	ldrh	w0, [sp, #30]
  4044b4:	add	w1, w0, #0x1
  4044b8:	strh	w1, [sp, #30]
  4044bc:	and	x0, x0, #0xffff
  4044c0:	ldr	x1, [sp]
  4044c4:	add	x0, x1, x0
  4044c8:	mov	w1, #0x73                  	// #115
  4044cc:	strb	w1, [x0]
  4044d0:	b	404538 <ferror@plt+0x2af8>
  4044d4:	ldr	w0, [sp, #12]
  4044d8:	and	w0, w0, #0xf000
  4044dc:	cmp	w0, #0x1, lsl #12
  4044e0:	b.ne	404508 <ferror@plt+0x2ac8>  // b.any
  4044e4:	ldrh	w0, [sp, #30]
  4044e8:	add	w1, w0, #0x1
  4044ec:	strh	w1, [sp, #30]
  4044f0:	and	x0, x0, #0xffff
  4044f4:	ldr	x1, [sp]
  4044f8:	add	x0, x1, x0
  4044fc:	mov	w1, #0x70                  	// #112
  404500:	strb	w1, [x0]
  404504:	b	404538 <ferror@plt+0x2af8>
  404508:	ldr	w0, [sp, #12]
  40450c:	and	w0, w0, #0xf000
  404510:	cmp	w0, #0x8, lsl #12
  404514:	b.ne	404538 <ferror@plt+0x2af8>  // b.any
  404518:	ldrh	w0, [sp, #30]
  40451c:	add	w1, w0, #0x1
  404520:	strh	w1, [sp, #30]
  404524:	and	x0, x0, #0xffff
  404528:	ldr	x1, [sp]
  40452c:	add	x0, x1, x0
  404530:	mov	w1, #0x2d                  	// #45
  404534:	strb	w1, [x0]
  404538:	ldr	w0, [sp, #12]
  40453c:	and	w0, w0, #0x100
  404540:	cmp	w0, #0x0
  404544:	b.eq	404550 <ferror@plt+0x2b10>  // b.none
  404548:	mov	w0, #0x72                  	// #114
  40454c:	b	404554 <ferror@plt+0x2b14>
  404550:	mov	w0, #0x2d                  	// #45
  404554:	ldrh	w1, [sp, #30]
  404558:	add	w2, w1, #0x1
  40455c:	strh	w2, [sp, #30]
  404560:	and	x1, x1, #0xffff
  404564:	ldr	x2, [sp]
  404568:	add	x1, x2, x1
  40456c:	strb	w0, [x1]
  404570:	ldr	w0, [sp, #12]
  404574:	and	w0, w0, #0x80
  404578:	cmp	w0, #0x0
  40457c:	b.eq	404588 <ferror@plt+0x2b48>  // b.none
  404580:	mov	w0, #0x77                  	// #119
  404584:	b	40458c <ferror@plt+0x2b4c>
  404588:	mov	w0, #0x2d                  	// #45
  40458c:	ldrh	w1, [sp, #30]
  404590:	add	w2, w1, #0x1
  404594:	strh	w2, [sp, #30]
  404598:	and	x1, x1, #0xffff
  40459c:	ldr	x2, [sp]
  4045a0:	add	x1, x2, x1
  4045a4:	strb	w0, [x1]
  4045a8:	ldr	w0, [sp, #12]
  4045ac:	and	w0, w0, #0x800
  4045b0:	cmp	w0, #0x0
  4045b4:	b.eq	4045d8 <ferror@plt+0x2b98>  // b.none
  4045b8:	ldr	w0, [sp, #12]
  4045bc:	and	w0, w0, #0x40
  4045c0:	cmp	w0, #0x0
  4045c4:	b.eq	4045d0 <ferror@plt+0x2b90>  // b.none
  4045c8:	mov	w0, #0x73                  	// #115
  4045cc:	b	4045f4 <ferror@plt+0x2bb4>
  4045d0:	mov	w0, #0x53                  	// #83
  4045d4:	b	4045f4 <ferror@plt+0x2bb4>
  4045d8:	ldr	w0, [sp, #12]
  4045dc:	and	w0, w0, #0x40
  4045e0:	cmp	w0, #0x0
  4045e4:	b.eq	4045f0 <ferror@plt+0x2bb0>  // b.none
  4045e8:	mov	w0, #0x78                  	// #120
  4045ec:	b	4045f4 <ferror@plt+0x2bb4>
  4045f0:	mov	w0, #0x2d                  	// #45
  4045f4:	ldrh	w1, [sp, #30]
  4045f8:	add	w2, w1, #0x1
  4045fc:	strh	w2, [sp, #30]
  404600:	and	x1, x1, #0xffff
  404604:	ldr	x2, [sp]
  404608:	add	x1, x2, x1
  40460c:	strb	w0, [x1]
  404610:	ldr	w0, [sp, #12]
  404614:	and	w0, w0, #0x20
  404618:	cmp	w0, #0x0
  40461c:	b.eq	404628 <ferror@plt+0x2be8>  // b.none
  404620:	mov	w0, #0x72                  	// #114
  404624:	b	40462c <ferror@plt+0x2bec>
  404628:	mov	w0, #0x2d                  	// #45
  40462c:	ldrh	w1, [sp, #30]
  404630:	add	w2, w1, #0x1
  404634:	strh	w2, [sp, #30]
  404638:	and	x1, x1, #0xffff
  40463c:	ldr	x2, [sp]
  404640:	add	x1, x2, x1
  404644:	strb	w0, [x1]
  404648:	ldr	w0, [sp, #12]
  40464c:	and	w0, w0, #0x10
  404650:	cmp	w0, #0x0
  404654:	b.eq	404660 <ferror@plt+0x2c20>  // b.none
  404658:	mov	w0, #0x77                  	// #119
  40465c:	b	404664 <ferror@plt+0x2c24>
  404660:	mov	w0, #0x2d                  	// #45
  404664:	ldrh	w1, [sp, #30]
  404668:	add	w2, w1, #0x1
  40466c:	strh	w2, [sp, #30]
  404670:	and	x1, x1, #0xffff
  404674:	ldr	x2, [sp]
  404678:	add	x1, x2, x1
  40467c:	strb	w0, [x1]
  404680:	ldr	w0, [sp, #12]
  404684:	and	w0, w0, #0x400
  404688:	cmp	w0, #0x0
  40468c:	b.eq	4046b0 <ferror@plt+0x2c70>  // b.none
  404690:	ldr	w0, [sp, #12]
  404694:	and	w0, w0, #0x8
  404698:	cmp	w0, #0x0
  40469c:	b.eq	4046a8 <ferror@plt+0x2c68>  // b.none
  4046a0:	mov	w0, #0x73                  	// #115
  4046a4:	b	4046cc <ferror@plt+0x2c8c>
  4046a8:	mov	w0, #0x53                  	// #83
  4046ac:	b	4046cc <ferror@plt+0x2c8c>
  4046b0:	ldr	w0, [sp, #12]
  4046b4:	and	w0, w0, #0x8
  4046b8:	cmp	w0, #0x0
  4046bc:	b.eq	4046c8 <ferror@plt+0x2c88>  // b.none
  4046c0:	mov	w0, #0x78                  	// #120
  4046c4:	b	4046cc <ferror@plt+0x2c8c>
  4046c8:	mov	w0, #0x2d                  	// #45
  4046cc:	ldrh	w1, [sp, #30]
  4046d0:	add	w2, w1, #0x1
  4046d4:	strh	w2, [sp, #30]
  4046d8:	and	x1, x1, #0xffff
  4046dc:	ldr	x2, [sp]
  4046e0:	add	x1, x2, x1
  4046e4:	strb	w0, [x1]
  4046e8:	ldr	w0, [sp, #12]
  4046ec:	and	w0, w0, #0x4
  4046f0:	cmp	w0, #0x0
  4046f4:	b.eq	404700 <ferror@plt+0x2cc0>  // b.none
  4046f8:	mov	w0, #0x72                  	// #114
  4046fc:	b	404704 <ferror@plt+0x2cc4>
  404700:	mov	w0, #0x2d                  	// #45
  404704:	ldrh	w1, [sp, #30]
  404708:	add	w2, w1, #0x1
  40470c:	strh	w2, [sp, #30]
  404710:	and	x1, x1, #0xffff
  404714:	ldr	x2, [sp]
  404718:	add	x1, x2, x1
  40471c:	strb	w0, [x1]
  404720:	ldr	w0, [sp, #12]
  404724:	and	w0, w0, #0x2
  404728:	cmp	w0, #0x0
  40472c:	b.eq	404738 <ferror@plt+0x2cf8>  // b.none
  404730:	mov	w0, #0x77                  	// #119
  404734:	b	40473c <ferror@plt+0x2cfc>
  404738:	mov	w0, #0x2d                  	// #45
  40473c:	ldrh	w1, [sp, #30]
  404740:	add	w2, w1, #0x1
  404744:	strh	w2, [sp, #30]
  404748:	and	x1, x1, #0xffff
  40474c:	ldr	x2, [sp]
  404750:	add	x1, x2, x1
  404754:	strb	w0, [x1]
  404758:	ldr	w0, [sp, #12]
  40475c:	and	w0, w0, #0x200
  404760:	cmp	w0, #0x0
  404764:	b.eq	404788 <ferror@plt+0x2d48>  // b.none
  404768:	ldr	w0, [sp, #12]
  40476c:	and	w0, w0, #0x1
  404770:	cmp	w0, #0x0
  404774:	b.eq	404780 <ferror@plt+0x2d40>  // b.none
  404778:	mov	w0, #0x74                  	// #116
  40477c:	b	4047a4 <ferror@plt+0x2d64>
  404780:	mov	w0, #0x54                  	// #84
  404784:	b	4047a4 <ferror@plt+0x2d64>
  404788:	ldr	w0, [sp, #12]
  40478c:	and	w0, w0, #0x1
  404790:	cmp	w0, #0x0
  404794:	b.eq	4047a0 <ferror@plt+0x2d60>  // b.none
  404798:	mov	w0, #0x78                  	// #120
  40479c:	b	4047a4 <ferror@plt+0x2d64>
  4047a0:	mov	w0, #0x2d                  	// #45
  4047a4:	ldrh	w1, [sp, #30]
  4047a8:	add	w2, w1, #0x1
  4047ac:	strh	w2, [sp, #30]
  4047b0:	and	x1, x1, #0xffff
  4047b4:	ldr	x2, [sp]
  4047b8:	add	x1, x2, x1
  4047bc:	strb	w0, [x1]
  4047c0:	ldrh	w0, [sp, #30]
  4047c4:	ldr	x1, [sp]
  4047c8:	add	x0, x1, x0
  4047cc:	strb	wzr, [x0]
  4047d0:	ldr	x0, [sp]
  4047d4:	add	sp, sp, #0x20
  4047d8:	ret
  4047dc:	sub	sp, sp, #0x20
  4047e0:	str	x0, [sp, #8]
  4047e4:	mov	w0, #0xa                   	// #10
  4047e8:	str	w0, [sp, #28]
  4047ec:	b	404814 <ferror@plt+0x2dd4>
  4047f0:	ldr	w0, [sp, #28]
  4047f4:	mov	x1, #0x1                   	// #1
  4047f8:	lsl	x0, x1, x0
  4047fc:	ldr	x1, [sp, #8]
  404800:	cmp	x1, x0
  404804:	b.cc	404824 <ferror@plt+0x2de4>  // b.lo, b.ul, b.last
  404808:	ldr	w0, [sp, #28]
  40480c:	add	w0, w0, #0xa
  404810:	str	w0, [sp, #28]
  404814:	ldr	w0, [sp, #28]
  404818:	cmp	w0, #0x3c
  40481c:	b.le	4047f0 <ferror@plt+0x2db0>
  404820:	b	404828 <ferror@plt+0x2de8>
  404824:	nop
  404828:	ldr	w0, [sp, #28]
  40482c:	sub	w0, w0, #0xa
  404830:	add	sp, sp, #0x20
  404834:	ret
  404838:	stp	x29, x30, [sp, #-128]!
  40483c:	mov	x29, sp
  404840:	str	w0, [sp, #28]
  404844:	str	x1, [sp, #16]
  404848:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40484c:	add	x0, x0, #0x558
  404850:	str	x0, [sp, #88]
  404854:	add	x0, sp, #0x20
  404858:	str	x0, [sp, #104]
  40485c:	ldr	w0, [sp, #28]
  404860:	and	w0, w0, #0x2
  404864:	cmp	w0, #0x0
  404868:	b.eq	404880 <ferror@plt+0x2e40>  // b.none
  40486c:	ldr	x0, [sp, #104]
  404870:	add	x1, x0, #0x1
  404874:	str	x1, [sp, #104]
  404878:	mov	w1, #0x20                  	// #32
  40487c:	strb	w1, [x0]
  404880:	ldr	x0, [sp, #16]
  404884:	bl	4047dc <ferror@plt+0x2d9c>
  404888:	str	w0, [sp, #84]
  40488c:	ldr	w0, [sp, #84]
  404890:	cmp	w0, #0x0
  404894:	b.eq	4048c0 <ferror@plt+0x2e80>  // b.none
  404898:	ldr	w0, [sp, #84]
  40489c:	mov	w1, #0x6667                	// #26215
  4048a0:	movk	w1, #0x6666, lsl #16
  4048a4:	smull	x1, w0, w1
  4048a8:	lsr	x1, x1, #32
  4048ac:	asr	w1, w1, #2
  4048b0:	asr	w0, w0, #31
  4048b4:	sub	w0, w1, w0
  4048b8:	sxtw	x0, w0
  4048bc:	b	4048c4 <ferror@plt+0x2e84>
  4048c0:	mov	x0, #0x0                   	// #0
  4048c4:	ldr	x1, [sp, #88]
  4048c8:	add	x0, x1, x0
  4048cc:	ldrb	w0, [x0]
  4048d0:	strb	w0, [sp, #83]
  4048d4:	ldr	w0, [sp, #84]
  4048d8:	cmp	w0, #0x0
  4048dc:	b.eq	4048f0 <ferror@plt+0x2eb0>  // b.none
  4048e0:	ldr	w0, [sp, #84]
  4048e4:	ldr	x1, [sp, #16]
  4048e8:	lsr	x0, x1, x0
  4048ec:	b	4048f4 <ferror@plt+0x2eb4>
  4048f0:	ldr	x0, [sp, #16]
  4048f4:	str	w0, [sp, #124]
  4048f8:	ldr	w0, [sp, #84]
  4048fc:	cmp	w0, #0x0
  404900:	b.eq	404920 <ferror@plt+0x2ee0>  // b.none
  404904:	ldr	w0, [sp, #84]
  404908:	mov	x1, #0xffffffffffffffff    	// #-1
  40490c:	lsl	x0, x1, x0
  404910:	mvn	x1, x0
  404914:	ldr	x0, [sp, #16]
  404918:	and	x0, x1, x0
  40491c:	b	404924 <ferror@plt+0x2ee4>
  404920:	mov	x0, #0x0                   	// #0
  404924:	str	x0, [sp, #112]
  404928:	ldr	x0, [sp, #104]
  40492c:	add	x1, x0, #0x1
  404930:	str	x1, [sp, #104]
  404934:	ldrb	w1, [sp, #83]
  404938:	strb	w1, [x0]
  40493c:	ldr	w0, [sp, #28]
  404940:	and	w0, w0, #0x1
  404944:	cmp	w0, #0x0
  404948:	b.eq	404980 <ferror@plt+0x2f40>  // b.none
  40494c:	ldrsb	w0, [sp, #83]
  404950:	cmp	w0, #0x42
  404954:	b.eq	404980 <ferror@plt+0x2f40>  // b.none
  404958:	ldr	x0, [sp, #104]
  40495c:	add	x1, x0, #0x1
  404960:	str	x1, [sp, #104]
  404964:	mov	w1, #0x69                  	// #105
  404968:	strb	w1, [x0]
  40496c:	ldr	x0, [sp, #104]
  404970:	add	x1, x0, #0x1
  404974:	str	x1, [sp, #104]
  404978:	mov	w1, #0x42                  	// #66
  40497c:	strb	w1, [x0]
  404980:	ldr	x0, [sp, #104]
  404984:	strb	wzr, [x0]
  404988:	ldr	x0, [sp, #112]
  40498c:	cmp	x0, #0x0
  404990:	b.eq	404a68 <ferror@plt+0x3028>  // b.none
  404994:	ldr	w0, [sp, #28]
  404998:	and	w0, w0, #0x4
  40499c:	cmp	w0, #0x0
  4049a0:	b.eq	404a18 <ferror@plt+0x2fd8>  // b.none
  4049a4:	ldr	w0, [sp, #84]
  4049a8:	sub	w0, w0, #0xa
  4049ac:	ldr	x1, [sp, #112]
  4049b0:	lsr	x0, x1, x0
  4049b4:	add	x1, x0, #0x5
  4049b8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4049bc:	movk	x0, #0xcccd
  4049c0:	umulh	x0, x1, x0
  4049c4:	lsr	x0, x0, #3
  4049c8:	str	x0, [sp, #112]
  4049cc:	ldr	x2, [sp, #112]
  4049d0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4049d4:	movk	x0, #0xcccd
  4049d8:	umulh	x0, x2, x0
  4049dc:	lsr	x1, x0, #3
  4049e0:	mov	x0, x1
  4049e4:	lsl	x0, x0, #2
  4049e8:	add	x0, x0, x1
  4049ec:	lsl	x0, x0, #1
  4049f0:	sub	x1, x2, x0
  4049f4:	cmp	x1, #0x0
  4049f8:	b.ne	404a68 <ferror@plt+0x3028>  // b.any
  4049fc:	ldr	x1, [sp, #112]
  404a00:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404a04:	movk	x0, #0xcccd
  404a08:	umulh	x0, x1, x0
  404a0c:	lsr	x0, x0, #3
  404a10:	str	x0, [sp, #112]
  404a14:	b	404a68 <ferror@plt+0x3028>
  404a18:	ldr	w0, [sp, #84]
  404a1c:	sub	w0, w0, #0xa
  404a20:	ldr	x1, [sp, #112]
  404a24:	lsr	x0, x1, x0
  404a28:	add	x0, x0, #0x32
  404a2c:	lsr	x1, x0, #2
  404a30:	mov	x0, #0xf5c3                	// #62915
  404a34:	movk	x0, #0x5c28, lsl #16
  404a38:	movk	x0, #0xc28f, lsl #32
  404a3c:	movk	x0, #0x28f5, lsl #48
  404a40:	umulh	x0, x1, x0
  404a44:	lsr	x0, x0, #2
  404a48:	str	x0, [sp, #112]
  404a4c:	ldr	x0, [sp, #112]
  404a50:	cmp	x0, #0xa
  404a54:	b.ne	404a68 <ferror@plt+0x3028>  // b.any
  404a58:	ldr	w0, [sp, #124]
  404a5c:	add	w0, w0, #0x1
  404a60:	str	w0, [sp, #124]
  404a64:	str	xzr, [sp, #112]
  404a68:	ldr	x0, [sp, #112]
  404a6c:	cmp	x0, #0x0
  404a70:	b.eq	404af4 <ferror@plt+0x30b4>  // b.none
  404a74:	bl	401740 <localeconv@plt>
  404a78:	str	x0, [sp, #72]
  404a7c:	ldr	x0, [sp, #72]
  404a80:	cmp	x0, #0x0
  404a84:	b.eq	404a94 <ferror@plt+0x3054>  // b.none
  404a88:	ldr	x0, [sp, #72]
  404a8c:	ldr	x0, [x0]
  404a90:	b	404a98 <ferror@plt+0x3058>
  404a94:	mov	x0, #0x0                   	// #0
  404a98:	str	x0, [sp, #96]
  404a9c:	ldr	x0, [sp, #96]
  404aa0:	cmp	x0, #0x0
  404aa4:	b.eq	404ab8 <ferror@plt+0x3078>  // b.none
  404aa8:	ldr	x0, [sp, #96]
  404aac:	ldrsb	w0, [x0]
  404ab0:	cmp	w0, #0x0
  404ab4:	b.ne	404ac4 <ferror@plt+0x3084>  // b.any
  404ab8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404abc:	add	x0, x0, #0x560
  404ac0:	str	x0, [sp, #96]
  404ac4:	add	x0, sp, #0x20
  404ac8:	add	x7, sp, #0x28
  404acc:	mov	x6, x0
  404ad0:	ldr	x5, [sp, #112]
  404ad4:	ldr	x4, [sp, #96]
  404ad8:	ldr	w3, [sp, #124]
  404adc:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404ae0:	add	x2, x0, #0x568
  404ae4:	mov	x1, #0x20                  	// #32
  404ae8:	mov	x0, x7
  404aec:	bl	401730 <snprintf@plt>
  404af0:	b	404b18 <ferror@plt+0x30d8>
  404af4:	add	x0, sp, #0x20
  404af8:	add	x5, sp, #0x28
  404afc:	mov	x4, x0
  404b00:	ldr	w3, [sp, #124]
  404b04:	adrp	x0, 406000 <ferror@plt+0x45c0>
  404b08:	add	x2, x0, #0x578
  404b0c:	mov	x1, #0x20                  	// #32
  404b10:	mov	x0, x5
  404b14:	bl	401730 <snprintf@plt>
  404b18:	add	x0, sp, #0x28
  404b1c:	bl	401820 <strdup@plt>
  404b20:	ldp	x29, x30, [sp], #128
  404b24:	ret
  404b28:	stp	x29, x30, [sp, #-96]!
  404b2c:	mov	x29, sp
  404b30:	str	x0, [sp, #40]
  404b34:	str	x1, [sp, #32]
  404b38:	str	x2, [sp, #24]
  404b3c:	str	x3, [sp, #16]
  404b40:	str	xzr, [sp, #88]
  404b44:	str	xzr, [sp, #72]
  404b48:	ldr	x0, [sp, #40]
  404b4c:	cmp	x0, #0x0
  404b50:	b.eq	404b88 <ferror@plt+0x3148>  // b.none
  404b54:	ldr	x0, [sp, #40]
  404b58:	ldrsb	w0, [x0]
  404b5c:	cmp	w0, #0x0
  404b60:	b.eq	404b88 <ferror@plt+0x3148>  // b.none
  404b64:	ldr	x0, [sp, #32]
  404b68:	cmp	x0, #0x0
  404b6c:	b.eq	404b88 <ferror@plt+0x3148>  // b.none
  404b70:	ldr	x0, [sp, #24]
  404b74:	cmp	x0, #0x0
  404b78:	b.eq	404b88 <ferror@plt+0x3148>  // b.none
  404b7c:	ldr	x0, [sp, #16]
  404b80:	cmp	x0, #0x0
  404b84:	b.ne	404b90 <ferror@plt+0x3150>  // b.any
  404b88:	mov	w0, #0xffffffff            	// #-1
  404b8c:	b	404ce4 <ferror@plt+0x32a4>
  404b90:	ldr	x0, [sp, #40]
  404b94:	str	x0, [sp, #80]
  404b98:	b	404cbc <ferror@plt+0x327c>
  404b9c:	str	xzr, [sp, #64]
  404ba0:	ldr	x1, [sp, #72]
  404ba4:	ldr	x0, [sp, #24]
  404ba8:	cmp	x1, x0
  404bac:	b.cc	404bb8 <ferror@plt+0x3178>  // b.lo, b.ul, b.last
  404bb0:	mov	w0, #0xfffffffe            	// #-2
  404bb4:	b	404ce4 <ferror@plt+0x32a4>
  404bb8:	ldr	x0, [sp, #88]
  404bbc:	cmp	x0, #0x0
  404bc0:	b.ne	404bcc <ferror@plt+0x318c>  // b.any
  404bc4:	ldr	x0, [sp, #80]
  404bc8:	str	x0, [sp, #88]
  404bcc:	ldr	x0, [sp, #80]
  404bd0:	ldrsb	w0, [x0]
  404bd4:	cmp	w0, #0x2c
  404bd8:	b.ne	404be4 <ferror@plt+0x31a4>  // b.any
  404bdc:	ldr	x0, [sp, #80]
  404be0:	str	x0, [sp, #64]
  404be4:	ldr	x0, [sp, #80]
  404be8:	add	x0, x0, #0x1
  404bec:	ldrsb	w0, [x0]
  404bf0:	cmp	w0, #0x0
  404bf4:	b.ne	404c04 <ferror@plt+0x31c4>  // b.any
  404bf8:	ldr	x0, [sp, #80]
  404bfc:	add	x0, x0, #0x1
  404c00:	str	x0, [sp, #64]
  404c04:	ldr	x0, [sp, #88]
  404c08:	cmp	x0, #0x0
  404c0c:	b.eq	404cac <ferror@plt+0x326c>  // b.none
  404c10:	ldr	x0, [sp, #64]
  404c14:	cmp	x0, #0x0
  404c18:	b.eq	404cac <ferror@plt+0x326c>  // b.none
  404c1c:	ldr	x1, [sp, #64]
  404c20:	ldr	x0, [sp, #88]
  404c24:	cmp	x1, x0
  404c28:	b.hi	404c34 <ferror@plt+0x31f4>  // b.pmore
  404c2c:	mov	w0, #0xffffffff            	// #-1
  404c30:	b	404ce4 <ferror@plt+0x32a4>
  404c34:	ldr	x1, [sp, #64]
  404c38:	ldr	x0, [sp, #88]
  404c3c:	sub	x0, x1, x0
  404c40:	ldr	x2, [sp, #16]
  404c44:	mov	x1, x0
  404c48:	ldr	x0, [sp, #88]
  404c4c:	blr	x2
  404c50:	str	w0, [sp, #60]
  404c54:	ldr	w0, [sp, #60]
  404c58:	cmn	w0, #0x1
  404c5c:	b.ne	404c68 <ferror@plt+0x3228>  // b.any
  404c60:	mov	w0, #0xffffffff            	// #-1
  404c64:	b	404ce4 <ferror@plt+0x32a4>
  404c68:	ldr	x0, [sp, #72]
  404c6c:	add	x1, x0, #0x1
  404c70:	str	x1, [sp, #72]
  404c74:	lsl	x0, x0, #2
  404c78:	ldr	x1, [sp, #32]
  404c7c:	add	x0, x1, x0
  404c80:	ldr	w1, [sp, #60]
  404c84:	str	w1, [x0]
  404c88:	str	xzr, [sp, #88]
  404c8c:	ldr	x0, [sp, #64]
  404c90:	cmp	x0, #0x0
  404c94:	b.eq	404cb0 <ferror@plt+0x3270>  // b.none
  404c98:	ldr	x0, [sp, #64]
  404c9c:	ldrsb	w0, [x0]
  404ca0:	cmp	w0, #0x0
  404ca4:	b.eq	404cdc <ferror@plt+0x329c>  // b.none
  404ca8:	b	404cb0 <ferror@plt+0x3270>
  404cac:	nop
  404cb0:	ldr	x0, [sp, #80]
  404cb4:	add	x0, x0, #0x1
  404cb8:	str	x0, [sp, #80]
  404cbc:	ldr	x0, [sp, #80]
  404cc0:	cmp	x0, #0x0
  404cc4:	b.eq	404ce0 <ferror@plt+0x32a0>  // b.none
  404cc8:	ldr	x0, [sp, #80]
  404ccc:	ldrsb	w0, [x0]
  404cd0:	cmp	w0, #0x0
  404cd4:	b.ne	404b9c <ferror@plt+0x315c>  // b.any
  404cd8:	b	404ce0 <ferror@plt+0x32a0>
  404cdc:	nop
  404ce0:	ldr	x0, [sp, #72]
  404ce4:	ldp	x29, x30, [sp], #96
  404ce8:	ret
  404cec:	stp	x29, x30, [sp, #-80]!
  404cf0:	mov	x29, sp
  404cf4:	str	x0, [sp, #56]
  404cf8:	str	x1, [sp, #48]
  404cfc:	str	x2, [sp, #40]
  404d00:	str	x3, [sp, #32]
  404d04:	str	x4, [sp, #24]
  404d08:	ldr	x0, [sp, #56]
  404d0c:	cmp	x0, #0x0
  404d10:	b.eq	404d44 <ferror@plt+0x3304>  // b.none
  404d14:	ldr	x0, [sp, #56]
  404d18:	ldrsb	w0, [x0]
  404d1c:	cmp	w0, #0x0
  404d20:	b.eq	404d44 <ferror@plt+0x3304>  // b.none
  404d24:	ldr	x0, [sp, #32]
  404d28:	cmp	x0, #0x0
  404d2c:	b.eq	404d44 <ferror@plt+0x3304>  // b.none
  404d30:	ldr	x0, [sp, #32]
  404d34:	ldr	x0, [x0]
  404d38:	ldr	x1, [sp, #40]
  404d3c:	cmp	x1, x0
  404d40:	b.cs	404d4c <ferror@plt+0x330c>  // b.hs, b.nlast
  404d44:	mov	w0, #0xffffffff            	// #-1
  404d48:	b	404de0 <ferror@plt+0x33a0>
  404d4c:	ldr	x0, [sp, #56]
  404d50:	ldrsb	w0, [x0]
  404d54:	cmp	w0, #0x2b
  404d58:	b.ne	404d6c <ferror@plt+0x332c>  // b.any
  404d5c:	ldr	x0, [sp, #56]
  404d60:	add	x0, x0, #0x1
  404d64:	str	x0, [sp, #72]
  404d68:	b	404d7c <ferror@plt+0x333c>
  404d6c:	ldr	x0, [sp, #56]
  404d70:	str	x0, [sp, #72]
  404d74:	ldr	x0, [sp, #32]
  404d78:	str	xzr, [x0]
  404d7c:	ldr	x0, [sp, #32]
  404d80:	ldr	x0, [x0]
  404d84:	lsl	x0, x0, #2
  404d88:	ldr	x1, [sp, #48]
  404d8c:	add	x4, x1, x0
  404d90:	ldr	x0, [sp, #32]
  404d94:	ldr	x0, [x0]
  404d98:	ldr	x1, [sp, #40]
  404d9c:	sub	x0, x1, x0
  404da0:	ldr	x3, [sp, #24]
  404da4:	mov	x2, x0
  404da8:	mov	x1, x4
  404dac:	ldr	x0, [sp, #72]
  404db0:	bl	404b28 <ferror@plt+0x30e8>
  404db4:	str	w0, [sp, #68]
  404db8:	ldr	w0, [sp, #68]
  404dbc:	cmp	w0, #0x0
  404dc0:	b.le	404ddc <ferror@plt+0x339c>
  404dc4:	ldr	x0, [sp, #32]
  404dc8:	ldr	x1, [x0]
  404dcc:	ldrsw	x0, [sp, #68]
  404dd0:	add	x1, x1, x0
  404dd4:	ldr	x0, [sp, #32]
  404dd8:	str	x1, [x0]
  404ddc:	ldr	w0, [sp, #68]
  404de0:	ldp	x29, x30, [sp], #80
  404de4:	ret
  404de8:	stp	x29, x30, [sp, #-80]!
  404dec:	mov	x29, sp
  404df0:	str	x0, [sp, #40]
  404df4:	str	x1, [sp, #32]
  404df8:	str	x2, [sp, #24]
  404dfc:	str	xzr, [sp, #72]
  404e00:	ldr	x0, [sp, #40]
  404e04:	cmp	x0, #0x0
  404e08:	b.eq	404e24 <ferror@plt+0x33e4>  // b.none
  404e0c:	ldr	x0, [sp, #24]
  404e10:	cmp	x0, #0x0
  404e14:	b.eq	404e24 <ferror@plt+0x33e4>  // b.none
  404e18:	ldr	x0, [sp, #32]
  404e1c:	cmp	x0, #0x0
  404e20:	b.ne	404e2c <ferror@plt+0x33ec>  // b.any
  404e24:	mov	w0, #0xffffffea            	// #-22
  404e28:	b	404fa8 <ferror@plt+0x3568>
  404e2c:	ldr	x0, [sp, #40]
  404e30:	str	x0, [sp, #64]
  404e34:	b	404f80 <ferror@plt+0x3540>
  404e38:	str	xzr, [sp, #56]
  404e3c:	ldr	x0, [sp, #72]
  404e40:	cmp	x0, #0x0
  404e44:	b.ne	404e50 <ferror@plt+0x3410>  // b.any
  404e48:	ldr	x0, [sp, #64]
  404e4c:	str	x0, [sp, #72]
  404e50:	ldr	x0, [sp, #64]
  404e54:	ldrsb	w0, [x0]
  404e58:	cmp	w0, #0x2c
  404e5c:	b.ne	404e68 <ferror@plt+0x3428>  // b.any
  404e60:	ldr	x0, [sp, #64]
  404e64:	str	x0, [sp, #56]
  404e68:	ldr	x0, [sp, #64]
  404e6c:	add	x0, x0, #0x1
  404e70:	ldrsb	w0, [x0]
  404e74:	cmp	w0, #0x0
  404e78:	b.ne	404e88 <ferror@plt+0x3448>  // b.any
  404e7c:	ldr	x0, [sp, #64]
  404e80:	add	x0, x0, #0x1
  404e84:	str	x0, [sp, #56]
  404e88:	ldr	x0, [sp, #72]
  404e8c:	cmp	x0, #0x0
  404e90:	b.eq	404f70 <ferror@plt+0x3530>  // b.none
  404e94:	ldr	x0, [sp, #56]
  404e98:	cmp	x0, #0x0
  404e9c:	b.eq	404f70 <ferror@plt+0x3530>  // b.none
  404ea0:	ldr	x1, [sp, #56]
  404ea4:	ldr	x0, [sp, #72]
  404ea8:	cmp	x1, x0
  404eac:	b.hi	404eb8 <ferror@plt+0x3478>  // b.pmore
  404eb0:	mov	w0, #0xffffffff            	// #-1
  404eb4:	b	404fa8 <ferror@plt+0x3568>
  404eb8:	ldr	x1, [sp, #56]
  404ebc:	ldr	x0, [sp, #72]
  404ec0:	sub	x0, x1, x0
  404ec4:	ldr	x2, [sp, #24]
  404ec8:	mov	x1, x0
  404ecc:	ldr	x0, [sp, #72]
  404ed0:	blr	x2
  404ed4:	str	w0, [sp, #52]
  404ed8:	ldr	w0, [sp, #52]
  404edc:	cmp	w0, #0x0
  404ee0:	b.ge	404eec <ferror@plt+0x34ac>  // b.tcont
  404ee4:	ldr	w0, [sp, #52]
  404ee8:	b	404fa8 <ferror@plt+0x3568>
  404eec:	ldr	w0, [sp, #52]
  404ef0:	add	w1, w0, #0x7
  404ef4:	cmp	w0, #0x0
  404ef8:	csel	w0, w1, w0, lt  // lt = tstop
  404efc:	asr	w0, w0, #3
  404f00:	mov	w3, w0
  404f04:	sxtw	x0, w3
  404f08:	ldr	x1, [sp, #32]
  404f0c:	add	x0, x1, x0
  404f10:	ldrsb	w2, [x0]
  404f14:	ldr	w0, [sp, #52]
  404f18:	negs	w1, w0
  404f1c:	and	w0, w0, #0x7
  404f20:	and	w1, w1, #0x7
  404f24:	csneg	w0, w0, w1, mi  // mi = first
  404f28:	mov	w1, #0x1                   	// #1
  404f2c:	lsl	w0, w1, w0
  404f30:	sxtb	w1, w0
  404f34:	sxtw	x0, w3
  404f38:	ldr	x3, [sp, #32]
  404f3c:	add	x0, x3, x0
  404f40:	orr	w1, w2, w1
  404f44:	sxtb	w1, w1
  404f48:	strb	w1, [x0]
  404f4c:	str	xzr, [sp, #72]
  404f50:	ldr	x0, [sp, #56]
  404f54:	cmp	x0, #0x0
  404f58:	b.eq	404f74 <ferror@plt+0x3534>  // b.none
  404f5c:	ldr	x0, [sp, #56]
  404f60:	ldrsb	w0, [x0]
  404f64:	cmp	w0, #0x0
  404f68:	b.eq	404fa0 <ferror@plt+0x3560>  // b.none
  404f6c:	b	404f74 <ferror@plt+0x3534>
  404f70:	nop
  404f74:	ldr	x0, [sp, #64]
  404f78:	add	x0, x0, #0x1
  404f7c:	str	x0, [sp, #64]
  404f80:	ldr	x0, [sp, #64]
  404f84:	cmp	x0, #0x0
  404f88:	b.eq	404fa4 <ferror@plt+0x3564>  // b.none
  404f8c:	ldr	x0, [sp, #64]
  404f90:	ldrsb	w0, [x0]
  404f94:	cmp	w0, #0x0
  404f98:	b.ne	404e38 <ferror@plt+0x33f8>  // b.any
  404f9c:	b	404fa4 <ferror@plt+0x3564>
  404fa0:	nop
  404fa4:	mov	w0, #0x0                   	// #0
  404fa8:	ldp	x29, x30, [sp], #80
  404fac:	ret
  404fb0:	stp	x29, x30, [sp, #-80]!
  404fb4:	mov	x29, sp
  404fb8:	str	x0, [sp, #40]
  404fbc:	str	x1, [sp, #32]
  404fc0:	str	x2, [sp, #24]
  404fc4:	str	xzr, [sp, #72]
  404fc8:	ldr	x0, [sp, #40]
  404fcc:	cmp	x0, #0x0
  404fd0:	b.eq	404fec <ferror@plt+0x35ac>  // b.none
  404fd4:	ldr	x0, [sp, #24]
  404fd8:	cmp	x0, #0x0
  404fdc:	b.eq	404fec <ferror@plt+0x35ac>  // b.none
  404fe0:	ldr	x0, [sp, #32]
  404fe4:	cmp	x0, #0x0
  404fe8:	b.ne	404ff4 <ferror@plt+0x35b4>  // b.any
  404fec:	mov	w0, #0xffffffea            	// #-22
  404ff0:	b	405128 <ferror@plt+0x36e8>
  404ff4:	ldr	x0, [sp, #40]
  404ff8:	str	x0, [sp, #64]
  404ffc:	b	405100 <ferror@plt+0x36c0>
  405000:	str	xzr, [sp, #56]
  405004:	ldr	x0, [sp, #72]
  405008:	cmp	x0, #0x0
  40500c:	b.ne	405018 <ferror@plt+0x35d8>  // b.any
  405010:	ldr	x0, [sp, #64]
  405014:	str	x0, [sp, #72]
  405018:	ldr	x0, [sp, #64]
  40501c:	ldrsb	w0, [x0]
  405020:	cmp	w0, #0x2c
  405024:	b.ne	405030 <ferror@plt+0x35f0>  // b.any
  405028:	ldr	x0, [sp, #64]
  40502c:	str	x0, [sp, #56]
  405030:	ldr	x0, [sp, #64]
  405034:	add	x0, x0, #0x1
  405038:	ldrsb	w0, [x0]
  40503c:	cmp	w0, #0x0
  405040:	b.ne	405050 <ferror@plt+0x3610>  // b.any
  405044:	ldr	x0, [sp, #64]
  405048:	add	x0, x0, #0x1
  40504c:	str	x0, [sp, #56]
  405050:	ldr	x0, [sp, #72]
  405054:	cmp	x0, #0x0
  405058:	b.eq	4050f0 <ferror@plt+0x36b0>  // b.none
  40505c:	ldr	x0, [sp, #56]
  405060:	cmp	x0, #0x0
  405064:	b.eq	4050f0 <ferror@plt+0x36b0>  // b.none
  405068:	ldr	x1, [sp, #56]
  40506c:	ldr	x0, [sp, #72]
  405070:	cmp	x1, x0
  405074:	b.hi	405080 <ferror@plt+0x3640>  // b.pmore
  405078:	mov	w0, #0xffffffff            	// #-1
  40507c:	b	405128 <ferror@plt+0x36e8>
  405080:	ldr	x1, [sp, #56]
  405084:	ldr	x0, [sp, #72]
  405088:	sub	x0, x1, x0
  40508c:	ldr	x2, [sp, #24]
  405090:	mov	x1, x0
  405094:	ldr	x0, [sp, #72]
  405098:	blr	x2
  40509c:	str	x0, [sp, #48]
  4050a0:	ldr	x0, [sp, #48]
  4050a4:	cmp	x0, #0x0
  4050a8:	b.ge	4050b4 <ferror@plt+0x3674>  // b.tcont
  4050ac:	ldr	x0, [sp, #48]
  4050b0:	b	405128 <ferror@plt+0x36e8>
  4050b4:	ldr	x0, [sp, #32]
  4050b8:	ldr	x1, [x0]
  4050bc:	ldr	x0, [sp, #48]
  4050c0:	orr	x1, x1, x0
  4050c4:	ldr	x0, [sp, #32]
  4050c8:	str	x1, [x0]
  4050cc:	str	xzr, [sp, #72]
  4050d0:	ldr	x0, [sp, #56]
  4050d4:	cmp	x0, #0x0
  4050d8:	b.eq	4050f4 <ferror@plt+0x36b4>  // b.none
  4050dc:	ldr	x0, [sp, #56]
  4050e0:	ldrsb	w0, [x0]
  4050e4:	cmp	w0, #0x0
  4050e8:	b.eq	405120 <ferror@plt+0x36e0>  // b.none
  4050ec:	b	4050f4 <ferror@plt+0x36b4>
  4050f0:	nop
  4050f4:	ldr	x0, [sp, #64]
  4050f8:	add	x0, x0, #0x1
  4050fc:	str	x0, [sp, #64]
  405100:	ldr	x0, [sp, #64]
  405104:	cmp	x0, #0x0
  405108:	b.eq	405124 <ferror@plt+0x36e4>  // b.none
  40510c:	ldr	x0, [sp, #64]
  405110:	ldrsb	w0, [x0]
  405114:	cmp	w0, #0x0
  405118:	b.ne	405000 <ferror@plt+0x35c0>  // b.any
  40511c:	b	405124 <ferror@plt+0x36e4>
  405120:	nop
  405124:	mov	w0, #0x0                   	// #0
  405128:	ldp	x29, x30, [sp], #80
  40512c:	ret
  405130:	stp	x29, x30, [sp, #-64]!
  405134:	mov	x29, sp
  405138:	str	x0, [sp, #40]
  40513c:	str	x1, [sp, #32]
  405140:	str	x2, [sp, #24]
  405144:	str	w3, [sp, #20]
  405148:	str	xzr, [sp, #56]
  40514c:	ldr	x0, [sp, #40]
  405150:	cmp	x0, #0x0
  405154:	b.ne	405160 <ferror@plt+0x3720>  // b.any
  405158:	mov	w0, #0x0                   	// #0
  40515c:	b	40533c <ferror@plt+0x38fc>
  405160:	ldr	x0, [sp, #32]
  405164:	ldr	w1, [sp, #20]
  405168:	str	w1, [x0]
  40516c:	ldr	x0, [sp, #32]
  405170:	ldr	w1, [x0]
  405174:	ldr	x0, [sp, #24]
  405178:	str	w1, [x0]
  40517c:	bl	4019d0 <__errno_location@plt>
  405180:	str	wzr, [x0]
  405184:	ldr	x0, [sp, #40]
  405188:	ldrsb	w0, [x0]
  40518c:	cmp	w0, #0x3a
  405190:	b.ne	405204 <ferror@plt+0x37c4>  // b.any
  405194:	ldr	x0, [sp, #40]
  405198:	add	x0, x0, #0x1
  40519c:	str	x0, [sp, #40]
  4051a0:	add	x0, sp, #0x38
  4051a4:	mov	w2, #0xa                   	// #10
  4051a8:	mov	x1, x0
  4051ac:	ldr	x0, [sp, #40]
  4051b0:	bl	401900 <strtol@plt>
  4051b4:	mov	w1, w0
  4051b8:	ldr	x0, [sp, #24]
  4051bc:	str	w1, [x0]
  4051c0:	bl	4019d0 <__errno_location@plt>
  4051c4:	ldr	w0, [x0]
  4051c8:	cmp	w0, #0x0
  4051cc:	b.ne	4051fc <ferror@plt+0x37bc>  // b.any
  4051d0:	ldr	x0, [sp, #56]
  4051d4:	cmp	x0, #0x0
  4051d8:	b.eq	4051fc <ferror@plt+0x37bc>  // b.none
  4051dc:	ldr	x0, [sp, #56]
  4051e0:	ldrsb	w0, [x0]
  4051e4:	cmp	w0, #0x0
  4051e8:	b.ne	4051fc <ferror@plt+0x37bc>  // b.any
  4051ec:	ldr	x0, [sp, #56]
  4051f0:	ldr	x1, [sp, #40]
  4051f4:	cmp	x1, x0
  4051f8:	b.ne	405338 <ferror@plt+0x38f8>  // b.any
  4051fc:	mov	w0, #0xffffffff            	// #-1
  405200:	b	40533c <ferror@plt+0x38fc>
  405204:	add	x0, sp, #0x38
  405208:	mov	w2, #0xa                   	// #10
  40520c:	mov	x1, x0
  405210:	ldr	x0, [sp, #40]
  405214:	bl	401900 <strtol@plt>
  405218:	mov	w1, w0
  40521c:	ldr	x0, [sp, #32]
  405220:	str	w1, [x0]
  405224:	ldr	x0, [sp, #32]
  405228:	ldr	w1, [x0]
  40522c:	ldr	x0, [sp, #24]
  405230:	str	w1, [x0]
  405234:	bl	4019d0 <__errno_location@plt>
  405238:	ldr	w0, [x0]
  40523c:	cmp	w0, #0x0
  405240:	b.ne	405260 <ferror@plt+0x3820>  // b.any
  405244:	ldr	x0, [sp, #56]
  405248:	cmp	x0, #0x0
  40524c:	b.eq	405260 <ferror@plt+0x3820>  // b.none
  405250:	ldr	x0, [sp, #56]
  405254:	ldr	x1, [sp, #40]
  405258:	cmp	x1, x0
  40525c:	b.ne	405268 <ferror@plt+0x3828>  // b.any
  405260:	mov	w0, #0xffffffff            	// #-1
  405264:	b	40533c <ferror@plt+0x38fc>
  405268:	ldr	x0, [sp, #56]
  40526c:	ldrsb	w0, [x0]
  405270:	cmp	w0, #0x3a
  405274:	b.ne	40529c <ferror@plt+0x385c>  // b.any
  405278:	ldr	x0, [sp, #56]
  40527c:	add	x0, x0, #0x1
  405280:	ldrsb	w0, [x0]
  405284:	cmp	w0, #0x0
  405288:	b.ne	40529c <ferror@plt+0x385c>  // b.any
  40528c:	ldr	x0, [sp, #24]
  405290:	ldr	w1, [sp, #20]
  405294:	str	w1, [x0]
  405298:	b	405338 <ferror@plt+0x38f8>
  40529c:	ldr	x0, [sp, #56]
  4052a0:	ldrsb	w0, [x0]
  4052a4:	cmp	w0, #0x2d
  4052a8:	b.eq	4052bc <ferror@plt+0x387c>  // b.none
  4052ac:	ldr	x0, [sp, #56]
  4052b0:	ldrsb	w0, [x0]
  4052b4:	cmp	w0, #0x3a
  4052b8:	b.ne	405338 <ferror@plt+0x38f8>  // b.any
  4052bc:	ldr	x0, [sp, #56]
  4052c0:	add	x0, x0, #0x1
  4052c4:	str	x0, [sp, #40]
  4052c8:	str	xzr, [sp, #56]
  4052cc:	bl	4019d0 <__errno_location@plt>
  4052d0:	str	wzr, [x0]
  4052d4:	add	x0, sp, #0x38
  4052d8:	mov	w2, #0xa                   	// #10
  4052dc:	mov	x1, x0
  4052e0:	ldr	x0, [sp, #40]
  4052e4:	bl	401900 <strtol@plt>
  4052e8:	mov	w1, w0
  4052ec:	ldr	x0, [sp, #24]
  4052f0:	str	w1, [x0]
  4052f4:	bl	4019d0 <__errno_location@plt>
  4052f8:	ldr	w0, [x0]
  4052fc:	cmp	w0, #0x0
  405300:	b.ne	405330 <ferror@plt+0x38f0>  // b.any
  405304:	ldr	x0, [sp, #56]
  405308:	cmp	x0, #0x0
  40530c:	b.eq	405330 <ferror@plt+0x38f0>  // b.none
  405310:	ldr	x0, [sp, #56]
  405314:	ldrsb	w0, [x0]
  405318:	cmp	w0, #0x0
  40531c:	b.ne	405330 <ferror@plt+0x38f0>  // b.any
  405320:	ldr	x0, [sp, #56]
  405324:	ldr	x1, [sp, #40]
  405328:	cmp	x1, x0
  40532c:	b.ne	405338 <ferror@plt+0x38f8>  // b.any
  405330:	mov	w0, #0xffffffff            	// #-1
  405334:	b	40533c <ferror@plt+0x38fc>
  405338:	mov	w0, #0x0                   	// #0
  40533c:	ldp	x29, x30, [sp], #64
  405340:	ret
  405344:	sub	sp, sp, #0x20
  405348:	str	x0, [sp, #8]
  40534c:	str	x1, [sp]
  405350:	ldr	x0, [sp, #8]
  405354:	str	x0, [sp, #24]
  405358:	ldr	x0, [sp]
  40535c:	str	xzr, [x0]
  405360:	b	405370 <ferror@plt+0x3930>
  405364:	ldr	x0, [sp, #24]
  405368:	add	x0, x0, #0x1
  40536c:	str	x0, [sp, #24]
  405370:	ldr	x0, [sp, #24]
  405374:	cmp	x0, #0x0
  405378:	b.eq	4053a0 <ferror@plt+0x3960>  // b.none
  40537c:	ldr	x0, [sp, #24]
  405380:	ldrsb	w0, [x0]
  405384:	cmp	w0, #0x2f
  405388:	b.ne	4053a0 <ferror@plt+0x3960>  // b.any
  40538c:	ldr	x0, [sp, #24]
  405390:	add	x0, x0, #0x1
  405394:	ldrsb	w0, [x0]
  405398:	cmp	w0, #0x2f
  40539c:	b.eq	405364 <ferror@plt+0x3924>  // b.none
  4053a0:	ldr	x0, [sp, #24]
  4053a4:	cmp	x0, #0x0
  4053a8:	b.eq	4053bc <ferror@plt+0x397c>  // b.none
  4053ac:	ldr	x0, [sp, #24]
  4053b0:	ldrsb	w0, [x0]
  4053b4:	cmp	w0, #0x0
  4053b8:	b.ne	4053c4 <ferror@plt+0x3984>  // b.any
  4053bc:	mov	x0, #0x0                   	// #0
  4053c0:	b	405424 <ferror@plt+0x39e4>
  4053c4:	ldr	x0, [sp]
  4053c8:	mov	x1, #0x1                   	// #1
  4053cc:	str	x1, [x0]
  4053d0:	ldr	x0, [sp, #24]
  4053d4:	add	x0, x0, #0x1
  4053d8:	str	x0, [sp, #16]
  4053dc:	b	405400 <ferror@plt+0x39c0>
  4053e0:	ldr	x0, [sp]
  4053e4:	ldr	x0, [x0]
  4053e8:	add	x1, x0, #0x1
  4053ec:	ldr	x0, [sp]
  4053f0:	str	x1, [x0]
  4053f4:	ldr	x0, [sp, #16]
  4053f8:	add	x0, x0, #0x1
  4053fc:	str	x0, [sp, #16]
  405400:	ldr	x0, [sp, #16]
  405404:	ldrsb	w0, [x0]
  405408:	cmp	w0, #0x0
  40540c:	b.eq	405420 <ferror@plt+0x39e0>  // b.none
  405410:	ldr	x0, [sp, #16]
  405414:	ldrsb	w0, [x0]
  405418:	cmp	w0, #0x2f
  40541c:	b.ne	4053e0 <ferror@plt+0x39a0>  // b.any
  405420:	ldr	x0, [sp, #24]
  405424:	add	sp, sp, #0x20
  405428:	ret
  40542c:	stp	x29, x30, [sp, #-64]!
  405430:	mov	x29, sp
  405434:	str	x0, [sp, #24]
  405438:	str	x1, [sp, #16]
  40543c:	b	40553c <ferror@plt+0x3afc>
  405440:	add	x0, sp, #0x28
  405444:	mov	x1, x0
  405448:	ldr	x0, [sp, #24]
  40544c:	bl	405344 <ferror@plt+0x3904>
  405450:	str	x0, [sp, #56]
  405454:	add	x0, sp, #0x20
  405458:	mov	x1, x0
  40545c:	ldr	x0, [sp, #16]
  405460:	bl	405344 <ferror@plt+0x3904>
  405464:	str	x0, [sp, #48]
  405468:	ldr	x1, [sp, #40]
  40546c:	ldr	x0, [sp, #32]
  405470:	add	x0, x1, x0
  405474:	cmp	x0, #0x0
  405478:	b.ne	405484 <ferror@plt+0x3a44>  // b.any
  40547c:	mov	w0, #0x1                   	// #1
  405480:	b	405558 <ferror@plt+0x3b18>
  405484:	ldr	x1, [sp, #40]
  405488:	ldr	x0, [sp, #32]
  40548c:	add	x0, x1, x0
  405490:	cmp	x0, #0x1
  405494:	b.ne	4054d8 <ferror@plt+0x3a98>  // b.any
  405498:	ldr	x0, [sp, #56]
  40549c:	cmp	x0, #0x0
  4054a0:	b.eq	4054b4 <ferror@plt+0x3a74>  // b.none
  4054a4:	ldr	x0, [sp, #56]
  4054a8:	ldrsb	w0, [x0]
  4054ac:	cmp	w0, #0x2f
  4054b0:	b.eq	4054d0 <ferror@plt+0x3a90>  // b.none
  4054b4:	ldr	x0, [sp, #48]
  4054b8:	cmp	x0, #0x0
  4054bc:	b.eq	4054d8 <ferror@plt+0x3a98>  // b.none
  4054c0:	ldr	x0, [sp, #48]
  4054c4:	ldrsb	w0, [x0]
  4054c8:	cmp	w0, #0x2f
  4054cc:	b.ne	4054d8 <ferror@plt+0x3a98>  // b.any
  4054d0:	mov	w0, #0x1                   	// #1
  4054d4:	b	405558 <ferror@plt+0x3b18>
  4054d8:	ldr	x0, [sp, #56]
  4054dc:	cmp	x0, #0x0
  4054e0:	b.eq	405554 <ferror@plt+0x3b14>  // b.none
  4054e4:	ldr	x0, [sp, #48]
  4054e8:	cmp	x0, #0x0
  4054ec:	b.eq	405554 <ferror@plt+0x3b14>  // b.none
  4054f0:	ldr	x1, [sp, #40]
  4054f4:	ldr	x0, [sp, #32]
  4054f8:	cmp	x1, x0
  4054fc:	b.ne	405554 <ferror@plt+0x3b14>  // b.any
  405500:	ldr	x0, [sp, #40]
  405504:	mov	x2, x0
  405508:	ldr	x1, [sp, #48]
  40550c:	ldr	x0, [sp, #56]
  405510:	bl	4017b0 <strncmp@plt>
  405514:	cmp	w0, #0x0
  405518:	b.ne	405554 <ferror@plt+0x3b14>  // b.any
  40551c:	ldr	x0, [sp, #40]
  405520:	ldr	x1, [sp, #56]
  405524:	add	x0, x1, x0
  405528:	str	x0, [sp, #24]
  40552c:	ldr	x0, [sp, #32]
  405530:	ldr	x1, [sp, #48]
  405534:	add	x0, x1, x0
  405538:	str	x0, [sp, #16]
  40553c:	ldr	x0, [sp, #24]
  405540:	cmp	x0, #0x0
  405544:	b.eq	405554 <ferror@plt+0x3b14>  // b.none
  405548:	ldr	x0, [sp, #16]
  40554c:	cmp	x0, #0x0
  405550:	b.ne	405440 <ferror@plt+0x3a00>  // b.any
  405554:	mov	w0, #0x0                   	// #0
  405558:	ldp	x29, x30, [sp], #64
  40555c:	ret
  405560:	stp	x29, x30, [sp, #-64]!
  405564:	mov	x29, sp
  405568:	str	x0, [sp, #40]
  40556c:	str	x1, [sp, #32]
  405570:	str	x2, [sp, #24]
  405574:	ldr	x0, [sp, #40]
  405578:	cmp	x0, #0x0
  40557c:	b.ne	40559c <ferror@plt+0x3b5c>  // b.any
  405580:	ldr	x0, [sp, #32]
  405584:	cmp	x0, #0x0
  405588:	b.ne	40559c <ferror@plt+0x3b5c>  // b.any
  40558c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  405590:	add	x0, x0, #0x580
  405594:	bl	401820 <strdup@plt>
  405598:	b	4056c0 <ferror@plt+0x3c80>
  40559c:	ldr	x0, [sp, #40]
  4055a0:	cmp	x0, #0x0
  4055a4:	b.ne	4055b8 <ferror@plt+0x3b78>  // b.any
  4055a8:	ldr	x1, [sp, #24]
  4055ac:	ldr	x0, [sp, #32]
  4055b0:	bl	401940 <strndup@plt>
  4055b4:	b	4056c0 <ferror@plt+0x3c80>
  4055b8:	ldr	x0, [sp, #32]
  4055bc:	cmp	x0, #0x0
  4055c0:	b.ne	4055d0 <ferror@plt+0x3b90>  // b.any
  4055c4:	ldr	x0, [sp, #40]
  4055c8:	bl	401820 <strdup@plt>
  4055cc:	b	4056c0 <ferror@plt+0x3c80>
  4055d0:	ldr	x0, [sp, #40]
  4055d4:	cmp	x0, #0x0
  4055d8:	b.ne	4055fc <ferror@plt+0x3bbc>  // b.any
  4055dc:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4055e0:	add	x3, x0, #0x5e0
  4055e4:	mov	w2, #0x383                 	// #899
  4055e8:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4055ec:	add	x1, x0, #0x588
  4055f0:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4055f4:	add	x0, x0, #0x598
  4055f8:	bl	4019c0 <__assert_fail@plt>
  4055fc:	ldr	x0, [sp, #32]
  405600:	cmp	x0, #0x0
  405604:	b.ne	405628 <ferror@plt+0x3be8>  // b.any
  405608:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40560c:	add	x3, x0, #0x5e0
  405610:	mov	w2, #0x384                 	// #900
  405614:	adrp	x0, 406000 <ferror@plt+0x45c0>
  405618:	add	x1, x0, #0x588
  40561c:	adrp	x0, 406000 <ferror@plt+0x45c0>
  405620:	add	x0, x0, #0x5a0
  405624:	bl	4019c0 <__assert_fail@plt>
  405628:	ldr	x0, [sp, #40]
  40562c:	bl	401680 <strlen@plt>
  405630:	str	x0, [sp, #56]
  405634:	ldr	x0, [sp, #56]
  405638:	mvn	x0, x0
  40563c:	ldr	x1, [sp, #24]
  405640:	cmp	x1, x0
  405644:	b.ls	405650 <ferror@plt+0x3c10>  // b.plast
  405648:	mov	x0, #0x0                   	// #0
  40564c:	b	4056c0 <ferror@plt+0x3c80>
  405650:	ldr	x1, [sp, #56]
  405654:	ldr	x0, [sp, #24]
  405658:	add	x0, x1, x0
  40565c:	add	x0, x0, #0x1
  405660:	bl	401780 <malloc@plt>
  405664:	str	x0, [sp, #48]
  405668:	ldr	x0, [sp, #48]
  40566c:	cmp	x0, #0x0
  405670:	b.ne	40567c <ferror@plt+0x3c3c>  // b.any
  405674:	mov	x0, #0x0                   	// #0
  405678:	b	4056c0 <ferror@plt+0x3c80>
  40567c:	ldr	x2, [sp, #56]
  405680:	ldr	x1, [sp, #40]
  405684:	ldr	x0, [sp, #48]
  405688:	bl	401650 <memcpy@plt>
  40568c:	ldr	x1, [sp, #48]
  405690:	ldr	x0, [sp, #56]
  405694:	add	x0, x1, x0
  405698:	ldr	x2, [sp, #24]
  40569c:	ldr	x1, [sp, #32]
  4056a0:	bl	401650 <memcpy@plt>
  4056a4:	ldr	x1, [sp, #56]
  4056a8:	ldr	x0, [sp, #24]
  4056ac:	add	x0, x1, x0
  4056b0:	ldr	x1, [sp, #48]
  4056b4:	add	x0, x1, x0
  4056b8:	strb	wzr, [x0]
  4056bc:	ldr	x0, [sp, #48]
  4056c0:	ldp	x29, x30, [sp], #64
  4056c4:	ret
  4056c8:	stp	x29, x30, [sp, #-32]!
  4056cc:	mov	x29, sp
  4056d0:	str	x0, [sp, #24]
  4056d4:	str	x1, [sp, #16]
  4056d8:	ldr	x0, [sp, #16]
  4056dc:	cmp	x0, #0x0
  4056e0:	b.eq	4056f0 <ferror@plt+0x3cb0>  // b.none
  4056e4:	ldr	x0, [sp, #16]
  4056e8:	bl	401680 <strlen@plt>
  4056ec:	b	4056f4 <ferror@plt+0x3cb4>
  4056f0:	mov	x0, #0x0                   	// #0
  4056f4:	mov	x2, x0
  4056f8:	ldr	x1, [sp, #16]
  4056fc:	ldr	x0, [sp, #24]
  405700:	bl	405560 <ferror@plt+0x3b20>
  405704:	ldp	x29, x30, [sp], #32
  405708:	ret
  40570c:	stp	x29, x30, [sp, #-304]!
  405710:	mov	x29, sp
  405714:	str	x0, [sp, #56]
  405718:	str	x1, [sp, #48]
  40571c:	str	x2, [sp, #256]
  405720:	str	x3, [sp, #264]
  405724:	str	x4, [sp, #272]
  405728:	str	x5, [sp, #280]
  40572c:	str	x6, [sp, #288]
  405730:	str	x7, [sp, #296]
  405734:	str	q0, [sp, #128]
  405738:	str	q1, [sp, #144]
  40573c:	str	q2, [sp, #160]
  405740:	str	q3, [sp, #176]
  405744:	str	q4, [sp, #192]
  405748:	str	q5, [sp, #208]
  40574c:	str	q6, [sp, #224]
  405750:	str	q7, [sp, #240]
  405754:	add	x0, sp, #0x130
  405758:	str	x0, [sp, #80]
  40575c:	add	x0, sp, #0x130
  405760:	str	x0, [sp, #88]
  405764:	add	x0, sp, #0x100
  405768:	str	x0, [sp, #96]
  40576c:	mov	w0, #0xffffffd0            	// #-48
  405770:	str	w0, [sp, #104]
  405774:	mov	w0, #0xffffff80            	// #-128
  405778:	str	w0, [sp, #108]
  40577c:	add	x2, sp, #0x10
  405780:	add	x3, sp, #0x50
  405784:	ldp	x0, x1, [x3]
  405788:	stp	x0, x1, [x2]
  40578c:	ldp	x0, x1, [x3, #16]
  405790:	stp	x0, x1, [x2, #16]
  405794:	add	x1, sp, #0x10
  405798:	add	x0, sp, #0x48
  40579c:	mov	x2, x1
  4057a0:	ldr	x1, [sp, #48]
  4057a4:	bl	401930 <vasprintf@plt>
  4057a8:	str	w0, [sp, #124]
  4057ac:	ldr	w0, [sp, #124]
  4057b0:	cmp	w0, #0x0
  4057b4:	b.ge	4057c0 <ferror@plt+0x3d80>  // b.tcont
  4057b8:	mov	x0, #0x0                   	// #0
  4057bc:	b	4057e8 <ferror@plt+0x3da8>
  4057c0:	ldr	x0, [sp, #72]
  4057c4:	ldrsw	x1, [sp, #124]
  4057c8:	mov	x2, x1
  4057cc:	mov	x1, x0
  4057d0:	ldr	x0, [sp, #56]
  4057d4:	bl	405560 <ferror@plt+0x3b20>
  4057d8:	str	x0, [sp, #112]
  4057dc:	ldr	x0, [sp, #72]
  4057e0:	bl	401910 <free@plt>
  4057e4:	ldr	x0, [sp, #112]
  4057e8:	ldp	x29, x30, [sp], #304
  4057ec:	ret
  4057f0:	stp	x29, x30, [sp, #-48]!
  4057f4:	mov	x29, sp
  4057f8:	str	x0, [sp, #24]
  4057fc:	str	x1, [sp, #16]
  405800:	str	wzr, [sp, #44]
  405804:	str	wzr, [sp, #40]
  405808:	b	405874 <ferror@plt+0x3e34>
  40580c:	ldr	w0, [sp, #44]
  405810:	cmp	w0, #0x0
  405814:	b.eq	405820 <ferror@plt+0x3de0>  // b.none
  405818:	str	wzr, [sp, #44]
  40581c:	b	405868 <ferror@plt+0x3e28>
  405820:	ldrsw	x0, [sp, #40]
  405824:	ldr	x1, [sp, #24]
  405828:	add	x0, x1, x0
  40582c:	ldrsb	w0, [x0]
  405830:	cmp	w0, #0x5c
  405834:	b.ne	405844 <ferror@plt+0x3e04>  // b.any
  405838:	mov	w0, #0x1                   	// #1
  40583c:	str	w0, [sp, #44]
  405840:	b	405868 <ferror@plt+0x3e28>
  405844:	ldrsw	x0, [sp, #40]
  405848:	ldr	x1, [sp, #24]
  40584c:	add	x0, x1, x0
  405850:	ldrsb	w0, [x0]
  405854:	mov	w1, w0
  405858:	ldr	x0, [sp, #16]
  40585c:	bl	401960 <strchr@plt>
  405860:	cmp	x0, #0x0
  405864:	b.ne	405890 <ferror@plt+0x3e50>  // b.any
  405868:	ldr	w0, [sp, #40]
  40586c:	add	w0, w0, #0x1
  405870:	str	w0, [sp, #40]
  405874:	ldrsw	x0, [sp, #40]
  405878:	ldr	x1, [sp, #24]
  40587c:	add	x0, x1, x0
  405880:	ldrsb	w0, [x0]
  405884:	cmp	w0, #0x0
  405888:	b.ne	40580c <ferror@plt+0x3dcc>  // b.any
  40588c:	b	405894 <ferror@plt+0x3e54>
  405890:	nop
  405894:	ldr	w1, [sp, #40]
  405898:	ldr	w0, [sp, #44]
  40589c:	sub	w0, w1, w0
  4058a0:	sxtw	x0, w0
  4058a4:	ldp	x29, x30, [sp], #48
  4058a8:	ret
  4058ac:	stp	x29, x30, [sp, #-64]!
  4058b0:	mov	x29, sp
  4058b4:	str	x0, [sp, #40]
  4058b8:	str	x1, [sp, #32]
  4058bc:	str	x2, [sp, #24]
  4058c0:	str	w3, [sp, #20]
  4058c4:	ldr	x0, [sp, #40]
  4058c8:	ldr	x0, [x0]
  4058cc:	str	x0, [sp, #56]
  4058d0:	ldr	x0, [sp, #56]
  4058d4:	ldrsb	w0, [x0]
  4058d8:	cmp	w0, #0x0
  4058dc:	b.ne	40591c <ferror@plt+0x3edc>  // b.any
  4058e0:	ldr	x0, [sp, #40]
  4058e4:	ldr	x0, [x0]
  4058e8:	ldrsb	w0, [x0]
  4058ec:	cmp	w0, #0x0
  4058f0:	b.eq	405914 <ferror@plt+0x3ed4>  // b.none
  4058f4:	adrp	x0, 406000 <ferror@plt+0x45c0>
  4058f8:	add	x3, x0, #0x5f0
  4058fc:	mov	w2, #0x3c6                 	// #966
  405900:	adrp	x0, 406000 <ferror@plt+0x45c0>
  405904:	add	x1, x0, #0x588
  405908:	adrp	x0, 406000 <ferror@plt+0x45c0>
  40590c:	add	x0, x0, #0x5a8
  405910:	bl	4019c0 <__assert_fail@plt>
  405914:	mov	x0, #0x0                   	// #0
  405918:	b	405b4c <ferror@plt+0x410c>
  40591c:	ldr	x1, [sp, #24]
  405920:	ldr	x0, [sp, #56]
  405924:	bl	401950 <strspn@plt>
  405928:	mov	x1, x0
  40592c:	ldr	x0, [sp, #56]
  405930:	add	x0, x0, x1
  405934:	str	x0, [sp, #56]
  405938:	ldr	x0, [sp, #56]
  40593c:	ldrsb	w0, [x0]
  405940:	cmp	w0, #0x0
  405944:	b.ne	40595c <ferror@plt+0x3f1c>  // b.any
  405948:	ldr	x0, [sp, #40]
  40594c:	ldr	x1, [sp, #56]
  405950:	str	x1, [x0]
  405954:	mov	x0, #0x0                   	// #0
  405958:	b	405b4c <ferror@plt+0x410c>
  40595c:	ldr	w0, [sp, #20]
  405960:	cmp	w0, #0x0
  405964:	b.eq	405a80 <ferror@plt+0x4040>  // b.none
  405968:	ldr	x0, [sp, #56]
  40596c:	ldrsb	w0, [x0]
  405970:	mov	w1, w0
  405974:	adrp	x0, 406000 <ferror@plt+0x45c0>
  405978:	add	x0, x0, #0x5b8
  40597c:	bl	401960 <strchr@plt>
  405980:	cmp	x0, #0x0
  405984:	b.eq	405a80 <ferror@plt+0x4040>  // b.none
  405988:	ldr	x0, [sp, #56]
  40598c:	ldrsb	w0, [x0]
  405990:	strb	w0, [sp, #48]
  405994:	strb	wzr, [sp, #49]
  405998:	ldr	x0, [sp, #56]
  40599c:	add	x0, x0, #0x1
  4059a0:	add	x1, sp, #0x30
  4059a4:	bl	4057f0 <ferror@plt+0x3db0>
  4059a8:	mov	x1, x0
  4059ac:	ldr	x0, [sp, #32]
  4059b0:	str	x1, [x0]
  4059b4:	ldr	x0, [sp, #32]
  4059b8:	ldr	x0, [x0]
  4059bc:	add	x0, x0, #0x1
  4059c0:	ldr	x1, [sp, #56]
  4059c4:	add	x0, x1, x0
  4059c8:	ldrsb	w0, [x0]
  4059cc:	cmp	w0, #0x0
  4059d0:	b.eq	405a44 <ferror@plt+0x4004>  // b.none
  4059d4:	ldr	x0, [sp, #32]
  4059d8:	ldr	x0, [x0]
  4059dc:	add	x0, x0, #0x1
  4059e0:	ldr	x1, [sp, #56]
  4059e4:	add	x0, x1, x0
  4059e8:	ldrsb	w1, [x0]
  4059ec:	ldrsb	w0, [sp, #48]
  4059f0:	cmp	w1, w0
  4059f4:	b.ne	405a44 <ferror@plt+0x4004>  // b.any
  4059f8:	ldr	x0, [sp, #32]
  4059fc:	ldr	x0, [x0]
  405a00:	add	x0, x0, #0x2
  405a04:	ldr	x1, [sp, #56]
  405a08:	add	x0, x1, x0
  405a0c:	ldrsb	w0, [x0]
  405a10:	cmp	w0, #0x0
  405a14:	b.eq	405a58 <ferror@plt+0x4018>  // b.none
  405a18:	ldr	x0, [sp, #32]
  405a1c:	ldr	x0, [x0]
  405a20:	add	x0, x0, #0x2
  405a24:	ldr	x1, [sp, #56]
  405a28:	add	x0, x1, x0
  405a2c:	ldrsb	w0, [x0]
  405a30:	mov	w1, w0
  405a34:	ldr	x0, [sp, #24]
  405a38:	bl	401960 <strchr@plt>
  405a3c:	cmp	x0, #0x0
  405a40:	b.ne	405a58 <ferror@plt+0x4018>  // b.any
  405a44:	ldr	x0, [sp, #40]
  405a48:	ldr	x1, [sp, #56]
  405a4c:	str	x1, [x0]
  405a50:	mov	x0, #0x0                   	// #0
  405a54:	b	405b4c <ferror@plt+0x410c>
  405a58:	ldr	x0, [sp, #56]
  405a5c:	add	x1, x0, #0x1
  405a60:	str	x1, [sp, #56]
  405a64:	ldr	x1, [sp, #32]
  405a68:	ldr	x1, [x1]
  405a6c:	add	x1, x1, #0x2
  405a70:	add	x1, x0, x1
  405a74:	ldr	x0, [sp, #40]
  405a78:	str	x1, [x0]
  405a7c:	b	405b48 <ferror@plt+0x4108>
  405a80:	ldr	w0, [sp, #20]
  405a84:	cmp	w0, #0x0
  405a88:	b.eq	405b18 <ferror@plt+0x40d8>  // b.none
  405a8c:	ldr	x1, [sp, #24]
  405a90:	ldr	x0, [sp, #56]
  405a94:	bl	4057f0 <ferror@plt+0x3db0>
  405a98:	mov	x1, x0
  405a9c:	ldr	x0, [sp, #32]
  405aa0:	str	x1, [x0]
  405aa4:	ldr	x0, [sp, #32]
  405aa8:	ldr	x0, [x0]
  405aac:	ldr	x1, [sp, #56]
  405ab0:	add	x0, x1, x0
  405ab4:	ldrsb	w0, [x0]
  405ab8:	cmp	w0, #0x0
  405abc:	b.eq	405afc <ferror@plt+0x40bc>  // b.none
  405ac0:	ldr	x0, [sp, #32]
  405ac4:	ldr	x0, [x0]
  405ac8:	ldr	x1, [sp, #56]
  405acc:	add	x0, x1, x0
  405ad0:	ldrsb	w0, [x0]
  405ad4:	mov	w1, w0
  405ad8:	ldr	x0, [sp, #24]
  405adc:	bl	401960 <strchr@plt>
  405ae0:	cmp	x0, #0x0
  405ae4:	b.ne	405afc <ferror@plt+0x40bc>  // b.any
  405ae8:	ldr	x0, [sp, #40]
  405aec:	ldr	x1, [sp, #56]
  405af0:	str	x1, [x0]
  405af4:	mov	x0, #0x0                   	// #0
  405af8:	b	405b4c <ferror@plt+0x410c>
  405afc:	ldr	x0, [sp, #32]
  405b00:	ldr	x0, [x0]
  405b04:	ldr	x1, [sp, #56]
  405b08:	add	x1, x1, x0
  405b0c:	ldr	x0, [sp, #40]
  405b10:	str	x1, [x0]
  405b14:	b	405b48 <ferror@plt+0x4108>
  405b18:	ldr	x1, [sp, #24]
  405b1c:	ldr	x0, [sp, #56]
  405b20:	bl	4019a0 <strcspn@plt>
  405b24:	mov	x1, x0
  405b28:	ldr	x0, [sp, #32]
  405b2c:	str	x1, [x0]
  405b30:	ldr	x0, [sp, #32]
  405b34:	ldr	x0, [x0]
  405b38:	ldr	x1, [sp, #56]
  405b3c:	add	x1, x1, x0
  405b40:	ldr	x0, [sp, #40]
  405b44:	str	x1, [x0]
  405b48:	ldr	x0, [sp, #56]
  405b4c:	ldp	x29, x30, [sp], #64
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-48]!
  405b58:	mov	x29, sp
  405b5c:	str	x0, [sp, #24]
  405b60:	ldr	x0, [sp, #24]
  405b64:	bl	4017e0 <fgetc@plt>
  405b68:	str	w0, [sp, #44]
  405b6c:	ldr	w0, [sp, #44]
  405b70:	cmn	w0, #0x1
  405b74:	b.ne	405b80 <ferror@plt+0x4140>  // b.any
  405b78:	mov	w0, #0x1                   	// #1
  405b7c:	b	405b90 <ferror@plt+0x4150>
  405b80:	ldr	w0, [sp, #44]
  405b84:	cmp	w0, #0xa
  405b88:	b.ne	405b60 <ferror@plt+0x4120>  // b.any
  405b8c:	mov	w0, #0x0                   	// #0
  405b90:	ldp	x29, x30, [sp], #48
  405b94:	ret
  405b98:	stp	x29, x30, [sp, #-64]!
  405b9c:	mov	x29, sp
  405ba0:	stp	x19, x20, [sp, #16]
  405ba4:	adrp	x20, 417000 <ferror@plt+0x155c0>
  405ba8:	add	x20, x20, #0xde0
  405bac:	stp	x21, x22, [sp, #32]
  405bb0:	adrp	x21, 417000 <ferror@plt+0x155c0>
  405bb4:	add	x21, x21, #0xdd8
  405bb8:	sub	x20, x20, x21
  405bbc:	mov	w22, w0
  405bc0:	stp	x23, x24, [sp, #48]
  405bc4:	mov	x23, x1
  405bc8:	mov	x24, x2
  405bcc:	bl	401618 <memcpy@plt-0x38>
  405bd0:	cmp	xzr, x20, asr #3
  405bd4:	b.eq	405c00 <ferror@plt+0x41c0>  // b.none
  405bd8:	asr	x20, x20, #3
  405bdc:	mov	x19, #0x0                   	// #0
  405be0:	ldr	x3, [x21, x19, lsl #3]
  405be4:	mov	x2, x24
  405be8:	add	x19, x19, #0x1
  405bec:	mov	x1, x23
  405bf0:	mov	w0, w22
  405bf4:	blr	x3
  405bf8:	cmp	x20, x19
  405bfc:	b.ne	405be0 <ferror@plt+0x41a0>  // b.any
  405c00:	ldp	x19, x20, [sp, #16]
  405c04:	ldp	x21, x22, [sp, #32]
  405c08:	ldp	x23, x24, [sp, #48]
  405c0c:	ldp	x29, x30, [sp], #64
  405c10:	ret
  405c14:	nop
  405c18:	ret
  405c1c:	nop
  405c20:	adrp	x2, 418000 <ferror@plt+0x165c0>
  405c24:	mov	x1, #0x0                   	// #0
  405c28:	ldr	x2, [x2, #520]
  405c2c:	b	4016f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405c30 <.fini>:
  405c30:	stp	x29, x30, [sp, #-16]!
  405c34:	mov	x29, sp
  405c38:	ldp	x29, x30, [sp], #16
  405c3c:	ret
