Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 16:47:48 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     270         
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (293)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (802)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (293)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (802)
--------------------------------------------------
 There are 802 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.073        0.000                      0                   12        0.266        0.000                      0                   12        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.073        0.000                      0                   12        0.266        0.000                      0                   12        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.073ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.580ns (30.196%)  route 1.341ns (69.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.621     5.142    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  S0/score_1_reg[1]/Q
                         net (fo=7, routed)           1.341     6.939    S0/j1_score[1]
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     7.063 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.063    S0/score_1[1]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505    14.846    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y27          FDCE (Setup_fdce_C_D)        0.029    15.136    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  8.073    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.606ns (31.129%)  route 1.341ns (68.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.621     5.142    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  S0/score_1_reg[1]/Q
                         net (fo=7, routed)           1.341     6.939    S0/j1_score[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.150     7.089 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.089    S0/score_1[2]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505    14.846    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y27          FDCE (Setup_fdce_C_D)        0.075    15.182    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.621     5.142    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.426    A0/p_1_in
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.327     6.753 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.753    A0/cnt[1]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505    14.846    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.075    15.182    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.746ns (46.448%)  route 0.860ns (53.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.860     6.365    B0/cnt_reg_n_0_[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.327     6.692 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.692    B0/cnt[1]_i_1__1_n_0
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.715ns (51.069%)  route 0.685ns (48.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.621     5.142    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  S0/prev_j1_win_reg/Q
                         net (fo=3, routed)           0.685     6.246    S0/prev_j1_win
    SLICE_X3Y27          LUT2 (Prop_lut2_I0_O)        0.296     6.542 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.542    S0/score_1[0]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505    14.846    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X3Y27          FDCE (Setup_fdce_C_D)        0.031    15.138    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.715ns (52.058%)  route 0.658ns (47.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.658     6.164    R0/cnt_reg_n_0_[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.296     6.460 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.460    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    R0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.060    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.605ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.718ns (52.555%)  route 0.648ns (47.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.648     6.153    B0/cnt_reg_n_0_[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.299     6.452 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.452    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.058    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  8.605    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.621     5.142    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.404    A0/cnt_reg_n_0_[0]
    SLICE_X1Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.528 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.528    A0/cnt[0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505    14.846    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.029    15.136    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.348    B0/cnt_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.472 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.472    B0/cnt[0]_i_1__0_n_0
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.743ns (51.979%)  route 0.686ns (48.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.686     6.192    R0/cnt_reg_n_0_[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.324     6.516 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.516    R0/cnt[1]_i_1__0_n_0
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  8.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 R0/RAQUETTE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.940%)  route 0.172ns (48.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    R0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  R0/RAQUETTE_CLK_reg/Q
                         net (fo=2, routed)           0.172     1.759    R0/raquette_clk_s
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.804    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    A0/CLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.190     1.822    A0/pixel_clk
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.867 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.867    A0/PIXEL_CLK_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    A0/CLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     1.588    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.185     1.772    B0/balle_clk_s
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.817    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.219     1.806    R0/cnt_reg_n_0_[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.043     1.849 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    R0/cnt[1]_i_1__0_n_0
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.219     1.806    R0/cnt_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  R0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.851    R0/cnt[0]_i_1__1_n_0
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.538    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.230ns (54.380%)  route 0.193ns (45.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.193     1.789    S0/j1_score[2]
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.102     1.891 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    S0/score_1[2]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.107     1.575    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  S0/score_1_reg[0]/Q
                         net (fo=6, routed)           0.255     1.864    S0/j1_score[0]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.909 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    S0/score_1[0]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.092     1.560    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  S0/score_1_reg[0]/Q
                         net (fo=6, routed)           0.255     1.864    S0/j1_score[0]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    S0/score_1[1]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.091     1.559    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.884    A0/cnt_reg_n_0_[0]
    SLICE_X1Y27          LUT2 (Prop_lut2_I1_O)        0.044     1.928 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    A0/cnt[1]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.107     1.575    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg_n_0_[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.906 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.906    B0/cnt[1]_i_1__1_n_0
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           816 Endpoints
Min Delay           816 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R1/yRaquetteG_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 6.242ns (46.952%)  route 7.053ns (53.048%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[8]/C
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  R1/yRaquetteG_reg[8]/Q
                         net (fo=10, routed)          1.913     2.391    R1/Y_RAQUETTE_G[8]
    SLICE_X11Y33         LUT1 (Prop_lut1_I0_O)        0.296     2.687 r  R1/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.687    R1/p_1_out_carry__0_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.088 r  R1/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.088    R1/p_1_out_carry__0_i_1_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.310 r  R1/p_1_out_carry__1_i_1__0/O[0]
                         net (fo=2, routed)           0.982     4.292    R1/R[9]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.299     4.591 r  R1/p_1_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.591    R1/p_1_out_carry__1_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.124 f  R1/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.901     6.025    A1/GREEN_OBUF[2]_inst_i_1_0[0]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.085     7.234    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.152     7.386 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.172     9.558    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.737    13.295 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.295    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 6.234ns (47.933%)  route 6.771ns (52.067%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[8]/C
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  R1/yRaquetteG_reg[8]/Q
                         net (fo=10, routed)          1.913     2.391    R1/Y_RAQUETTE_G[8]
    SLICE_X11Y33         LUT1 (Prop_lut1_I0_O)        0.296     2.687 r  R1/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.687    R1/p_1_out_carry__0_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.088 r  R1/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.088    R1/p_1_out_carry__0_i_1_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.310 r  R1/p_1_out_carry__1_i_1__0/O[0]
                         net (fo=2, routed)           0.982     4.292    R1/R[9]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.299     4.591 r  R1/p_1_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.591    R1/p_1_out_carry__1_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.124 f  R1/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.901     6.025    A1/GREEN_OBUF[2]_inst_i_1_0[0]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.085     7.234    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.152     7.386 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.891     9.276    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.729    13.005 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.005    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 6.226ns (48.130%)  route 6.710ns (51.870%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[8]/C
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  R1/yRaquetteG_reg[8]/Q
                         net (fo=10, routed)          1.913     2.391    R1/Y_RAQUETTE_G[8]
    SLICE_X11Y33         LUT1 (Prop_lut1_I0_O)        0.296     2.687 r  R1/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.687    R1/p_1_out_carry__0_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.088 r  R1/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.088    R1/p_1_out_carry__0_i_1_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.310 r  R1/p_1_out_carry__1_i_1__0/O[0]
                         net (fo=2, routed)           0.982     4.292    R1/R[9]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.299     4.591 r  R1/p_1_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.591    R1/p_1_out_carry__1_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.124 f  R1/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.901     6.025    A1/GREEN_OBUF[2]_inst_i_1_0[0]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.082     7.231    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.152     7.383 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.832     9.215    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.721    12.935 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.935    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.738ns  (logic 6.002ns (47.118%)  route 6.736ns (52.882%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE                         0.000     0.000 r  R1/yRaquetteG_reg[8]/C
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  R1/yRaquetteG_reg[8]/Q
                         net (fo=10, routed)          1.913     2.391    R1/Y_RAQUETTE_G[8]
    SLICE_X11Y33         LUT1 (Prop_lut1_I0_O)        0.296     2.687 r  R1/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.687    R1/p_1_out_carry__0_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.088 r  R1/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.088    R1/p_1_out_carry__0_i_1_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.310 r  R1/p_1_out_carry__1_i_1__0/O[0]
                         net (fo=2, routed)           0.982     4.292    R1/R[9]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.299     4.591 r  R1/p_1_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.591    R1/p_1_out_carry__1_i_4_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.124 f  R1/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.901     6.025    A1/GREEN_OBUF[2]_inst_i_1_0[0]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.082     7.231    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     7.355 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.858     9.213    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.738 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.738    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.720ns  (logic 5.875ns (46.190%)  route 6.845ns (53.810%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[0]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/xBalle_reg[0]/Q
                         net (fo=9, routed)           1.887     2.343    B1/xBalle_reg[0]_0[0]
    SLICE_X1Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.923 r  B1/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.923    B1/p_1_out_carry_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.145 r  B1/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.962     4.107    A1/R[4]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.299     4.406 r  A1/p_1_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.406    B1/p_1_out_carry__1_0[1]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.956 r  B1/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.956    B1/p_1_out_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 f  B1/p_1_out_carry__1/CO[3]
                         net (fo=3, routed)           1.288     6.358    A1/GREEN[1][0]
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.124     6.482 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.708     9.190    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.720 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.720    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.693ns  (logic 6.226ns (49.052%)  route 6.467ns (50.948%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[0]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/xBalle_reg[0]/Q
                         net (fo=9, routed)           1.887     2.343    B1/xBalle_reg[0]_0[0]
    SLICE_X1Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.923 r  B1/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.923    B1/p_1_out_carry_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.145 r  B1/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.962     4.107    A1/R[4]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.299     4.406 r  A1/p_1_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.406    B1/p_1_out_carry__1_0[1]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.956 r  B1/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.956    B1/p_1_out_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 f  B1/p_1_out_carry__1/CO[3]
                         net (fo=3, routed)           1.287     6.357    B1/countX_reg[9][0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.154     6.511 f  B1/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.283     6.794    A1/RED[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.327     7.121 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.048     9.169    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.693 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.693    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.369ns  (logic 6.204ns (50.163%)  route 6.164ns (49.837%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[0]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/xBalle_reg[0]/Q
                         net (fo=9, routed)           1.887     2.343    B1/xBalle_reg[0]_0[0]
    SLICE_X1Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.923 r  B1/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.923    B1/p_1_out_carry_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.145 r  B1/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.962     4.107    A1/R[4]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.299     4.406 r  A1/p_1_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.406    B1/p_1_out_carry__1_0[1]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.956 r  B1/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.956    B1/p_1_out_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 f  B1/p_1_out_carry__1/CO[3]
                         net (fo=3, routed)           1.287     6.357    B1/countX_reg[9][0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.154     6.511 f  B1/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.283     6.794    A1/RED[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.327     7.121 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.745     8.866    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.369 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.369    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.361ns  (logic 5.964ns (48.250%)  route 6.397ns (51.750%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[0]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/xBalle_reg[0]/Q
                         net (fo=9, routed)           1.887     2.343    B1/xBalle_reg[0]_0[0]
    SLICE_X1Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.923 r  B1/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.923    B1/p_1_out_carry_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.145 r  B1/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.962     4.107    A1/R[4]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.299     4.406 r  A1/p_1_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.406    B1/p_1_out_carry__1_0[1]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.956 r  B1/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.956    B1/p_1_out_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  B1/p_1_out_carry__1/CO[3]
                         net (fo=3, routed)           1.287     6.357    A1/GREEN[1][0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.124     6.481 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.434     6.915    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.039 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.827     8.866    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.361 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.361    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.361ns  (logic 5.864ns (47.443%)  route 6.497ns (52.557%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[0]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/xBalle_reg[0]/Q
                         net (fo=9, routed)           1.887     2.343    B1/xBalle_reg[0]_0[0]
    SLICE_X1Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.923 r  B1/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.923    B1/p_1_out_carry_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.145 r  B1/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.962     4.107    A1/R[4]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.299     4.406 r  A1/p_1_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.406    B1/p_1_out_carry__1_0[1]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.956 r  B1/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.956    B1/p_1_out_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 f  B1/p_1_out_carry__1/CO[3]
                         net (fo=3, routed)           1.288     6.358    A1/GREEN[1][0]
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.124     6.482 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.360     8.842    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.361 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.361    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.224ns  (logic 5.869ns (48.009%)  route 6.356ns (51.991%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[0]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/xBalle_reg[0]/Q
                         net (fo=9, routed)           1.887     2.343    B1/xBalle_reg[0]_0[0]
    SLICE_X1Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.923 r  B1/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.923    B1/p_1_out_carry_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.145 r  B1/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.962     4.107    A1/R[4]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.299     4.406 r  A1/p_1_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     4.406    B1/p_1_out_carry__1_0[1]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.956 r  B1/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.956    B1/p_1_out_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 f  B1/p_1_out_carry__1/CO[3]
                         net (fo=3, routed)           1.288     6.358    A1/GREEN[1][0]
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.124     6.482 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.219     8.701    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.224 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.224    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.209ns (67.995%)  route 0.098ns (32.005%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE                         0.000     0.000 r  A1/countX_reg[7]/C
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A1/countX_reg[7]/Q
                         net (fo=22, routed)          0.098     0.262    A1/countX_reg[9]_0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  A1/countX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.307    A1/countX[9]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  A1/countX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[5]/Q
                         net (fo=23, routed)          0.151     0.292    A1/countX_reg[9]_0[5]
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  A1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.337    A1/countX[7]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  A1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  A1/countY_reg[6]/Q
                         net (fo=19, routed)          0.103     0.251    A1/Q[6]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.098     0.349 r  A1/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     0.349    A1/p_0_in[7]
    SLICE_X8Y30          FDCE                                         r  A1/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE                         0.000     0.000 r  B1/VxBalle_reg[25]/C
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[25]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[25]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[25]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[25]
    SLICE_X1Y45          FDCE                                         r  B1/VxBalle_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE                         0.000     0.000 r  B1/VyBalle_reg[11]/C
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[11]
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[11]
    SLICE_X11Y35         FDCE                                         r  B1/VyBalle_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  B1/VyBalle_reg[15]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[15]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[15]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[15]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[15]
    SLICE_X9Y42          FDCE                                         r  B1/VyBalle_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteG_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteG_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE                         0.000     0.000 r  R1/dirRaquetteG_reg[21]/C
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteG_reg[21]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteG_reg_n_0_[21]
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteG[21]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteG0[21]
    SLICE_X13Y44         FDCE                                         r  R1/dirRaquetteG_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE                         0.000     0.000 r  B1/VyBalle_reg[20]/C
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[20]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[20]
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[20]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[20]
    SLICE_X11Y44         FDCE                                         r  B1/VyBalle_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE                         0.000     0.000 r  B1/VyBalle_reg[4]/C
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[4]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[4]
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[4]
    SLICE_X9Y35          FDCE                                         r  B1/VyBalle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/xBalle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  B1/xBalle_reg[1]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/xBalle_reg[1]/Q
                         net (fo=9, routed)           0.168     0.309    B1/xBalle_reg_n_0_[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  B1/xBalle[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/xBalle[1]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  B1/xBalle_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.733ns  (logic 1.286ns (34.446%)  route 2.447ns (65.554%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.621     5.142    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           1.025     6.586    S0/j1_score[2]
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.299     6.885 f  S0/IS_NUMBER_reg_i_36/O
                         net (fo=1, routed)           0.263     7.148    A1/IS_NUMBER_reg_i_10_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.272 f  A1/IS_NUMBER_reg_i_20/O
                         net (fo=2, routed)           0.485     7.757    A1/IS_NUMBER_reg_i_20_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.118     7.875 r  A1/IS_NUMBER_reg_i_6/O
                         net (fo=1, routed)           0.296     8.171    A1/IS_NUMBER_reg_i_6_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.326     8.497 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.379     8.876    S1/IS_NUMBER0
    SLICE_X5Y27          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.272ns (35.808%)  route 0.488ns (64.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.585     1.468    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.202     1.798    A1/j1_score[2]
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.099     1.897 r  A1/IS_NUMBER_reg_i_8/O
                         net (fo=2, routed)           0.169     2.067    A1/score_1_reg[0]
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.045     2.112 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.116     2.228    S1/IS_NUMBER0
    SLICE_X5Y27          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.199ns  (logic 1.565ns (21.743%)  route 5.634ns (78.257%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=285, routed)         5.634     7.075    B0/RST_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.199 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.199    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.565ns (22.685%)  route 5.335ns (77.315%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=285, routed)         5.335     6.776    R0/RST_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.900 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.900    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    R0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.441ns (21.140%)  route 5.377ns (78.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         5.377     6.818    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.441ns (21.140%)  route 5.377ns (78.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         5.377     6.818    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.441ns (21.140%)  route 5.377ns (78.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         5.377     6.818    R0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.441ns (21.140%)  route 5.377ns (78.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         5.377     6.818    R0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.424ns  (logic 1.565ns (45.722%)  route 1.858ns (54.278%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=285, routed)         1.858     3.300    A0/RST_IBUF
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.124     3.424 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.424    A0/PIXEL_CLK_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505     4.846    A0/CLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 1.441ns (47.632%)  route 1.585ns (52.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         1.585     3.026    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505     4.846    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 1.441ns (47.632%)  route 1.585ns (52.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         1.585     3.026    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505     4.846    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 1.441ns (47.632%)  route 1.585ns (52.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=285, routed)         1.585     3.026    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.505     4.846    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.210ns (24.561%)  route 0.644ns (75.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         0.644     0.853    A0/RST_IBUF
    SLICE_X1Y27          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.210ns (24.561%)  route 0.644ns (75.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         0.644     0.853    A0/RST_IBUF
    SLICE_X1Y27          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    A0/CLK_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.387%)  route 0.650ns (75.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         0.650     0.859    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.387%)  route 0.650ns (75.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         0.650     0.859    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.387%)  route 0.650ns (75.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         0.650     0.859    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.387%)  route 0.650ns (75.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         0.650     0.859    S0/RST_IBUF
    SLICE_X3Y27          FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    S0/CLK_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.255ns (25.257%)  route 0.753ns (74.743%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=285, routed)         0.753     0.963    A0/RST_IBUF
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045     1.008 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.008    A0/PIXEL_CLK_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.853     1.980    A0/CLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.614ns  (logic 0.210ns (8.015%)  route 2.405ns (91.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         2.405     2.614    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.614ns  (logic 0.210ns (8.015%)  route 2.405ns (91.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         2.405     2.614    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.614ns  (logic 0.210ns (8.015%)  route 2.405ns (91.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=285, routed)         2.405     2.614    R0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C





