{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668048828501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668048828510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 20:53:48 2022 " "Processing started: Wed Nov 09 20:53:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668048828510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048828510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXERION -c Exerion " "Command: quartus_map --read_settings_files=on --write_settings_files=off EXERION -c Exerion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048828510 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1668048829764 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048829764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668048829834 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "exerion_alpha.sv(353) " "Verilog HDL Module Instantiation warning at exerion_alpha.sv(353): ignored dangling comma in List of Port Connections" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 353 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1668048838654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTONS buttons exerion_alpha.sv(94) " "Verilog HDL Declaration information at exerion_alpha.sv(94): object \"BUTTONS\" differs only in case from object \"buttons\" in the same scope" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048838654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset exerion_alpha.sv(23) " "Verilog HDL Declaration information at exerion_alpha.sv(23): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048838654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exerion_alpha.sv 1 1 " "Found 1 design units, including 1 entities, in source file exerion_alpha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 emu " "Found entity 1: emu" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838655 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "excore.v(1064) " "Verilog HDL Module Instantiation warning at excore.v(1064): ignored dangling comma in List of Port Connections" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1064 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1668048838659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/excore.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/excore.v" { { "Info" "ISGN_ENTITY_NAME" "1 exerion_fpga " "Found entity 1: exerion_fpga" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/exer_ram.v 5 5 " "Found 5 design units, including 5 entities, in source file rtl/exer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 m6116_ram " "Found entity 1: m6116_ram" {  } { { "rtl/exer_ram.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838662 ""} { "Info" "ISGN_ENTITY_NAME" "2 m6116_ramDP " "Found entity 2: m6116_ramDP" {  } { { "rtl/exer_ram.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838662 ""} { "Info" "ISGN_ENTITY_NAME" "3 m2114_ram " "Found entity 3: m2114_ram" {  } { { "rtl/exer_ram.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_ram.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838662 ""} { "Info" "ISGN_ENTITY_NAME" "4 m2511_ram_4 " "Found entity 4: m2511_ram_4" {  } { { "rtl/exer_ram.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_ram.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838662 ""} { "Info" "ISGN_ENTITY_NAME" "5 ls89_ram_x2 " "Found entity 5: ls89_ram_x2" {  } { { "rtl/exer_ram.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_ram.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/exer_roms.v 5 5 " "Found 5 design units, including 5 entities, in source file rtl/exer_roms.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom6301_L8 " "Found entity 1: prom6301_L8" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838664 ""} { "Info" "ISGN_ENTITY_NAME" "2 prom6331_E1 " "Found entity 2: prom6331_E1" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838664 ""} { "Info" "ISGN_ENTITY_NAME" "3 prom6301_H10 " "Found entity 3: prom6301_H10" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838664 ""} { "Info" "ISGN_ENTITY_NAME" "4 prom6301_3L " "Found entity 4: prom6301_3L" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838664 ""} { "Info" "ISGN_ENTITY_NAME" "5 prom6301_4KJ " "Found entity 5: prom6301_4KJ" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ttl_chips.v(307) " "Verilog HDL information at ttl_chips.v(307): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 307 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668048838666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ttl_chips.v 13 13 " "Found 13 design units, including 13 entities, in source file rtl/ttl_chips.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls74 " "Found entity 1: ls74" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls107 " "Found entity 2: ls107" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "3 ls139 " "Found entity 3: ls139" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "4 ttl_74283 " "Found entity 4: ttl_74283" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "5 ls138x " "Found entity 5: ls138x" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "6 ttl_7474 " "Found entity 6: ttl_7474" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "7 ls175 " "Found entity 7: ls175" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1 " "Found entity 8: mux4_1" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux4_1n " "Found entity 9: mux4_1n" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux4_2n " "Found entity 10: mux4_2n" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux4_4n " "Found entity 11: mux4_4n" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux4_1x " "Found entity 12: mux4_1x" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_74ls153 " "Found entity 13: top_74ls153" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838667 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hiscore.v(321) " "Verilog HDL information at hiscore.v(321): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 321 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668048838669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hiscore.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/hiscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 hiscore " "Found entity 1: hiscore" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838670 ""} { "Info" "ISGN_ENTITY_NAME" "2 dpram_hs " "Found entity 2: dpram_hs" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pause.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pause.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause " "Found entity 1: pause" {  } { { "rtl/pause.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pause.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048838672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048838672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dpram_dc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/dpram_dc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_dc-SYN " "Found design unit 1: dpram_dc-SYN" {  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839075 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_dc " "Found entity 1: dpram_dc" {  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom_loader.sv 12 12 " "Found 12 design units, including 12 entities, in source file rtl/rom_loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "2 eprom_1 " "Found entity 2: eprom_1" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "3 eprom_2 " "Found entity 3: eprom_2" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "4 eprom_3 " "Found entity 4: eprom_3" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "5 eprom_4 " "Found entity 5: eprom_4" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "6 eprom_5 " "Found entity 6: eprom_5" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "7 eprom_6 " "Found entity 7: eprom_6" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "8 eprom_7 " "Found entity 8: eprom_7" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "9 eprom_8 " "Found entity 9: eprom_8" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "10 color_prom_1 " "Found entity 10: color_prom_1" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "11 color_prom_2 " "Found entity 11: color_prom_2" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""} { "Info" "ISGN_ENTITY_NAME" "12 color_prom_3 " "Found entity 12: color_prom_3" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtframe_dcrm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtframe_dcrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtframe_dcrm " "Found entity 1: jtframe_dcrm" {  } { { "rtl/jtframe_dcrm.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/jtframe_dcrm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtframe_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtframe_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtframe_fir " "Found entity 1: jtframe_fir" {  } { { "rtl/jtframe_fir.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/jtframe_fir.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtframe_jt49_filters.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtframe_jt49_filters.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtframe_jt49_filters " "Found entity 1: jtframe_jt49_filters" {  } { { "rtl/jtframe_jt49_filters.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/jtframe_jt49_filters.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/pll.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "rtl/pll/pll_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi/pll_hdmi_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_0002 " "Found entity 1: pll_hdmi_0002" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_audio " "Found entity 1: pll_audio" {  } { { "sys/pll_audio.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_audio/pll_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_audio_0002 " "Found entity 1: pll_audio_0002" {  } { { "sys/pll_audio/pll_audio_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_audio/pll_audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cfg " "Found entity 1: pll_cfg" {  } { { "sys/pll_cfg.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839105 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839105 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839105 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839105 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839105 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sd_miso SD_MISO sys_top.v(131) " "Verilog HDL Declaration information at sys_top.v(131): object \"sd_miso\" differs only in case from object \"SD_MISO\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_USER btn_user sys_top.v(93) " "Verilog HDL Declaration information at sys_top.v(93): object \"BTN_USER\" differs only in case from object \"btn_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_OSD btn_osd sys_top.v(94) " "Verilog HDL Declaration information at sys_top.v(94): object \"BTN_OSD\" differs only in case from object \"btn_osd\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HDMI_TX_CLK hdmi_tx_clk sys_top.v(38) " "Verilog HDL Declaration information at sys_top.v(38): object \"HDMI_TX_CLK\" differs only in case from object \"hdmi_tx_clk\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_hs sys_top.v(75) " "Verilog HDL Declaration information at sys_top.v(75): object \"VGA_HS\" differs only in case from object \"vga_hs\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_vs sys_top.v(76) " "Verilog HDL Declaration information at sys_top.v(76): object \"VGA_VS\" differs only in case from object \"vga_vs\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_L audio_l sys_top.v(80) " "Verilog HDL Declaration information at sys_top.v(80): object \"AUDIO_L\" differs only in case from object \"audio_l\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_R audio_r sys_top.v(81) " "Verilog HDL Declaration information at sys_top.v(81): object \"AUDIO_R\" differs only in case from object \"audio_r\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_USER led_user sys_top.v(90) " "Verilog HDL Declaration information at sys_top.v(90): object \"LED_USER\" differs only in case from object \"led_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_POWER led_power sys_top.v(92) " "Verilog HDL Declaration information at sys_top.v(92): object \"LED_POWER\" differs only in case from object \"led_power\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_EN fb_en sys_top.v(747) " "Verilog HDL Declaration information at sys_top.v(747): object \"FB_EN\" differs only in case from object \"fb_en\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 747 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_FMT fb_fmt sys_top.v(748) " "Verilog HDL Declaration information at sys_top.v(748): object \"FB_FMT\" differs only in case from object \"fb_fmt\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 748 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_WIDTH fb_width sys_top.v(749) " "Verilog HDL Declaration information at sys_top.v(749): object \"FB_WIDTH\" differs only in case from object \"fb_width\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 749 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_HEIGHT fb_height sys_top.v(750) " "Verilog HDL Declaration information at sys_top.v(750): object \"FB_HEIGHT\" differs only in case from object \"fb_height\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 750 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_BASE fb_base sys_top.v(751) " "Verilog HDL Declaration information at sys_top.v(751): object \"FB_BASE\" differs only in case from object \"fb_base\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 751 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_STRIDE fb_stride sys_top.v(752) " "Verilog HDL Declaration information at sys_top.v(752): object \"FB_STRIDE\" differs only in case from object \"fb_stride\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 752 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sys_top.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Found entity 1: sys_top" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839111 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_fix " "Found entity 2: sync_fix" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839111 ""} { "Info" "ISGN_ENTITY_NAME" "3 csync " "Found entity 3: csync" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ascal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/ascal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascal-rtl " "Found design unit 1: ascal-rtl" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839116 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascal " "Found entity 1: ascal" {  } { { "sys/ascal.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ascal.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi_adj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_hdmi_adj-rtl " "Found design unit 1: pll_hdmi_adj-rtl" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839118 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_adj " "Found entity 1: pll_hdmi_adj" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi_adj.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/math.sv 3 3 " "Found 3 design units, including 3 entities, in source file sys/math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_udiv " "Found entity 1: sys_udiv" {  } { { "sys/math.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839120 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_umul " "Found entity 2: sys_umul" {  } { { "sys/math.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/math.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839120 ""} { "Info" "ISGN_ENTITY_NAME" "3 sys_umuldiv " "Found entity 3: sys_umuldiv" {  } { { "sys/math.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/math.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a hq2x.sv(304) " "Verilog HDL Declaration information at hq2x.sv(304): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b hq2x.sv(305) " "Verilog HDL Declaration information at hq2x.sv(305): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d hq2x.sv(306) " "Verilog HDL Declaration information at hq2x.sv(306): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e hq2x.sv(303) " "Verilog HDL Declaration information at hq2x.sv(303): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h hq2x.sv(308) " "Verilog HDL Declaration information at hq2x.sv(308): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f hq2x.sv(307) " "Verilog HDL Declaration information at hq2x.sv(307): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hq2x.sv 5 5 " "Found 5 design units, including 5 entities, in source file sys/hq2x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hq2x " "Found entity 1: Hq2x" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839123 ""} { "Info" "ISGN_ENTITY_NAME" "2 hq2x_in " "Found entity 2: hq2x_in" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839123 ""} { "Info" "ISGN_ENTITY_NAME" "3 hq2x_buf " "Found entity 3: hq2x_buf" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839123 ""} { "Info" "ISGN_ENTITY_NAME" "4 DiffCheck " "Found entity 4: DiffCheck" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839123 ""} { "Info" "ISGN_ENTITY_NAME" "5 Blend " "Found entity 5: Blend" {  } { { "sys/hq2x.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hq2x Hq2x scandoubler.v(26) " "Verilog HDL Declaration information at scandoubler.v(26): object \"hq2x\" differs only in case from object \"Hq2x\" in the same scope" {  } { { "sys/scandoubler.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/scandoubler.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "sys/scandoubler.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/scandoubler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scanlines.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scanlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanlines " "Found entity 1: scanlines" {  } { { "sys/scanlines.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/scanlines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/shadowmask.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/shadowmask.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shadowmask " "Found entity 1: shadowmask" {  } { { "sys/shadowmask.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/shadowmask.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_cleaner.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_cleaner " "Found entity 1: video_cleaner" {  } { { "sys/video_cleaner.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_cleaner.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839131 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_fix " "Found entity 2: s_fix" {  } { { "sys/video_cleaner.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_cleaner.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/gamma_corr.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamma_corr " "Found entity 1: gamma_corr" {  } { { "sys/gamma_corr.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/gamma_corr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839133 ""} { "Info" "ISGN_ENTITY_NAME" "2 gamma_fast " "Found entity 2: gamma_fast" {  } { { "sys/gamma_corr.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/gamma_corr.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839133 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12161 sys/video_mixer.sv(17) " "Verilog HDL or VHDL warning at sys/video_mixer.sv(17): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12161." {  } { { "sys/video_mixer.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv" 17 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1668048839134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "sys/video_mixer.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCALE scale video_freak.sv(33) " "Verilog HDL Declaration information at video_freak.sv(33): object \"SCALE\" differs only in case from object \"scale\" in the same scope" {  } { { "sys/video_freak.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freak.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_freak.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_freak.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_freak " "Found entity 1: video_freak" {  } { { "sys/video_freak.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freak.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839137 ""} { "Info" "ISGN_ENTITY_NAME" "2 video_scale_int " "Found entity 2: video_scale_int" {  } { { "sys/video_freak.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freak.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_freezer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_freezer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_freezer " "Found entity 1: video_freezer" {  } { { "sys/video_freezer.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freezer.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839139 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_lock " "Found entity 2: sync_lock" {  } { { "sys/video_freezer.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freezer.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_video CLK_VIDEO arcade_video.v(31) " "Verilog HDL Declaration information at arcade_video.v(31): object \"clk_video\" differs only in case from object \"CLK_VIDEO\" in the same scope" {  } { { "sys/arcade_video.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/arcade_video.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_EN fb_en arcade_video.v(179) " "Verilog HDL Declaration information at arcade_video.v(179): object \"FB_EN\" differs only in case from object \"fb_en\" in the same scope" {  } { { "sys/arcade_video.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/arcade_video.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/arcade_video.v 2 2 " "Found 2 design units, including 2 entities, in source file sys/arcade_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 arcade_video " "Found entity 1: arcade_video" {  } { { "sys/arcade_video.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/arcade_video.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839141 ""} { "Info" "ISGN_ENTITY_NAME" "2 screen_rotate " "Found entity 2: screen_rotate" {  } { { "sys/arcade_video.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/arcade_video.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "sys/osd.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/vga_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/vga_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "sys/vga_out.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/vga_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "sys/i2c.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/alsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/alsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alsa " "Found entity 1: alsa" {  } { { "sys/alsa.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/alsa.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "sys/i2s.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/i2s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/spdif.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/spdif.v" { { "Info" "ISGN_ENTITY_NAME" "1 spdif " "Found entity 1: spdif" {  } { { "sys/spdif.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/spdif.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/audio_out.v 2 2 " "Found 2 design units, including 2 entities, in source file sys/audio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "sys/audio_out.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839155 ""} { "Info" "ISGN_ENTITY_NAME" "2 aud_mix_top " "Found entity 2: aud_mix_top" {  } { { "sys/audio_out.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/iir_filter.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "sys/iir_filter.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/iir_filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839157 ""} { "Info" "ISGN_ENTITY_NAME" "2 iir_filter_tap " "Found entity 2: iir_filter_tap" {  } { { "sys/iir_filter.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/iir_filter.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839157 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_blocker " "Found entity 3: DC_blocker" {  } { { "sys/iir_filter.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/iir_filter.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ltc2308.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/ltc2308.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc2308 " "Found entity 1: ltc2308" {  } { { "sys/ltc2308.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ltc2308.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839159 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc2308_tape " "Found entity 2: ltc2308_tape" {  } { { "sys/ltc2308.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ltc2308.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "sys/sigma_delta_dac.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/mt32pi.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/mt32pi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mt32pi " "Found entity 1: mt32pi" {  } { { "sys/mt32pi.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/mt32pi.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hdmi_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_config " "Found entity 1: hdmi_config" {  } { { "sys/hdmi_config.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hdmi_config.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/mcp23009.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/mcp23009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcp23009 " "Found entity 1: mcp23009" {  } { { "sys/mcp23009.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/mcp23009.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/f2sdram_safe_terminator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f2sdram_safe_terminator " "Found entity 1: f2sdram_safe_terminator" {  } { { "sys/f2sdram_safe_terminator.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/f2sdram_safe_terminator.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ddr_svc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_svc " "Found entity 1: ddr_svc" {  } { { "sys/ddr_svc.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/ddr_svc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sysmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sysmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sysmem_lite " "Found entity 1: sysmem_lite" {  } { { "sys/sysmem.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839172 ""} { "Info" "ISGN_ENTITY_NAME" "2 sysmem_HPS_fpga_interfaces " "Found entity 2: sysmem_HPS_fpga_interfaces" {  } { { "sys/sysmem.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sd_card.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/sd_card.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "sys/sd_card.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sd_card.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hps_io.sv 4 4 " "Found 4 design units, including 4 entities, in source file sys/hps_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_io " "Found entity 1: hps_io" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839178 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_device " "Found entity 2: ps2_device" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839178 ""} { "Info" "ISGN_ENTITY_NAME" "3 video_calc " "Found entity 3: video_calc" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839178 ""} { "Info" "ISGN_ENTITY_NAME" "4 confstr_rom " "Found entity 4: confstr_rom" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_bus " "Found entity 1: jt49_bus" {  } { { "jt49-master/hdl/jt49_bus.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_bus.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COMP comp jt49.v(49) " "Verilog HDL Declaration information at jt49.v(49): object \"COMP\" differs only in case from object \"comp\" in the same scope" {  } { { "jt49-master/hdl/jt49.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668048839182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49 " "Found entity 1: jt49" {  } { { "jt49-master/hdl/jt49.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_noise " "Found entity 1: jt49_noise" {  } { { "jt49-master/hdl/jt49_noise.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_noise.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_exp " "Found entity 1: jt49_exp" {  } { { "jt49-master/hdl/jt49_exp.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_exp.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49_eg.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49_eg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_eg " "Found entity 1: jt49_eg" {  } { { "jt49-master/hdl/jt49_eg.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_eg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49_div.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_div " "Found entity 1: jt49_div" {  } { { "jt49-master/hdl/jt49_div.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/jt49_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/jt49_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_cen " "Found entity 1: jt49_cen" {  } { { "jt49-master/hdl/jt49_cen.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_cen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jt49-master/hdl/filter/jt49_dcrm2.v 1 1 " "Found 1 design units, including 1 entities, in source file jt49-master/hdl/filter/jt49_dcrm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt49_dcrm2 " "Found entity 1: jt49_dcrm2" {  } { { "jt49-master/hdl/filter/jt49_dcrm2.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/filter/jt49_dcrm2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80-master/t80as.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80-master/t80as.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80as-rtl " "Found design unit 1: T80as-rtl" {  } { { "T80-master/T80as.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80as.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839195 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80as " "Found entity 1: T80as" {  } { { "T80-master/T80as.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80as.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80-master/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80-master/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "T80-master/T80.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839198 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "T80-master/T80.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80-master/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80-master/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "T80-master/T80_Reg.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_Reg.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839200 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "T80-master/T80_Reg.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_Reg.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80-master/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80-master/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "T80-master/T80_MCode.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_MCode.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839204 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "T80-master/T80_MCode.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_MCode.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80-master/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80-master/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "T80-master/T80_ALU.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_ALU.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839206 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "T80-master/T80_ALU.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_ALU.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80-master/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80-master/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80-master/T80_Pack.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048839208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048839208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668048839900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp23009 mcp23009:mcp23009 " "Elaborating entity \"mcp23009\" for hierarchy \"mcp23009:mcp23009\"" {  } { { "sys/sys_top.v" "mcp23009" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c mcp23009:mcp23009\|i2c:i2c " "Elaborating entity \"i2c\" for hierarchy \"mcp23009:mcp23009\|i2c:i2c\"" {  } { { "sys/mcp23009.sv" "i2c" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/mcp23009.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_lite sysmem_lite:sysmem " "Elaborating entity \"sysmem_lite\" for hierarchy \"sysmem_lite:sysmem\"" {  } { { "sys/sys_top.v" "sysmem" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2sdram_safe_terminator sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 " "Elaborating entity \"f2sdram_safe_terminator\" for hierarchy \"sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1\"" {  } { { "sys/sysmem.sv" "f2sdram_safe_terminator_ram1" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2sdram_safe_terminator sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf " "Elaborating entity \"f2sdram_safe_terminator\" for hierarchy \"sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf\"" {  } { { "sys/sysmem.sv" "f2sdram_safe_terminator_vbuf" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_HPS_fpga_interfaces sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"sysmem_HPS_fpga_interfaces\" for hierarchy \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "sys/sysmem.sv" "fpga_interfaces" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sysmem.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_svc ddr_svc:ddr_svc " "Elaborating entity \"ddr_svc\" for hierarchy \"ddr_svc:ddr_svc\"" {  } { { "sys/sys_top.v" "ddr_svc" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascal ascal:ascal " "Elaborating entity \"ascal\" for hierarchy \"ascal:ascal\"" {  } { { "sys/sys_top.v" "ascal" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048839936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8q1 " "Found entity 1: altsyncram_v8q1" {  } { { "db/altsyncram_v8q1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_v8q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8q1 ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_v8q1:auto_generated " "Elaborating entity \"altsyncram_v8q1\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_v8q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3cn1 " "Found entity 1: altsyncram_3cn1" {  } { { "db/altsyncram_3cn1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_3cn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3cn1 ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_3cn1:auto_generated " "Elaborating entity \"altsyncram_3cn1\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_3cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_umuldiv sys_umuldiv:ar_muldiv " "Elaborating entity \"sys_umuldiv\" for hierarchy \"sys_umuldiv:ar_muldiv\"" {  } { { "sys/sys_top.v" "ar_muldiv" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_umul sys_umuldiv:ar_muldiv\|sys_umul:umul " "Elaborating entity \"sys_umul\" for hierarchy \"sys_umuldiv:ar_muldiv\|sys_umul:umul\"" {  } { { "sys/math.sv" "umul" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/math.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_udiv sys_umuldiv:ar_muldiv\|sys_udiv:udiv " "Elaborating entity \"sys_udiv\" for hierarchy \"sys_umuldiv:ar_muldiv\|sys_udiv:udiv\"" {  } { { "sys/math.sv" "udiv" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/math.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_adj pll_hdmi_adj:pll_hdmi_adj " "Elaborating entity \"pll_hdmi_adj\" for hierarchy \"pll_hdmi_adj:pll_hdmi_adj\"" {  } { { "sys/sys_top.v" "pll_hdmi_adj" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi\"" {  } { { "sys/sys_top.v" "pll_hdmi" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_0002 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst " "Elaborating entity \"pll_hdmi_0002\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\"" {  } { { "sys/pll_hdmi.v" "pll_hdmi_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "altera_pll_i" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841314 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841316 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841317 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841317 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1668048841317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.500000 MHz " "Parameter \"output_clock_frequency0\" = \"148.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 4 " "Parameter \"m_cnt_hi_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 4 " "Parameter \"m_cnt_lo_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 1 " "Parameter \"c_cnt_lo_div0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 445.499999 MHz " "Parameter \"pll_output_clk_frequency\" = \"445.499999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3908420153 " "Parameter \"pll_fractional_division\" = \"3908420153\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst true " "Parameter \"pll_slf_rst\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841317 ""}  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841368 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841368 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841368 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668048841368 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cfg pll_cfg:pll_cfg " "Elaborating entity \"pll_cfg\" for hierarchy \"pll_cfg:pll_cfg\"" {  } { { "sys/sys_top.v" "pll_cfg" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\"" {  } { { "sys/pll_cfg.v" "pll_cfg_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668048841390 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668048841390 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668048841390 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborated megafunction instantiation \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Instantiated megafunction \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841405 ""}  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_config hdmi_config:hdmi_config " "Elaborating entity \"hdmi_config\" for hierarchy \"hdmi_config:hdmi_config\"" {  } { { "sys/sys_top.v" "hdmi_config" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c hdmi_config:hdmi_config\|i2c:i2c_av " "Elaborating entity \"i2c\" for hierarchy \"hdmi_config:hdmi_config\|i2c:i2c_av\"" {  } { { "sys/hdmi_config.sv" "i2c_av" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hdmi_config.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shadowmask shadowmask:HDMI_shadowmask " "Elaborating entity \"shadowmask\" for hierarchy \"shadowmask:HDMI_shadowmask\"" {  } { { "sys/sys_top.v" "HDMI_shadowmask" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:hdmi_osd " "Elaborating entity \"osd\" for hierarchy \"osd:hdmi_osd\"" {  } { { "sys/sys_top.v" "hdmi_osd" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csync csync:csync_hdmi " "Elaborating entity \"csync\" for hierarchy \"csync:csync_hdmi\"" {  } { { "sys/sys_top.v" "csync_hdmi" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out altddio_out:hdmiclk_ddr " "Elaborating entity \"altddio_out\" for hierarchy \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "hdmiclk_ddr" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_out:hdmiclk_ddr " "Elaborated megafunction instantiation \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1203 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_out:hdmiclk_ddr " "Instantiated megafunction \"altddio_out:hdmiclk_ddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841456 ""}  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1203 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:VGA_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:VGA_scanlines\"" {  } { { "sys/sys_top.v" "VGA_scanlines" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_out vga_out:vga_scaler_out " "Elaborating entity \"vga_out\" for hierarchy \"vga_out:vga_scaler_out\"" {  } { { "sys/sys_top.v" "vga_scaler_out" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_audio pll_audio:pll_audio " "Elaborating entity \"pll_audio\" for hierarchy \"pll_audio:pll_audio\"" {  } { { "sys/sys_top.v" "pll_audio" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_audio_0002 pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst " "Elaborating entity \"pll_audio_0002\" for hierarchy \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\"" {  } { { "sys/pll_audio.v" "pll_audio_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_audio.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_audio/pll_audio_0002.v" "altera_pll_i" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_audio/pll_audio_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841505 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1668048841507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_audio/pll_audio_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_audio/pll_audio_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 24.576000 MHz " "Parameter \"output_clock_frequency0\" = \"24.576000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841507 ""}  } { { "sys/pll_audio/pll_audio_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_audio/pll_audio_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_out audio_out:audio_out " "Elaborating entity \"audio_out\" for hierarchy \"audio_out:audio_out\"" {  } { { "sys/sys_top.v" "audio_out" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s audio_out:audio_out\|i2s:i2s " "Elaborating entity \"i2s\" for hierarchy \"audio_out:audio_out\|i2s:i2s\"" {  } { { "sys/audio_out.v" "i2s" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spdif audio_out:audio_out\|spdif:toslink " "Elaborating entity \"spdif\" for hierarchy \"audio_out:audio_out\|spdif:toslink\"" {  } { { "sys/audio_out.v" "toslink" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac audio_out:audio_out\|sigma_delta_dac:sd_l " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"audio_out:audio_out\|sigma_delta_dac:sd_l\"" {  } { { "sys/audio_out.v" "sd_l" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_filter audio_out:audio_out\|IIR_filter:IIR_filter " "Elaborating entity \"IIR_filter\" for hierarchy \"audio_out:audio_out\|IIR_filter:IIR_filter\"" {  } { { "sys/audio_out.v" "IIR_filter" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_filter_tap audio_out:audio_out\|IIR_filter:IIR_filter\|iir_filter_tap:iir_tap_0 " "Elaborating entity \"iir_filter_tap\" for hierarchy \"audio_out:audio_out\|IIR_filter:IIR_filter\|iir_filter_tap:iir_tap_0\"" {  } { { "sys/iir_filter.v" "iir_tap_0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/iir_filter.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_blocker audio_out:audio_out\|DC_blocker:dcb_l " "Elaborating entity \"DC_blocker\" for hierarchy \"audio_out:audio_out\|DC_blocker:dcb_l\"" {  } { { "sys/audio_out.v" "dcb_l" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_mix_top audio_out:audio_out\|aud_mix_top:audmix_l " "Elaborating entity \"aud_mix_top\" for hierarchy \"audio_out:audio_out\|aud_mix_top:audmix_l\"" {  } { { "sys/audio_out.v" "audmix_l" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/audio_out.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alsa alsa:alsa " "Elaborating entity \"alsa\" for hierarchy \"alsa:alsa\"" {  } { { "sys/sys_top.v" "alsa" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fix sync_fix:sync_v " "Elaborating entity \"sync_fix\" for hierarchy \"sync_fix:sync_v\"" {  } { { "sys/sys_top.v" "sync_v" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu emu:emu " "Elaborating entity \"emu\" for hierarchy \"emu:emu\"" {  } { { "sys/sys_top.v" "emu" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841531 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ioctl_wait 0 exerion_alpha.sv(211) " "Net \"ioctl_wait\" at exerion_alpha.sv(211) has no driver or initial value, using a default initial value '0'" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 211 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841533 "|sys_top|emu:emu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_io emu:emu\|hps_io:hps_io " "Elaborating entity \"hps_io\" for hierarchy \"emu:emu\|hps_io:hps_io\"" {  } { { "exerion_alpha.sv" "hps_io" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841534 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hps_io.sv(400) " "Verilog HDL Case Statement information at hps_io.sv(400): all case item expressions in this case statement are onehot" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 400 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668048841550 "|sys_top|emu:emu|hps_io:hps_io"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hps_io.sv(429) " "Verilog HDL Case Statement information at hps_io.sv(429): all case item expressions in this case statement are onehot" {  } { { "sys/hps_io.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 429 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668048841550 "|sys_top|emu:emu|hps_io:hps_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_calc emu:emu\|hps_io:hps_io\|video_calc:video_calc " "Elaborating entity \"video_calc\" for hierarchy \"emu:emu\|hps_io:hps_io\|video_calc:video_calc\"" {  } { { "sys/hps_io.sv" "video_calc" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "confstr_rom emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom " "Elaborating entity \"confstr_rom\" for hierarchy \"emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\"" {  } { { "sys/hps_io.sv" "confstr_rom" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll emu:emu\|pll:pll " "Elaborating entity \"pll\" for hierarchy \"emu:emu\|pll:pll\"" {  } { { "exerion_alpha.sv" "pll" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 emu:emu\|pll:pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\"" {  } { { "rtl/pll.v" "pll_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841558 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1668048841562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 19.967532 MHz " "Parameter \"output_clock_frequency0\" = \"19.967532 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 39.935064 MHz " "Parameter \"output_clock_frequency1\" = \"39.935064 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 3.327922 MHz " "Parameter \"output_clock_frequency2\" = \"3.327922 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 19.967532 MHz " "Parameter \"output_clock_frequency3\" = \"19.967532 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 38980 ps " "Parameter \"phase_shift3\" = \"38980 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841562 ""}  } { { "rtl/pll/pll_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_rotate emu:emu\|screen_rotate:screen_rotate " "Elaborating entity \"screen_rotate\" for hierarchy \"emu:emu\|screen_rotate:screen_rotate\"" {  } { { "exerion_alpha.sv" "screen_rotate" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arcade_video emu:emu\|arcade_video:arcade_video " "Elaborating entity \"arcade_video\" for hierarchy \"emu:emu\|arcade_video:arcade_video\"" {  } { { "exerion_alpha.sv" "arcade_video" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_mixer emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer " "Elaborating entity \"video_mixer\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\"" {  } { { "sys/arcade_video.v" "video_mixer" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/arcade_video.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_freezer emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|video_freezer:freezer " "Elaborating entity \"video_freezer\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|video_freezer:freezer\"" {  } { { "sys/video_mixer.sv" "freezer" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_lock emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|video_freezer:freezer\|sync_lock:vs_lock " "Elaborating entity \"sync_lock\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|video_freezer:freezer\|sync_lock:vs_lock\"" {  } { { "sys/video_freezer.sv" "vs_lock" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freezer.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_lock emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|video_freezer:freezer\|sync_lock:hs_lock " "Elaborating entity \"sync_lock\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|video_freezer:freezer\|sync_lock:hs_lock\"" {  } { { "sys/video_freezer.sv" "hs_lock" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_freezer.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamma_corr emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma " "Elaborating entity \"gamma_corr\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\"" {  } { { "sys/video_mixer.sv" "gamma" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd " "Elaborating entity \"scandoubler\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\"" {  } { { "sys/video_mixer.sv" "sd" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/video_mixer.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hq2x emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x " "Elaborating entity \"Hq2x\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\"" {  } { { "sys/scandoubler.v" "Hq2x" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/scandoubler.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffCheck emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|DiffCheck:diffcheck0 " "Elaborating entity \"DiffCheck\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|DiffCheck:diffcheck0\"" {  } { { "sys/hq2x.sv" "diffcheck0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blend emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|Blend:blender " "Elaborating entity \"Blend\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|Blend:blender\"" {  } { { "sys/hq2x.sv" "blender" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_in emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in " "Elaborating entity \"hq2x_in\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\"" {  } { { "sys/hq2x.sv" "hq2x_in" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0 " "Elaborating entity \"hq2x_buf\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\"" {  } { { "sys/hq2x.sv" "buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hq2x_buf emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out " "Elaborating entity \"hq2x_buf\" for hierarchy \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\"" {  } { { "sys/hq2x.sv" "hq2x_out" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hq2x.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause emu:emu\|pause:pause " "Elaborating entity \"pause\" for hierarchy \"emu:emu\|pause:pause\"" {  } { { "exerion_alpha.sv" "pause" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hiscore emu:emu\|hiscore:hi " "Elaborating entity \"hiscore\" for hierarchy \"emu:emu\|hiscore:hi\"" {  } { { "exerion_alpha.sv" "hi" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 hiscore.v(243) " "Verilog HDL assignment warning at hiscore.v(243): truncated value with size 9 to match size of target (6)" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048841608 "|sys_top|emu:emu|hiscore:hi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hiscore.v(410) " "Verilog HDL Case Statement information at hiscore.v(410): all case item expressions in this case statement are onehot" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668048841608 "|sys_top|emu:emu|hiscore:hi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hiscore.v(563) " "Verilog HDL Case Statement information at hiscore.v(563): all case item expressions in this case statement are onehot" {  } { { "rtl/hiscore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 563 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668048841608 "|sys_top|emu:emu|hiscore:hi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hs emu:emu\|hiscore:hi\|dpram_hs:address_table " "Elaborating entity \"dpram_hs\" for hierarchy \"emu:emu\|hiscore:hi\|dpram_hs:address_table\"" {  } { { "rtl/hiscore.v" "address_table" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hs emu:emu\|hiscore:hi\|dpram_hs:length_table " "Elaborating entity \"dpram_hs\" for hierarchy \"emu:emu\|hiscore:hi\|dpram_hs:length_table\"" {  } { { "rtl/hiscore.v" "length_table" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hs emu:emu\|hiscore:hi\|dpram_hs:startdata_table " "Elaborating entity \"dpram_hs\" for hierarchy \"emu:emu\|hiscore:hi\|dpram_hs:startdata_table\"" {  } { { "rtl/hiscore.v" "startdata_table" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hs emu:emu\|hiscore:hi\|dpram_hs:hiscore_data " "Elaborating entity \"dpram_hs\" for hierarchy \"emu:emu\|hiscore:hi\|dpram_hs:hiscore_data\"" {  } { { "rtl/hiscore.v" "hiscore_data" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exerion_fpga emu:emu\|exerion_fpga:excore " "Elaborating entity \"exerion_fpga\" for hierarchy \"emu:emu\|exerion_fpga:excore\"" {  } { { "exerion_alpha.sv" "excore" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841666 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "excore.v(847) " "Verilog HDL warning at excore.v(847): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 847 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1668048841673 "|sys_top|emu:emu|exerion_fpga:excore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tmrmask\[7\] 0 excore.v(1090) " "Net \"tmrmask\[7\]\" at excore.v(1090) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1090 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841681 "|sys_top|emu:emu|exerion_fpga:excore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tmrmask\[5..0\] 0 excore.v(1090) " "Net \"tmrmask\[5..0\]\" at excore.v(1090) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1090 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841681 "|sys_top|emu:emu|exerion_fpga:excore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls107 emu:emu\|exerion_fpga:excore\|ls107:spU2A_B " "Elaborating entity \"ls107\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ls107:spU2A_B\"" {  } { { "rtl/excore.v" "spU2A_B" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ttl_7474 emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_A " "Elaborating entity \"ttl_7474\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ttl_7474:U1D_A\"" {  } { { "rtl/excore.v" "U1D_A" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80as emu:emu\|exerion_fpga:excore\|T80as:Z80A " "Elaborating entity \"T80as\" for hierarchy \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\"" {  } { { "rtl/excore.v" "Z80A" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\"" {  } { { "T80-master/T80as.vhd" "u0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80as.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_MCode:mcode\"" {  } { { "T80-master/T80.vhd" "mcode" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_ALU:alu\"" {  } { { "T80-master/T80.vhd" "alu" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\"" {  } { { "T80-master/T80.vhd" "Regs" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/T80-master/T80.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls139 emu:emu\|exerion_fpga:excore\|ls139:U3RA " "Elaborating entity \"ls139\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ls139:U3RA\"" {  } { { "rtl/excore.v" "U3RA" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls138x emu:emu\|exerion_fpga:excore\|ls138x:U8F " "Elaborating entity \"ls138x\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ls138x:U8F\"" {  } { { "rtl/excore.v" "U8F" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom6301_4KJ emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ " "Elaborating entity \"prom6301_4KJ\" for hierarchy \"emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\"" {  } { { "rtl/excore.v" "U4KJ" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841753 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 exer_roms.v(103) " "Net \"rom.data_a\" at exer_roms.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841754 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_4KJ:U4KJ"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 exer_roms.v(103) " "Net \"rom.waddr_a\" at exer_roms.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841754 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_4KJ:U4KJ"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 exer_roms.v(103) " "Net \"rom.we_a\" at exer_roms.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841754 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_4KJ:U4KJ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_74ls153 emu:emu\|exerion_fpga:excore\|top_74ls153:U4ML " "Elaborating entity \"top_74ls153\" for hierarchy \"emu:emu\|exerion_fpga:excore\|top_74ls153:U4ML\"" {  } { { "rtl/excore.v" "U4ML" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1n emu:emu\|exerion_fpga:excore\|top_74ls153:U4ML\|mux4_1n:left_74ls153 " "Elaborating entity \"mux4_1n\" for hierarchy \"emu:emu\|exerion_fpga:excore\|top_74ls153:U4ML\|mux4_1n:left_74ls153\"" {  } { { "rtl/ttl_chips.v" "left_74ls153" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom6301_3L emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L " "Elaborating entity \"prom6301_3L\" for hierarchy \"emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\"" {  } { { "rtl/excore.v" "U3L" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841757 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 exer_roms.v(79) " "Net \"rom.data_a\" at exer_roms.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841757 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_3L:U3L"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 exer_roms.v(79) " "Net \"rom.waddr_a\" at exer_roms.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841757 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_3L:U3L"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 exer_roms.v(79) " "Net \"rom.we_a\" at exer_roms.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048841757 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_3L:U3L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m6116_ram emu:emu\|exerion_fpga:excore\|m6116_ram:U4V_Z80B_RAM " "Elaborating entity \"m6116_ram\" for hierarchy \"emu:emu\|exerion_fpga:excore\|m6116_ram:U4V_Z80B_RAM\"" {  } { { "rtl/excore.v" "U4V_Z80B_RAM" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_8 emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1 " "Elaborating entity \"eprom_8\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\"" {  } { { "rtl/excore.v" "prom_prog1" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_dc emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8 " "Elaborating entity \"dpram_dc\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\"" {  } { { "rtl/rom_loader.sv" "eprom_8" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "altsyncram_component" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file   " "Parameter \"init_file\" = \" \"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841768 ""}  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ol2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ol2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ol2 " "Found entity 1: altsyncram_5ol2" {  } { { "db/altsyncram_5ol2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ol2 emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated " "Elaborating entity \"altsyncram_5ol2\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|decode_8la:decode2 " "Elaborating entity \"decode_8la\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|decode_8la:decode2\"" {  } { { "db/altsyncram_5ol2.tdf" "decode2" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|mux_ofb:mux4 " "Elaborating entity \"mux_ofb\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_8:prom_prog1\|dpram_dc:eprom_8\|altsyncram:altsyncram_component\|altsyncram_5ol2:auto_generated\|mux_ofb:mux4\"" {  } { { "db/altsyncram_5ol2.tdf" "mux4" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5ol2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_6 emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2 " "Elaborating entity \"eprom_6\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\"" {  } { { "rtl/excore.v" "prom_prog2" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_dc emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6 " "Elaborating entity \"dpram_dc\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\"" {  } { { "rtl/rom_loader.sv" "eprom_6" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "altsyncram_component" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file   " "Parameter \"init_file\" = \" \"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841900 ""}  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lkl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lkl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lkl2 " "Found entity 1: altsyncram_lkl2" {  } { { "db/altsyncram_lkl2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_lkl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lkl2 emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component\|altsyncram_lkl2:auto_generated " "Elaborating entity \"altsyncram_lkl2\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_6:prom_prog2\|dpram_dc:eprom_6\|altsyncram:altsyncram_component\|altsyncram_lkl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_dc emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM " "Elaborating entity \"dpram_dc\" for hierarchy \"emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\"" {  } { { "rtl/excore.v" "U4N_Z80A_RAM" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "altsyncram_component" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file   " "Parameter \"init_file\" = \" \"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048841948 ""}  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048841948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kl2 " "Found entity 1: altsyncram_5kl2" {  } { { "db/altsyncram_5kl2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_5kl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048841987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048841987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kl2 emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component\|altsyncram_5kl2:auto_generated " "Elaborating entity \"altsyncram_5kl2\" for hierarchy \"emu:emu\|exerion_fpga:excore\|dpram_dc:U4N_Z80A_RAM\|altsyncram:altsyncram_component\|altsyncram_5kl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_7 emu:emu\|exerion_fpga:excore\|eprom_7:u6k " "Elaborating entity \"eprom_7\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_7:u6k\"" {  } { { "rtl/excore.v" "u6k" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls175 emu:emu\|exerion_fpga:excore\|ls175:U7L " "Elaborating entity \"ls175\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ls175:U7L\"" {  } { { "rtl/excore.v" "U7L" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048841998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ttl_chips.v(282) " "Verilog HDL assignment warning at ttl_chips.v(282): truncated value with size 8 to match size of target (4)" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048841999 "|sys_top|emu:emu|exerion_fpga:excore|ls175:U7L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ttl_chips.v(283) " "Verilog HDL assignment warning at ttl_chips.v(283): truncated value with size 8 to match size of target (4)" {  } { { "rtl/ttl_chips.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/ttl_chips.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048841999 "|sys_top|emu:emu|exerion_fpga:excore|ls175:U7L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom6301_L8 emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8 " "Elaborating entity \"prom6301_L8\" for hierarchy \"emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\"" {  } { { "rtl/excore.v" "UL8" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842000 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 exer_roms.v(8) " "Net \"rom.data_a\" at exer_roms.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842000 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_L8:UL8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 exer_roms.v(8) " "Net \"rom.waddr_a\" at exer_roms.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842000 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_L8:UL8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 exer_roms.v(8) " "Net \"rom.we_a\" at exer_roms.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842000 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_L8:UL8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_4n emu:emu\|exerion_fpga:excore\|mux4_4n:U2ED " "Elaborating entity \"mux4_4n\" for hierarchy \"emu:emu\|exerion_fpga:excore\|mux4_4n:U2ED\"" {  } { { "rtl/excore.v" "U2ED" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom6331_E1 emu:emu\|exerion_fpga:excore\|prom6331_E1:UE1 " "Elaborating entity \"prom6331_E1\" for hierarchy \"emu:emu\|exerion_fpga:excore\|prom6331_E1:UE1\"" {  } { { "rtl/excore.v" "UE1" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842002 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 exer_roms.v(31) " "Net \"rom.data_a\" at exer_roms.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842003 "|sys_top|emu:emu|exerion_fpga:excore|prom6331_E1:UE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 exer_roms.v(31) " "Net \"rom.waddr_a\" at exer_roms.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842003 "|sys_top|emu:emu|exerion_fpga:excore|prom6331_E1:UE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 exer_roms.v(31) " "Net \"rom.we_a\" at exer_roms.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842003 "|sys_top|emu:emu|exerion_fpga:excore|prom6331_E1:UE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m2114_ram emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR " "Elaborating entity \"m2114_ram\" for hierarchy \"emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\"" {  } { { "rtl/excore.v" "U11SR" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_5 emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE " "Elaborating entity \"eprom_5\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\"" {  } { { "rtl/excore.v" "prom_SPRITE" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_dc emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5 " "Elaborating entity \"dpram_dc\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\"" {  } { { "rtl/rom_loader.sv" "eprom_5" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "altsyncram_component" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\"" {  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file   " "Parameter \"init_file\" = \" \"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048842012 ""}  } { { "rtl/dpram_dc.vhd" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/dpram_dc.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048842012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rnl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rnl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rnl2 " "Found entity 1: altsyncram_rnl2" {  } { { "db/altsyncram_rnl2.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_rnl2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048842053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048842053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rnl2 emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\|altsyncram_rnl2:auto_generated " "Elaborating entity \"altsyncram_rnl2\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\|altsyncram_rnl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048842090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048842090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\|altsyncram_rnl2:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\|altsyncram_rnl2:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_rnl2.tdf" "decode2" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_rnl2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048842127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048842127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\|altsyncram_rnl2:auto_generated\|mux_lfb:mux4 " "Elaborating entity \"mux_lfb\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_5:prom_SPRITE\|dpram_dc:eprom_5\|altsyncram:altsyncram_component\|altsyncram_rnl2:auto_generated\|mux_lfb:mux4\"" {  } { { "db/altsyncram_rnl2.tdf" "mux4" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_rnl2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom6301_H10 emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H " "Elaborating entity \"prom6301_H10\" for hierarchy \"emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\"" {  } { { "rtl/excore.v" "U10H" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842131 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 exer_roms.v(55) " "Net \"rom.data_a\" at exer_roms.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842132 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_H10:U10H"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 exer_roms.v(55) " "Net \"rom.waddr_a\" at exer_roms.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842132 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_H10:U10H"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 exer_roms.v(55) " "Net \"rom.we_a\" at exer_roms.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/exer_roms.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842132 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_H10:U10H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ttl_74283 emu:emu\|exerion_fpga:excore\|ttl_74283:U12R " "Elaborating entity \"ttl_74283\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ttl_74283:U12R\"" {  } { { "rtl/excore.v" "U12R" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_bus emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F " "Elaborating entity \"jt49_bus\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\"" {  } { { "rtl/excore.v" "AY_12F" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49 emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49 " "Elaborating entity \"jt49\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\"" {  } { { "jt49-master/hdl/jt49_bus.v" "u_jt49" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_bus.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842135 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jt49.v(185) " "Verilog HDL Case Statement information at jt49.v(185): all case item expressions in this case statement are onehot" {  } { { "jt49-master/hdl/jt49.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 185 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668048842137 "|sys_top|emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|jt49:u_jt49"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_cen emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_cen:u_cen " "Elaborating entity \"jt49_cen\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_cen:u_cen\"" {  } { { "jt49-master/hdl/jt49.v" "u_cen" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_div emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chA " "Elaborating entity \"jt49_div\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chA\"" {  } { { "jt49-master/hdl/jt49.v" "u_chA" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_noise emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng " "Elaborating entity \"jt49_noise\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\"" {  } { { "jt49-master/hdl/jt49.v" "u_ng" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_div emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\|jt49_div:u_div " "Elaborating entity \"jt49_div\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\|jt49_div:u_div\"" {  } { { "jt49-master/hdl/jt49_noise.v" "u_div" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_noise.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_div emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_envdiv " "Elaborating entity \"jt49_div\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_envdiv\"" {  } { { "jt49-master/hdl/jt49.v" "u_envdiv" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_eg emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_eg:u_env " "Elaborating entity \"jt49_eg\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_eg:u_env\"" {  } { { "jt49-master/hdl/jt49.v" "u_env" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt49_exp emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_exp:u_exp " "Elaborating entity \"jt49_exp\" for hierarchy \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_exp:u_exp\"" {  } { { "jt49-master/hdl/jt49.v" "u_exp" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842146 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.data_a 0 jt49_exp.v(38) " "Net \"lut.data_a\" at jt49_exp.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "jt49-master/hdl/jt49_exp.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_exp.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842146 "|sys_top|emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|jt49:u_jt49|jt49_exp:u_exp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.waddr_a 0 jt49_exp.v(38) " "Net \"lut.waddr_a\" at jt49_exp.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "jt49-master/hdl/jt49_exp.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_exp.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842146 "|sys_top|emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|jt49:u_jt49|jt49_exp:u_exp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.we_a 0 jt49_exp.v(38) " "Net \"lut.we_a\" at jt49_exp.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "jt49-master/hdl/jt49_exp.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_exp.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668048842146 "|sys_top|emu:emu|exerion_fpga:excore|jt49_bus:AY_12F|jt49:u_jt49|jt49_exp:u_exp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector emu:emu\|exerion_fpga:excore\|selector:DLSEL " "Elaborating entity \"selector\" for hierarchy \"emu:emu\|exerion_fpga:excore\|selector:DLSEL\"" {  } { { "rtl/excore.v" "DLSEL" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_1 emu:emu\|exerion_fpga:excore\|eprom_1:bg_gfx4B " "Elaborating entity \"eprom_1\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_1:bg_gfx4B\"" {  } { { "rtl/excore.v" "bg_gfx4B" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rom_loader.sv(73) " "Verilog HDL assignment warning at rom_loader.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048842153 "|sys_top|emu:emu|exerion_fpga:excore|eprom_1:bg_gfx4B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_2 emu:emu\|exerion_fpga:excore\|eprom_2:bg_gfx4D " "Elaborating entity \"eprom_2\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_2:bg_gfx4D\"" {  } { { "rtl/excore.v" "bg_gfx4D" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rom_loader.sv(101) " "Verilog HDL assignment warning at rom_loader.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048842161 "|sys_top|emu:emu|exerion_fpga:excore|eprom_2:bg_gfx4D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_3 emu:emu\|exerion_fpga:excore\|eprom_3:bg_gfx4E " "Elaborating entity \"eprom_3\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_3:bg_gfx4E\"" {  } { { "rtl/excore.v" "bg_gfx4E" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rom_loader.sv(129) " "Verilog HDL assignment warning at rom_loader.sv(129): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048842169 "|sys_top|emu:emu|exerion_fpga:excore|eprom_3:bg_gfx4E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eprom_4 emu:emu\|exerion_fpga:excore\|eprom_4:bg_gfx4H " "Elaborating entity \"eprom_4\" for hierarchy \"emu:emu\|exerion_fpga:excore\|eprom_4:bg_gfx4H\"" {  } { { "rtl/excore.v" "bg_gfx4H" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rom_loader.sv(156) " "Verilog HDL assignment warning at rom_loader.sv(156): truncated value with size 32 to match size of target (8)" {  } { { "rtl/rom_loader.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/rom_loader.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668048842176 "|sys_top|emu:emu|exerion_fpga:excore|eprom_4:bg_gfx4H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2n emu:emu\|exerion_fpga:excore\|mux4_2n:U5A " "Elaborating entity \"mux4_2n\" for hierarchy \"emu:emu\|exerion_fpga:excore\|mux4_2n:U5A\"" {  } { { "rtl/excore.v" "U5A" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls89_ram_x2 emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM " "Elaborating entity \"ls89_ram_x2\" for hierarchy \"emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\"" {  } { { "rtl/excore.v" "U6UT_BG_RAM" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m2511_ram_4 emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_10 " "Elaborating entity \"m2511_ram_4\" for hierarchy \"emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_10\"" {  } { { "rtl/excore.v" "sprites_10" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048842185 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1668048850611 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[9\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[9\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[8\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[8\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[7\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[7\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[6\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[6\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[5\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[4\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[3\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[32\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[32\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[32\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[2\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[1\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[15\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[15\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[14\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[14\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[13\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[13\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[12\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[12\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[11\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[11\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[10\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[10\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856185 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[0\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.sv" "EXT_BUS\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/hps_io.sv" 161 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1668048856186 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 948 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668048856548 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "rtl/pll/pll_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 94 0 0 } } { "rtl/pll.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll.v" 26 0 0 } } { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1645 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "rtl/pll/pll_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 94 0 0 } } { "rtl/pll.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll.v" 26 0 0 } } { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 360 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1645 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|emu:emu|pll:pll_bg|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "rtl/pll/pll_0002.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll/pll_0002.v" 94 0 0 } } { "rtl/pll.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/pll.v" 26 0 0 } } { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 353 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1645 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048856548 "|sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668048856548 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668048856548 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|exerion_fpga:excore\|U7V_q\[3\] " "Found clock multiplexer emu:emu\|exerion_fpga:excore\|U7V_q\[3\]" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 735 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1668048859190 "|sys_top|emu:emu|exerion_fpga:excore|U7V_q[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|exerion_fpga:excore\|U7V_q\[0\] " "Found clock multiplexer emu:emu\|exerion_fpga:excore\|U7V_q\[0\]" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 735 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1668048859190 "|sys_top|emu:emu|exerion_fpga:excore|U7V_q[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|exerion_fpga:excore\|U7V_q\[1\] " "Found clock multiplexer emu:emu\|exerion_fpga:excore\|U7V_q\[1\]" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 735 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1668048859190 "|sys_top|emu:emu|exerion_fpga:excore|U7V_q[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emu:emu\|exerion_fpga:excore\|U7V_q\[2\] " "Found clock multiplexer emu:emu\|exerion_fpga:excore\|U7V_q\[2\]" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 735 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1668048859190 "|sys_top|emu:emu|exerion_fpga:excore|U7V_q[2]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1668048859190 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1668048859269 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1668048859269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668048864724 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0 " "Inferred RAM node \"emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867243 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0 " "Inferred RAM node \"emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867243 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0 " "Inferred RAM node \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867243 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0 " "Inferred RAM node \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867244 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|gamma_curve_rtl_0 " "Inferred dual-clock RAM node \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|gamma_curve_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867247 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "shadowmask:HDMI_shadowmask\|mask_lut_rtl_0 " "Inferred dual-clock RAM node \"shadowmask:HDMI_shadowmask\|mask_lut_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867248 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ascal:ascal\|o_dpram_rtl_0 " "Inferred dual-clock RAM node \"ascal:ascal\|o_dpram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867249 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ascal:ascal\|o_h_poly_rtl_0 " "Inferred dual-clock RAM node \"ascal:ascal\|o_h_poly_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668048867249 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_exp:u_exp\|lut " "RAM logic \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_exp:u_exp\|lut\" is uninferred due to inappropriate RAM size" {  } { { "jt49-master/hdl/jt49_exp.v" "lut" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_exp.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668048867251 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_exp:u_exp\|lut " "RAM logic \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_exp:u_exp\|lut\" is uninferred due to inappropriate RAM size" {  } { { "jt49-master/hdl/jt49_exp.v" "lut" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_exp.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668048867251 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "emu:emu\|exerion_fpga:excore\|prom6331_E1:UE1\|rom " "RAM logic \"emu:emu\|exerion_fpga:excore\|prom6331_E1:UE1\|rom\" is uninferred due to inappropriate RAM size" {  } { { "rtl/exer_roms.v" "rom" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/exer_roms.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668048867251 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668048867251 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|exerion_fpga:excore\|sppixH\[0\]~0 " "Converted tri-state buffer \"emu:emu\|exerion_fpga:excore\|sppixH\[0\]~0\" feeding internal logic into a wire" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 701 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1668048870611 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1668048870611 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emu:emu\|exerion_fpga:excore\|pixelbusH\[0\] " "Converted tri-state buffer \"emu:emu\|exerion_fpga:excore\|pixelbusH\[0\]\" feeding internal logic into a wire" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 52 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 9 1668048871603 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 9 1668048871603 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "33 " "Inferred 33 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_11\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_11\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_10\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_10\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exerion.ram0_prom6301_H10_84fa5b50.hdl.mif " "Parameter INIT_FILE set to db/exerion.ram0_prom6301_H10_84fa5b50.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exerion.ram0_prom6301_L8_145c7f9e.hdl.mif " "Parameter INIT_FILE set to db/exerion.ram0_prom6301_L8_145c7f9e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|m6116_ram:U6N_VRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|m6116_ram:U6N_VRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|m6116_ram:U4V_Z80B_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|m6116_ram:U4V_Z80B_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exerion.ram0_prom6301_3L_145c62fc.hdl.mif " "Parameter INIT_FILE set to db/exerion.ram0_prom6301_3L_145c62fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exerion.ram0_prom6301_4KJ_84fa8193.hdl.mif " "Parameter INIT_FILE set to db/exerion.ram0_prom6301_4KJ_84fa8193.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|exerion_fpga:excore\|T80as:Z80A\|T80:u0\|T80_Reg:Regs\|RegsL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|hiscore:hi\|dpram_hs:enddata_table\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|hiscore:hi\|dpram_hs:enddata_table\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|hiscore:hi\|dpram_hs:startdata_table\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|hiscore:hi\|dpram_hs:startdata_table\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|hiscore:hi\|dpram_hs:length_table\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|hiscore:hi\|dpram_hs:length_table\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|hiscore:hi\|dpram_hs:address_table\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|hiscore:hi\|dpram_hs:address_table\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 648 " "Parameter NUMWORDS_A set to 648" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 648 " "Parameter NUMWORDS_B set to 648" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 324 " "Parameter NUMWORDS_A set to 324" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 324 " "Parameter NUMWORDS_B set to 324" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 324 " "Parameter NUMWORDS_A set to 324" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 324 " "Parameter NUMWORDS_B set to 324" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|gamma_curve_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|gamma_curve_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 768 " "Parameter NUMWORDS_A set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 768 " "Parameter NUMWORDS_B set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:vga_osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:vga_osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:hdmi_osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:hdmi_osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "shadowmask:HDMI_shadowmask\|mask_lut_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"shadowmask:HDMI_shadowmask\|mask_lut_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|i_dpram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|i_dpram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|pal1_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|pal1_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_dpram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_dpram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_h_poly_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_h_poly_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exerion.ram0_ascal_85cca053.hdl.mif " "Parameter INIT_FILE set to db/exerion.ram0_ascal_85cca053.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_v_poly_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_v_poly_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exerion.ram1_ascal_85cca053.hdl.mif " "Parameter INIT_FILE set to db/exerion.ram1_ascal_85cca053.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EXERION.sys_top0.rtl.mif " "Parameter INIT_FILE set to EXERION.sys_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "shadowmask:HDMI_shadowmask\|vid_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"shadowmask:HDMI_shadowmask\|vid_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "vga_out:vga_scaler_out\|din1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"vga_out:vga_scaler_out\|din1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048881911 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668048881911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048881957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|prom6301_H10:U10H\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exerion.ram0_prom6301_H10_84fa5b50.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exerion.ram0_prom6301_H10_84fa5b50.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048881957 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048881957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bd1 " "Found entity 1: altsyncram_2bd1" {  } { { "db/altsyncram_2bd1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_2bd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048881995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048881995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|ls89_ram_x2:U6UT_BG_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882003 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvm1 " "Found entity 1: altsyncram_tvm1" {  } { { "db/altsyncram_tvm1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_tvm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|prom6301_3L:U3L\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exerion.ram0_prom6301_3L_145c62fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exerion.ram0_prom6301_3L_145c62fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882048 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9d1 " "Found entity 1: altsyncram_n9d1" {  } { { "db/altsyncram_n9d1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_n9d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exerion.ram0_prom6301_4KJ_84fa8193.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exerion.ram0_prom6301_4KJ_84fa8193.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882094 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rbd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rbd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rbd1 " "Found entity 1: altsyncram_rbd1" {  } { { "db/altsyncram_rbd1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_rbd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|altsyncram:RegsH_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|altsyncram:RegsH_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|altsyncram:RegsH_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|T80as:Z80B\|T80:u0\|T80_Reg:Regs\|altsyncram:RegsH_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tsm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tsm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tsm1 " "Found entity 1: altsyncram_tsm1" {  } { { "db/altsyncram_tsm1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_tsm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shadowmask:HDMI_shadowmask\|altsyncram:mask_lut_rtl_0 " "Elaborated megafunction instantiation \"shadowmask:HDMI_shadowmask\|altsyncram:mask_lut_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shadowmask:HDMI_shadowmask\|altsyncram:mask_lut_rtl_0 " "Instantiated megafunction \"shadowmask:HDMI_shadowmask\|altsyncram:mask_lut_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882192 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9j1 " "Found entity 1: altsyncram_b9j1" {  } { { "db/altsyncram_b9j1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_b9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_11\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_11\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_11\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|m2511_ram_4:sprites_11\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882239 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvp1 " "Found entity 1: altsyncram_tvp1" {  } { { "db/altsyncram_tvp1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_tvp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|m2114_ram:U11SR\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882289 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b3n1 " "Found entity 1: altsyncram_b3n1" {  } { { "db/altsyncram_b3n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_b3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|prom6301_L8:UL8\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exerion.ram0_prom6301_L8_145c7f9e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exerion.ram0_prom6301_L8_145c7f9e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882336 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ad1 " "Found entity 1: altsyncram_6ad1" {  } { { "db/altsyncram_6ad1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_6ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|exerion_fpga:excore\|m6116_ram:U6N_VRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|exerion_fpga:excore\|m6116_ram:U6N_VRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|exerion_fpga:excore\|m6116_ram:U6N_VRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|exerion_fpga:excore\|m6116_ram:U6N_VRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882382 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79n1 " "Found entity 1: altsyncram_79n1" {  } { { "db/altsyncram_79n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_79n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_buf:hq2x_out\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 648 " "Parameter \"NUMWORDS_A\" = \"648\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 648 " "Parameter \"NUMWORDS_B\" = \"648\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882443 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9n1 " "Found entity 1: altsyncram_r9n1" {  } { { "db/altsyncram_r9n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_r9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_h_poly_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_h_poly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_h_poly_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_h_poly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exerion.ram0_ascal_85cca053.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exerion.ram0_ascal_85cca053.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882503 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsm1 " "Found entity 1: altsyncram_qsm1" {  } { { "db/altsyncram_qsm1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_qsm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_v_poly_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_v_poly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_v_poly_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_v_poly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exerion.ram1_ascal_85cca053.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exerion.ram1_ascal_85cca053.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjn1 " "Found entity 1: altsyncram_fjn1" {  } { { "db/altsyncram_fjn1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_fjn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_out:vga_scaler_out\|altshift_taps:din1_rtl_0 " "Elaborated megafunction instantiation \"vga_out:vga_scaler_out\|altshift_taps:din1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_out:vga_scaler_out\|altshift_taps:din1_rtl_0 " "Instantiated megafunction \"vga_out:vga_scaler_out\|altshift_taps:din1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_guu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_guu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_guu " "Found entity 1: shift_taps_guu" {  } { { "db/shift_taps_guu.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/shift_taps_guu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2r91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2r91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2r91 " "Found entity 1: altsyncram_2r91" {  } { { "db/altsyncram_2r91.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_2r91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|hiscore:hi\|dpram_hs:enddata_table\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|hiscore:hi\|dpram_hs:enddata_table\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|hiscore:hi\|dpram_hs:enddata_table\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|hiscore:hi\|dpram_hs:enddata_table\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70n1 " "Found entity 1: altsyncram_70n1" {  } { { "db/altsyncram_70n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_70n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|hiscore:hi\|dpram_hs:length_table\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|hiscore:hi\|dpram_hs:length_table\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|hiscore:hi\|dpram_hs:length_table\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|hiscore:hi\|dpram_hs:length_table\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53n1 " "Found entity 1: altsyncram_53n1" {  } { { "db/altsyncram_53n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_53n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|hiscore:hi\|dpram_hs:address_table\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|hiscore:hi\|dpram_hs:address_table\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048882952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|hiscore:hi\|dpram_hs:address_table\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|hiscore:hi\|dpram_hs:address_table\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048882952 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048882952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33n1 " "Found entity 1: altsyncram_33n1" {  } { { "db/altsyncram_33n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_33n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048882993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048882993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:vga_osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:vga_osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:vga_osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:vga_osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883001 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96k1 " "Found entity 1: altsyncram_96k1" {  } { { "db/altsyncram_96k1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_96k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shadowmask:HDMI_shadowmask\|altshift_taps:vid_rtl_0 " "Elaborated megafunction instantiation \"shadowmask:HDMI_shadowmask\|altshift_taps:vid_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shadowmask:HDMI_shadowmask\|altshift_taps:vid_rtl_0 " "Instantiated megafunction \"shadowmask:HDMI_shadowmask\|altshift_taps:vid_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_muu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_muu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_muu " "Found entity 1: shift_taps_muu" {  } { { "db/shift_taps_muu.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/shift_taps_muu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr91 " "Found entity 1: altsyncram_gr91" {  } { { "db/altsyncram_gr91.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_gr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|scandoubler:sd\|Hq2x:Hq2x\|hq2x_in:hq2x_in\|hq2x_buf:buf1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 324 " "Parameter \"NUMWORDS_A\" = \"324\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 324 " "Parameter \"NUMWORDS_B\" = \"324\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76n1 " "Found entity 1: altsyncram_76n1" {  } { { "db/altsyncram_76n1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_76n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0 " "Instantiated megafunction \"emu:emu\|arcade_video:arcade_video\|video_mixer:video_mixer\|gamma_corr:gamma\|altsyncram:gamma_curve_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 768 " "Parameter \"NUMWORDS_A\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 768 " "Parameter \"NUMWORDS_B\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883411 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9j1 " "Found entity 1: altsyncram_p9j1" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_p9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_dpram_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_dpram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_dpram_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_dpram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q1k1 " "Found entity 1: altsyncram_q1k1" {  } { { "db/altsyncram_q1k1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_q1k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:pal1_mem_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:pal1_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:pal1_mem_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:pal1_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9j1 " "Found entity 1: altsyncram_q9j1" {  } { { "db/altsyncram_q9j1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_q9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_dpram_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_dpram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_dpram_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_dpram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883632 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79j1 " "Found entity 1: altsyncram_79j1" {  } { { "db/altsyncram_79j1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_79j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048883705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"emu:emu\|hps_io:hps_io\|confstr_rom:confstr_rom\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EXERION.sys_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"EXERION.sys_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668048883705 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668048883705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4r51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4r51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4r51 " "Found entity 1: altsyncram_4r51" {  } { { "db/altsyncram_4r51.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_4r51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668048883748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048883748 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668048884225 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0\|altsyncram_rbd1:auto_generated\|ram_block1a2 " "Synthesized away node \"emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0\|altsyncram_rbd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_rbd1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_rbd1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 413 0 0 } } { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 485 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1645 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048884472 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_4KJ:U4KJ|altsyncram:rom_rtl_0|altsyncram_rbd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0\|altsyncram_rbd1:auto_generated\|ram_block1a3 " "Synthesized away node \"emu:emu\|exerion_fpga:excore\|prom6301_4KJ:U4KJ\|altsyncram:rom_rtl_0\|altsyncram_rbd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_rbd1.tdf" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/db/altsyncram_rbd1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 413 0 0 } } { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 485 0 0 } } { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 1645 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048884472 "|sys_top|emu:emu|exerion_fpga:excore|prom6301_4KJ:U4KJ|altsyncram:rom_rtl_0|altsyncram_rbd1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668048884472 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668048884472 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 7 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1668048884851 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jt49-master/hdl/jt49_div.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 3 1668048887043 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 3 1668048887043 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "emu:emu\|exerion_fpga:excore\|U9F_A_q~0 emu:emu\|exerion_fpga:excore\|U9F_A_q~synth emu:emu\|exerion_fpga:excore\|U9F_A_q~synth " "Register \"emu:emu\|exerion_fpga:excore\|U9F_A_q~0\" is converted into an equivalent circuit using register \"emu:emu\|exerion_fpga:excore\|U9F_A_q~synth\" and latch \"emu:emu\|exerion_fpga:excore\|U9F_A_q~synth\"" {  } { { "rtl/excore.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/excore.v" 829 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 7 1668048887049 "|sys_top|emu:emu|exerion_fpga:excore|U9F_A_q~0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 7 1668048887049 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "emu:emu\|SD_CS emu:emu\|SD_CS " "Converted the fanout from the open-drain buffer \"emu:emu\|SD_CS\" to the node \"emu:emu\|SD_CS\" into a wire" {  } { { "exerion_alpha.sv" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/exerion_alpha.sv" 109 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 9 1668048887057 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 9 1668048887057 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "hdmi_config:hdmi_config\|i2c:i2c_av\|I2C_SCL hdmi_scl_en " "Converted the fanout from the open-drain buffer \"hdmi_config:hdmi_config\|i2c:i2c_av\|I2C_SCL\" to the node \"hdmi_scl_en\" into a wire" {  } { { "sys/i2c.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/i2c.v" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 9 1668048887060 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 9 1668048887060 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDIO_DAT\[0\] " "bidirectional pin \"SDIO_DAT\[0\]\" has no driver" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 8 1668048890214 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 8 1668048890214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1153 " "1153 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668048945639 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[0\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[0\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[1\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[1\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[2\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[2\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[3\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[3\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[4\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[4\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[5\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[5\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[6\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[6\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[6\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_data_out\[7\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_data_out\[7\]\"" {  } { { "rtl/hiscore.v" "hiscore_data_out\[7\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 225 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[0\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[0\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[1\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[1\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[2\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[2\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[3\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[3\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[4\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[4\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[5\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[5\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[6\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[6\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[6\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|hiscore_buffer_out\[7\] " "Logic cell \"emu:emu\|hiscore:hi\|hiscore_buffer_out\[7\]\"" {  } { { "rtl/hiscore.v" "hiscore_buffer_out\[7\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 227 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[0\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[0\]\"" {  } { { "rtl/hiscore.v" "start_val\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[1\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[1\]\"" {  } { { "rtl/hiscore.v" "start_val\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[6\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[6\]\"" {  } { { "rtl/hiscore.v" "start_val\[6\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[7\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[7\]\"" {  } { { "rtl/hiscore.v" "start_val\[7\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[3\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[3\]\"" {  } { { "rtl/hiscore.v" "start_val\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[5\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[5\]\"" {  } { { "rtl/hiscore.v" "start_val\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[2\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[2\]\"" {  } { { "rtl/hiscore.v" "start_val\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|start_val\[4\] " "Logic cell \"emu:emu\|hiscore:hi\|start_val\[4\]\"" {  } { { "rtl/hiscore.v" "start_val\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 222 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[3\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[3\]\"" {  } { { "rtl/hiscore.v" "end_val\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[4\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[4\]\"" {  } { { "rtl/hiscore.v" "end_val\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[6\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[6\]\"" {  } { { "rtl/hiscore.v" "end_val\[6\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[7\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[7\]\"" {  } { { "rtl/hiscore.v" "end_val\[7\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[0\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[0\]\"" {  } { { "rtl/hiscore.v" "end_val\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[1\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[1\]\"" {  } { { "rtl/hiscore.v" "end_val\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[2\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[2\]\"" {  } { { "rtl/hiscore.v" "end_val\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|end_val\[5\] " "Logic cell \"emu:emu\|hiscore:hi\|end_val\[5\]\"" {  } { { "rtl/hiscore.v" "end_val\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[7\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[7\]\"" {  } { { "rtl/hiscore.v" "addr_base\[7\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[10\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[10\]\"" {  } { { "rtl/hiscore.v" "addr_base\[10\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[5\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[5\]\"" {  } { { "rtl/hiscore.v" "addr_base\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[6\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[6\]\"" {  } { { "rtl/hiscore.v" "addr_base\[6\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[8\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[8\]\"" {  } { { "rtl/hiscore.v" "addr_base\[8\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[9\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[9\]\"" {  } { { "rtl/hiscore.v" "addr_base\[9\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[4\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[4\]\"" {  } { { "rtl/hiscore.v" "addr_base\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[2\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[2\]\"" {  } { { "rtl/hiscore.v" "addr_base\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[3\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[3\]\"" {  } { { "rtl/hiscore.v" "addr_base\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[0\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[0\]\"" {  } { { "rtl/hiscore.v" "addr_base\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[1\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[1\]\"" {  } { { "rtl/hiscore.v" "addr_base\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[22\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[22\]\"" {  } { { "rtl/hiscore.v" "addr_base\[22\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[20\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[20\]\"" {  } { { "rtl/hiscore.v" "addr_base\[20\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[21\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[21\]\"" {  } { { "rtl/hiscore.v" "addr_base\[21\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[11\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[11\]\"" {  } { { "rtl/hiscore.v" "addr_base\[11\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[12\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[12\]\"" {  } { { "rtl/hiscore.v" "addr_base\[12\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[14\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[14\]\"" {  } { { "rtl/hiscore.v" "addr_base\[14\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[15\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[15\]\"" {  } { { "rtl/hiscore.v" "addr_base\[15\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[19\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[19\]\"" {  } { { "rtl/hiscore.v" "addr_base\[19\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[23\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[23\]\"" {  } { { "rtl/hiscore.v" "addr_base\[23\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[17\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[17\]\"" {  } { { "rtl/hiscore.v" "addr_base\[17\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[18\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[18\]\"" {  } { { "rtl/hiscore.v" "addr_base\[18\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[13\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[13\]\"" {  } { { "rtl/hiscore.v" "addr_base\[13\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|addr_base\[16\] " "Logic cell \"emu:emu\|hiscore:hi\|addr_base\[16\]\"" {  } { { "rtl/hiscore.v" "addr_base\[16\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/pll_cfg/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|config_upload_addr\[5\] " "Logic cell \"emu:emu\|hiscore:hi\|config_upload_addr\[5\]\"" {  } { { "rtl/hiscore.v" "config_upload_addr\[5\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|config_upload_addr\[0\] " "Logic cell \"emu:emu\|hiscore:hi\|config_upload_addr\[0\]\"" {  } { { "rtl/hiscore.v" "config_upload_addr\[0\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|config_upload_addr\[1\] " "Logic cell \"emu:emu\|hiscore:hi\|config_upload_addr\[1\]\"" {  } { { "rtl/hiscore.v" "config_upload_addr\[1\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|config_upload_addr\[2\] " "Logic cell \"emu:emu\|hiscore:hi\|config_upload_addr\[2\]\"" {  } { { "rtl/hiscore.v" "config_upload_addr\[2\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|config_upload_addr\[3\] " "Logic cell \"emu:emu\|hiscore:hi\|config_upload_addr\[3\]\"" {  } { { "rtl/hiscore.v" "config_upload_addr\[3\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|hiscore:hi\|config_upload_addr\[4\] " "Logic cell \"emu:emu\|hiscore:hi\|config_upload_addr\[4\]\"" {  } { { "rtl/hiscore.v" "config_upload_addr\[4\]" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/rtl/hiscore.v" 243 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_eg:u_env\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_eg:u_env\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_eg.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_eg.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_eg:u_env\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_eg:u_env\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_eg.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_eg.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chA\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chA\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_noise.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_noise.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chB\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chB\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chC\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_chC\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_chA\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_chA\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_noise:u_ng\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_noise:u_ng\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_noise.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_noise.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_chB\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_chB\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_chC\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_chC\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_envdiv\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_div:u_envdiv\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_envdiv\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_div:u_envdiv\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\|jt49_div:u_div\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12F\|jt49:u_jt49\|jt49_noise:u_ng\|jt49_div:u_div\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""} { "Info" "ISCL_SCL_CELL_NAME" "emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_noise:u_ng\|jt49_div:u_div\|cen~buf0 " "Logic cell \"emu:emu\|exerion_fpga:excore\|jt49_bus:AY_12V\|jt49:u_jt49\|jt49_noise:u_ng\|jt49_div:u_div\|cen~buf0\"" {  } { { "jt49-master/hdl/jt49_div.v" "cen~buf0" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/jt49-master/hdl/jt49_div.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048945809 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1668048945809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/output_files/Exerion.map.smsg " "Generated suppressed messages file C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/output_files/Exerion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048946838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "35 1 6 0 0 " "Adding 35 node(s), including 1 DDIO, 6 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668048948989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668048948989 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668048950165 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668048950165 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668048950172 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668048950172 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668048950189 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668048950189 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668048950284 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668048950284 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll_bg\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668048950300 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668048950300 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668048950313 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668048950313 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_SPI_MISO " "No output dependent on input pin \"SD_SPI_MISO\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048951585 "|sys_top|SD_SPI_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048951585 "|sys_top|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "C:/Users/Anton Gale/Documents/GitHub/EXERION/fpga/sys/sys_top.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668048951585 "|sys_top|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668048951585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36100 " "Implemented 36100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668048951672 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668048951672 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668048951672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34932 " "Implemented 34932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668048951672 ""} { "Info" "ICUT_CUT_TM_RAMS" "971 " "Implemented 971 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668048951672 ""} { "Info" "ICUT_CUT_TM_PLLS" "6 " "Implemented 6 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1668048951672 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1668048951672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668048951672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5592 " "Peak virtual memory: 5592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668048951820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 20:55:51 2022 " "Processing ended: Wed Nov 09 20:55:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668048951820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:03 " "Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668048951820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668048951820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668048951820 ""}
