<TITLE>
SCOM Register List
</TITLE>
<HTML>
<STYLE type="text/css">
table.scomtable { border-width: 5px 5px 5px 5px;
                  border-spacing: 2px 2px 2px 2px;
                  border-style: outset outset outset outset;
                  border-color: black black black black;
                  table-width: 900;
                  border-collapse: collapse; }
table.scomtable th { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
table.scomtable td { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
</STYLE>
<BODY>
<A NAME="top"></A>
<TABLE border-width: 0 0 0 0>
<TD bgcolor=#FFFFFF> created Mon Jun 13 18:56:28 2022
</TD></TABLE><BR>
<strong>A listing of all addresses on this page is found <A HREF="#listing">here<A>

<BR><BR>
<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME LFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000000"</A>00000001C0000000 (PPE)<BR>
<A NAME="00000001C0000010"</A>00000001C0000010 (PPE1)<BR>
<A NAME="00000001C0000020"</A>00000001C0000020 (PPE2)<BR>
<A NAME="00000000200E0000"</A>00000000200E0000 (SCOM)<BR>
<A NAME="00000000200E0001"</A>00000000200E0001 (SCOM1)<BR>
<A NAME="00000000200E0002"</A>00000000200E0002 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_LFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QME Local Fault Isolation Register <BR>Note: does not support WO_CLEAR addresses <BR>ERRATA: this register does not support 4B writes <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.LOCAL_FIR.FIR.FIR.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE1</small></TH><TH><small>PPE2</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PPE_HALT_ERROR: PPE halted due to an error, which is an OR the 4 signals captured in ERR(0:3). This indication is intended to be reported to the OCC complex as an <BR>error interrupt, by setting the LFIR Action to "11". <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_DEBUG_TRIGGER: PPE asserted debug trigger. Connected to PPEDBG[FIR_TRIGGER]. May be used by QME hcode to indicate an error to PRD or to induce a checkstop for <BR>debug. No currently planned usage. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SPARE_TRIGGER: Used for TBD testing or workarounds <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PPE_WATCHDOG: PPE asserted a watchdog timeout condition. <BR>Likely masked, for debug information only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_LOCAL_PCB_TIMEOUT: QME hardware detected its own timeout on the PCB Slave interface and forced a return code of 0x7. Note: uses the Watchdog TSEL minus 2 bits (watchdog <BR>timer divided by 4). This local timeout mechanism is disabled if the WATCHDOG_TSEL is 0x1 or 0x0. <BR>Likely masked (for FFDC) and detected by QME Hcode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_FABRIC_ERROR: Either the Block Copy Engine or QME PPE direct access received an error from the Fabric. A BCE error also causes an interrupt to the QME PPE, if it <BR>is running. Direct accesses by QME will experience a PPE machine check. <BR>Note: PBCR[FREEZE_ON_CRESP_ERR] determines if all future QME memory access and BCE operations will hang in response to the fabric error, for debug. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SRAM_UE: SRAM Uncorrectable Error. <BR>QME will get a MCHK; the RS4 or Block Copy Engine will go to Error State. <BR>Note that SRAM scrub is disabled in CSCR when a UE is detected so must be re-enabled if firmware chooses to attempt recovery. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SRAM_CE: SRAM Correctable Error. QME received corrected data, but SRAM content is bad until next scrub to that line. (Should be masked in the product; <BR>unmasked and marked as a recoverable error in manufacturing test). <BR>PRD should monitor this and threshold (same as P9) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_RESCLK_ARRAY_PARITY_ERR: Resonant Clock Table array Parity Error. <BR>Prevents bad data from being sent to resonant clock circuits. When this occurs, any pending Pstate Change auto-ack does not occur and the resclk <BR>state machine freezes for the core reading the array at the time and sets ERR[RESLK_FREEZE]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PCB_INTERRUPT_PROTOCOL_ERR: Hcode wrote the PIG to request a PCB interrupt before its previously requested interrupt had been completed (meaning PIG[PENDING_SOURCE(0)] = 1 OR <BR>(PIG[INTR_GRANTED] AND [GRANTED_SOURCE]) = "001". <BR>DD2: When scanonly CHSW543045_pig_reset=0, PENDING_SOURCE will keep its value when INTR_GRANTED is asserted, and PENDING_SOURCE will be cleared when <BR>the interrupt is acked.. Setting CHSW543045_pig_reset=1 reverts to DD1 behavior, which clears PENDING_SOURCE when the interrupt is granted <BR>arbitration to be presented to the PCB Network <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SRAM_SCRUB_ERR: Scrub timer tick occurred when scrub is still pending (hardware defect or severe configuration error). Unless the FIT timer is set to smaller than 16 <BR>cycles, this should never happen on healthy hardware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_CTFS_ERR: Refer to ERR bits of the same name to see which Core instance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_CPMS_ERR: Refer to ERR bits of the same name to see which Core instance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PGPE_HEARTBEAT_LOST: PGPE Heartbeat Lost indication from a hardware deadman timer controlled by QHB. Intended to be reported as an interrupt to QME via action 10. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_BCE_TIMEOUT: Notification that BCE has not made forward progress in the time period corresponding to two scrub timer pulses (regardless of scrub enable). The BCE <BR>remains active. This hardware function prevents hcode requiring a timeout check using the FIT timer. <BR>Note that BCE timer pulse is 4x faster than TSEL[WATCHDOG_SEL]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_RESCLK_PROTOCOL_ERR: Resclk TARGET_PSTATE Change Protocol Error. PGPE code bug. <BR>Code attempted to write RCPTR when PSTATE_CHANGE_PENDING=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PCB_RESET_WHEN_ACTIVE: Unexpected PCB Network or Endpoint Reset occurred when QME was not halted, had an active request to the PCB Slave, or on DD2 the QME saw a reset <BR>without a PCB quiesce This should never occur during runtime (for lab debug use only) and MAY result in loss of a PCB interrupt to the OCC or cause an <BR>outstanding SCOM to the EQ to fail. See QERR to determine which type of PCB reset occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SPECIAL_WKUP_PROTOCOL_ERR: Firmware cleared their Special Wakeup request in SPWU_{OTR|FSP|OCC|HYP}[ SPECIAL_WKUP_REQ] before the SPECIAL_WKUP_DONE was set. <BR>This violates our agreed upon protocol and potentially confuses the Hcode managing the state of the Quad (Cache and Core) Chiplets. <BR>Refer to ERR bits of the same name to see which Core instance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SPECIAL_WKUP_DONE_WINDOW: Indicates a window condition occurred where one firmware component set a new special wakeup right after a different firmware component cleared the <BR>previous one. In other words, this indication fires when SPWU_{OTR|FSP|OCC|HYP}[SPECIAL_WKUP_REQ] rises when SPC_WKUP_DONE is already set. <BR>This is not an actual error but can be used for special wakeup testing coverage analysis. Refer to ERR bits of the same name to see which Core <BR>instance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_DISABLED_INTR: Any of the Core External Interrupt wakeup sources (os, hyp, msgsnd, msgsndu) are present but disabled by the threads PECE (or UDEE) when it is in Stop <BR>state. For lab use only to notify firmware that a PECE-masked (or UDEE-masked) interrupt is being sent without a core enabled to receive it. <BR>Refer to ERR bits of the same name to see which Core instance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_DECONFIGURED_INTR: Any of the Core External Interrupts (os, hyp, msgsnd, msgsndu) are present but the chiplet is deconfigured (based on the partial good region enable <BR>input reflected in RCSCR.CORE_PARTIAL_GOOD). <BR>Refer to ERR bits of the same name to see which Core instance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_MIXED_LPAR_ERROR: DD1: Reserved (formerly RS4_TIMEOUT) <BR>DD2: QMCR[MIXED_LPAR_MODE_DISABLE]==0 and SCSR[SINGLE_LPAR_MODE] was set to a different value for core a fused core. This is necessary due to a P10 <BR>limitation in the XIVE logic. <BR>In other words, NOT QMCR[MIXED_LPAR_MODE_DISABLE] AND ((SCSR0[SINGLE_LPAR_MODE] XOR SCSR1[SINGLE_LPAR_MODE]) OR (SCSR2[SINGLE_LPAR_MODE] XOR <BR>SCSR3[SINGLE_LPAR_MODE])). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_DATA_HANG: Data hang was detected in the powerbus logic, caused by a powerbus read command waiting for data that is lost. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_WRITE_PROTECT_FAIL: The PPE tried to write a protected address as defined by the SWPR[n] register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_DTC_ERROR: DTC Sequencer read a UE from SRAM, causing it to abort its current sequence and disable itself in QMCR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_CE: Correctable error detected on incoming data for a PowerBus read. <BR>Note: This should be configured as a recoverable indication ACTION. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_UE: UE Detected on incoming data for a PowerBus read. <BR>Note: This bit and the next 3 bits should be configured as a QME interrupt ACTION. Note that if these errors occur on a PPE powerbus memory access, a <BR>MCHK will occur to the QME PPE and the Machine Check handler will need to clear the EISR[LFIR_INDICTION] to avoid taking a secondary external <BR>interrupt. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_SUE: SUE Detected on incoming data for a PowerBus read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_INVALID_TOPOTABLE_ENTRY: A Powerbus Request address has hit an invalid entry in the TOPOLOGY XLATE TABLE [PBTXTR] REGISTER. This is an unrecoverable error indicating the <BR>PBTXTR was not setup correctly and powerbus commands can not be sent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_TAG_PERR: Parity error detected on a powerbus tag. Includes combined response ATAG/TTAG parity error as well as a data transaction RTAG parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PIG_PROTOCOL_ERR: Code attempted to write the PIG register when the previous request was still pending i.e. PIG.PENDING_SOURCE(0)=1. <BR>This bit covers a subset of the errors bit 9 - pcb_interrupt_protocol_err - covers and should be masked. <BR>Note: This is a potential spare LFIR bit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_LOCAL_ACCESS_ERR: Set based on the OR of three ERR[LOCAL_ACCESS_*_ERR] bits. <BR>Provided to speed up Hcode & Firmware debug. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_SSA_CE: CE detected on a read to the SSA located in the QME powerbus routing logic. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_PB_SSA_UE: UE detected on a read to the SSA located in the QME powerbus routing logic. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_RESCLK_CCFG_PAR_ERR: DD1: SPARE <BR>DD2: A parity error was detected in one of the CCFG latches present in the Resonant Clock stepper logic in the QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIR_SPARE1: Implemented but not used. Input tied to 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME LFIR Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000040"</A>00000001C0000040 (PPE)<BR>
<A NAME="00000001C0000050"</A>00000001C0000050 (PPE1)<BR>
<A NAME="00000001C0000060"</A>00000001C0000060 (PPE2)<BR>
<A NAME="00000000200E0004"</A>00000000200E0004 (SCOM)<BR>
<A NAME="00000000200E0005"</A>00000000200E0005 (SCOM1)<BR>
<A NAME="00000000200E0006"</A>00000000200E0006 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_LFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QME Local Fault Isolation Mask Register <BR>Note: does not support WO_CLEAR addresses <BR>ERRATA: does not support 4B writes <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.LOCAL_FIR.FIR.FIR_MASK.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE1</small></TH><TH><small>PPE2</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIRMASK_FIR_MASK: PPE asserted an error condition <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME LFIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000080"</A>00000001C0000080 (PPE)<BR>
<A NAME="00000000200E0008"</A>00000000200E0008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_LFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QME Local Fault Isolation Action Register <BR>Uses only Action1 of the FIR Component <BR>Note: does not support WO AND/OR/CLR addresses <BR>ERRATA: does not support 4B writes <BR>(Action0, Action1, Mask) = Action Select <BR>(0,0,0) = Checkstop Error level <BR>(0,1,0) = Recoverable Error level <BR>(1,0,0) = Set EISR[LFIR_INDICATION] to interrupt QME and/or stop trace array (pulse on input rising edge) <BR>(1,1,0) = Send PIG Type E Error Packet to interrupt a GPE in the OCC complex (pulse on input rising edge) <BR>(x,x,1) = MASKED <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.LOCAL_FIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIRACT0_FIR_ACTION0: LSB of action select for corresponding bit in FIR (MSB of action select, Action0, not implemented) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME LFIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00000C0"</A>00000001C00000C0 (PPE)<BR>
<A NAME="00000000200E000C"</A>00000000200E000C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_LFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QME Local Fault Isolation Action Register <BR>Uses only Action1 of the FIR Component <BR>Note: does not support WO AND/OR/CLR addresses <BR>ERRATA: does not support 4B writes <BR>(Action0, Action1, Mask) = Action Select <BR>(0,0,0) = Checkstop Error level <BR>(0,1,0) = Recoverable Error level <BR>(1,0,0) = Set EISR[LFIR_INDICATION] to interrupt QME and/or stop trace array (pulse on input rising edge) <BR>(1,1,0) = Send PIG Type E Error Packet to interrupt a GPE in the OCC complex (pulse on input rising edge)(x,x,1) = MASKED <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.LOCAL_FIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_LFIRACT1_FIR_ACTION1: LSB of action select for corresponding bit in FIR (MSB of action select, Action0, not implemented) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Error Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000100"</A>00000001C0000100 (PPE)<BR>
<A NAME="00000000200E0010"</A>00000000200E0010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_ERR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QME error register.  Each individual bit (not field) is sticky when set and is only cleared by a SCOM write to this address.  These bits are informational and any masking is done in the corresponding LFIR bit. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.ERR_Q_0_INST.LATC.L2(0:46) [00000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PPE_INTERNAL_ERROR: PPE asserted an internally detected error condition that caused it to halt. This indication is intended to be reported to the OCC complex as an error <BR>interrupt via LFIR[ppe_halt_error]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PPE_EXTERNAL_ERROR: PPE detected an error condition on an external interface to the Memory Bolt-on that caused it to halt. This indication is intended to be reported to <BR>the OCC complex as an error interrupt via LFIR[ppe_halt_error]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PPE_PROGRESS_ERROR: PPE detected a lack of forward progress that caused it to halt. This indication is intended to be reported to the OCC complex as an error interrupt <BR>via LFIR[ppe_halt_error]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PPE_BREAKPOINT_ERROR: PPE halted either upon a hardware debug or software-requested breakpoint event. This indication is intended to be reported to the OCC complex as an <BR>error interrupt via LFIR[ppe_halt_error]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_RESCLK_FREEZE: The Core Resclk state machine is frozen due to an array parity error as indicated in LFIR[resclk_array_parity_err]. Clearing this bit unfreezes the <BR>state machine, after code manually cleans up the RESCLK control registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_SPECIAL_WKUP_PROTOCOL_ERR: Indicates which Core region saw the Firmware SPWU protocol error. The OR of all 4 indications also sets a single LFIR bit of this same name. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_SPECIAL_WKUP_DONE_WINDOW: Indicates which Core region saw the SPWU stress test indicator. The OR of all 4 indications also sets a single LFIR bit of this same name. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_DISABLED_INTR: Indicates which Core saw an External Interrupt that was disabled in PECE or UDEE so cannot cause wakeup from Stop. The OR of all 4 indications also <BR>sets a single LFIR bit of this same name. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_DECONFIGURED_INTR: Indicates which Core saw an External Interrupt but that region was deconfigured as reflected by RCSCR.CORE_PARTIAL_GOOD. The OR of all 4 indications <BR>also sets a single LFIR bit of this same name. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_CTFS_ERR: Indicates which Core region saw a TFAC Shadow error. The OR of all 4 indications also sets a single LFIR bit of the same name. Refer to the per-Core <BR>TFCSR for the type of error (i.e. runtime, incoming, or state). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_CPMS_ERR: Indicates which Core region saw a CPMS error, as indicated by a CPMS event bus encode of B1. The OR of all 4 indications also sets a single LFIR bit <BR>of the same name. Refer to CPMS CERR register for the type of error (e.g. clk_sync or PFET sequencer) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PCB_ENDPOINT_RESET: Sticky bit set when a PCB endpoint reset occurs and QME was not Halted. Sets PCB_RESET_WHEN_ACTIVE in the LFIR. <BR>If this occurs during a PCB Interrupt handshake, QME hardware will abort the request and the interrupt will be lost. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PCB_NETWORK_RESET: Sticky bit set when a PCB network reset occurs (on DD2: without a PCB Network Quiesce),and QME was not Halted. <BR>Also sets PCB_RESET_WHEN_ACTIVE in the LFIR. <BR>If a PIG was recently sent, it MAY have been lost in the downstream network to OCC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PIG_PENDING_SOURCE_LOST: Snapshot of PENDING_SOURCE when PCB_ENDPOINT_RESET occurs. Can be used to determine what outstanding PCB interrupts were lost at the time. These bits <BR>do not set an LFIR bit directly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PCB_NETWORK_RESET_PCB_REQ: DD1: SPARE <BR>DD2: Sticky bit set when a PCB network reset occurs and the QME had an active request to the PCB Slave. <BR>If QMCR[PCB_RESET_ALL_REQ] is set, a QME request that raised Req_Vld without getting Req_ack is considered valid. <BR>Also sets PCB_RESET_WHEN_ACTIVE in the LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_PCB_NETWORK_RESET_PIG_REQ: DD1: SPARE <BR>DD2: Sticky bit set when a PCB network reset occurs and the QME had an active interrupt (PIG) request to the PCB Slave. <BR>Also sets PCB_RESET_WHEN_ACTIVE in the LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_LOCAL_ACCESS_PROTECT_ERR: To assist in debug. A local register read or write requested by QME Hcode was disallowed either by QMCR[0:4], always by design as reflected in the <BR>register description (PSCRS & PMCRS writes, TTSR and PTSR reads) or a timeout occurred on the local register interface (reads to write-only registers, <BR>writes to read-only registers, or access to an invalid address). <BR>Note: the disallowed access will timeout in the MIB and result in a PPE MCHK. <BR>This bit ORs into LFIR[LOCAL_ACCESS_ERR]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_LOCAL_ACCESS_REGION_ERR: To assist in debug. A local multi-region register read or write was requested by the QME Hcode without any cores selected in the address, although <BR>there are cores marked as partial good. This is typically indicative of a runtime code bug. <BR>Note: the bad access attempt will timeout in the MIB and result in PPE MCHK. <BR>This bit ORs into LFIR[LOCAL_ACCESS_ERR]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_ERR_LOCAL_ACCESS_PARTIAL_ERR: To assist in debug. A local multi-region register read or write was requested by the QME Hcode but no cores are marked as partial good. <BR>This is typically indicative of a boot-time code bug. <BR>Note: the bad access attempt will timeout in the MIB and result in PPE MCHK. <BR>This bit ORs into LFIR[LOCAL_ACCESS_ERR]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME PCB Interrupt Generation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000300"</A>00000001C0000300 (PPE)<BR>
<A NAME="00000000200E0030"</A>00000000200E0030 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing to this register causes a PCB interrupt packet to be sent to the OCC.  If guaranteed delivery of the interrupt is necessary, firmware must not rewrite this register until it it receives credit from the OCC via additional code interlock. Means for credit passing is a firmware design choice as no hardware enforcement is present.  Before writing this register, firmware is responsible for ensuring there is not a previous SCOM source pending by checking that INTR_GRANTED=0 OR (PENDING_SOURCE(0) =0 AND GRANTED_SOURCE !="001"). <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=12><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PIG_Q_1_INST.LATC.L2(1:23) [00000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PIG_REG_INTR_VLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RESCLK_PSTATE_ACK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PIG_PMCR_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.TBD_WOF_NOTIFICATION_1_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.TBD_WOF_NOTIFICATION_2_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PIG_HARDWARE_ERROR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_GRANTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.GRANTED_SOURCE_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QUAD_ID_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.GRANTED_PACKET_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_REQ_INTR_TYPE: PCB Interrupt Request Type (written by Hcode) <BR>Note: writes to this field are ignored if PENDING_SOURCE(0)=1 and sets LFIR[PIG_PROTOCOL_ERR] instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REQ_INTR_PAYLOAD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_PENDING_SOURCE: Bit per interrupt source indicating which are currently waiting for arbitration. Each pending bit is cleared when it is granted (at which time its <BR>corresponding payload is captured in the GRANTED_PACKET as described below). PIG requests that occur while the same type is "granted" set the <BR>corresponding pending bit again. <BR>DD2: When an interrupt is accepted by the PIB arbiter, it will set granted_source and keep the pending_source bit asserted. Both pending_source and <BR>granted_source bits will be cleared when the interrupt is accepted by the PCB Slave. Setting CHSWPIGRESET=1 will revert to DD1 behavior. <BR>1xxxxx: SCOM request from QME (in bits 0:23 of this register) <BR>Note: another SCOM request cannot occur again once one is pending. <BR>x1xxxx: Pstate Ack (from resclk stepper) -- Type 0 where bits 16:23 contain the Pstate Target from RCPTR. This bit is set on fall of <BR>RCPTR[PSTATE_CHANGE_PENDING], if RCMR[AUTO_ACK_ENABLE]=1. <BR>Note: a Type0 request cannot occur again once one is pending. <BR>xx1xxx: PMCR update -- Type 1 where bits 16:23 contain PSREQ[PSTATE_REQ_QUAD]. This bit is set in response to PMCR updates that change the <BR>aforementioned field, if QMCR[AUTO_PMCR_UPDATE]=1. <BR>Note: additional PMCR updates may occur if Type1 is already pending. <BR>xxx1xx: TBD Type6 -- core throttling exceeded threshold levels for WOF <BR>xxxx1x: TBD Type7 -- power proxy exceeded budget thresholds for WOF <BR>xxxxx1: Hardware Error -- Type E in response to a new unmasked LFIR bit being set with Action="11". Designed to communicate the value of <BR>QME.ERR(0:3) on the "first" Type E indication, where 0x0 indicates a non-PPE LFIR indication occurred. When this bit is set, QME.ERR(0:3), indicating <BR>which PPE error occurred, are snapshot and held to provide bits 20:23 of the payload. <BR>Note: TypeE events that occur while this pending is set are ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_INTR_GRANTED: An interrupt request is in process. The value of this bit determines the meaning of the other bits in this register: <BR>0: contains information the most recent interrupt that was sent <BR>1: reflects the interrupt currently being sent <BR>This bit is set when the arbiter issues a grant, to the source reflected in the GRANTED_SOURCE field and drives the PIG request valid to PCBslave. <BR>This bit is cleared when the granted interrupt receives a Receive ACK. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_GRANTED_SOURCE: Interrupt source currently or most recently granted to place an interrupt on the PCB network (encoded). <BR>000: No interrupt has ever been processed. <BR>001: QME PPE request (from PENDING_SOURCE bit0) <BR>010: Resclk Pstate Ack (from PENDING_SOURCE bit1) <BR>011: PMCR Update Notify (from PENDING_SOURCE bit2) <BR>100: TBD Droop Throttle Threshold Notify (from PENDING_SOURCE bit3) <BR>101: TBD Power Proxy Threshold Notify (from PENDING_SOURCE bit4) <BR>110: RESERVED <BR>111: QME Hardware Error Notification (Maps to PENDING_SOURCE bit5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_QUAD_ID: Number of this Quad instance, tied to the same value feeding the QME PIR from macro pins. Latched to make figtree happy for SIMICS auto generation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_GRANTED_PACKET: Granted Interrupt packet content. This field is only updated on rising edge of INTR_GRANTED to snapshot the corresponding data for that Type. If <BR>INTR_GRANTED is 1, this field contains the payload for the interrupt currently being sent; otherwise contains the interrupt most recently sent. (for <BR>debug) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME PCB Slave Interface Data</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000340"</A>00000001C0000340 (PPE)<BR>
<A NAME="00000000200E0034"</A>00000000200E0034 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PCBSID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the QME hardware PCB Slave Interface Data for debug <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCB_REQ_VLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCBSLV_PCB_REQ_MCAST_MERGING_SCHEME_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCB_RSP_ACK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCBSLV_PCB_REQ_RD_NOT_WR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCBSLV_PCB_REQ_P_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCBSLV_PCB_REQ_LOCAL_ADDR_P_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCBSLV_PCB_REQ_PORT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCBSLV_PCB_REQ_LOCAL_ADDR_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_VLD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_MERGING_SCHEME</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_RSP_ACK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_RD_NOT_WR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_P</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_LOCAL_ADDR_P</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_PORT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_LOCAL_ADDR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME PCB Slave Interface Info</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000380"</A>00000001C0000380 (PPE)<BR>
<A NAME="00000000200E0038"</A>00000000200E0038 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PCBSII</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the QME hardware PCB Slave Interface Info for debug <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCBSLV_QME_DBG_PCB_MASTER_INTERFACE_RSP_INFO(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QUAD_ID(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_REQ_ACK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_RSP_P</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_RSP_VLD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_RSP_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD_ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME PCB Queue Buffer Info</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00003C0"</A>00000001C00003C0 (PPE)<BR>
<A NAME="00000000200E003C"</A>00000000200E003C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PCBQBI</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the QME Memory Bolt-ons PCB Queue Buffer Info for debug <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCB_QUEUE_ENTRY_0_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCB_QUEUE_ENTRY_0_Q_0_INST.LATC.L2(90:92) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCB_QUEUE_ENTRY_0_Q_0_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_PCBIF.PCB_QUEUE_ENTRY_0_Q_0_INST.LATC.L2(6:25) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PCBQBI_QUEUE_ENTRY_VALID: When set to 1, indicates that queue entry has an ongoing or pending transaction <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PCBQBI_QUEUE_MERGING_SCHEME: Merging Scheme to use on read data. Note the special encode for unicast operations. Same definition as in PCBSID. <BR>Note: The PCB Queue logic converts the PIB style address of MC and MC_TYPE to the merging scheme encode before latching in the queue. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PCBQBI_QUEUE_R_NW: Current or previous queued transaction , Read if 1 and write if 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PCBQBI_QUEUE_PORT: Current or previous queued transaction endpoint, Corresponds to Bits 12:15 of the data request address sent by QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PCBQBI_QUEUE_ADDR: Current or previous queued transaction address, Corresponds to Bits 16:31 of the data request address sent by QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Powerbus Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000440"</A>00000001C0000440 (PPE)<BR>
<A NAME="00000001C0000460"</A>00000001C0000460 (PPE2)<BR>
<A NAME="00000001C0000470"</A>00000001C0000470 (PPE1)<BR>
<A NAME="00000000200E0044"</A>00000000200E0044 (SCOM)<BR>
<A NAME="00000000200E0046"</A>00000000200E0046 (SCOM2)<BR>
<A NAME="00000000200E0047"</A>00000000200E0047 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PBCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QME Powerbus Configuration Register contains settings that apply to all QME hardware uses (PPE, BCE, and Debug trace "HTM") of the Powerbus, unless otherwise noted (specifically TTYPE). <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PBCR_Q_0_INST.LATC.L2(0:24) [0000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INVALIDATE_PB_CACHE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_LN_RD: Disable Local scope for Reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_NN_RN_RD: Disable Near Node & Remote Node scope Reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_GROUP_RD: Disable Group scope for Reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_VG_RD: Disable Vg system scope for Reads <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_LN_WR: Disable Local scope for Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_NN_RN_WR: Disable Near Node & Remote Node scope Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_GROUP_WR: Disable Group scope for Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_VG_WR: Disable Vg system scope for Writes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_SKIP_GROUP_SCOPE: Skip Group Scope. NOTE: Does not disable the use of group. <BR>0 - Progress from nodal scope to group followed when cresp indicates <BR>1 - when scope of a command is nodal and cresp indicates a scope increase, the scope progression skips group and goes to Vg scope <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_USE_DMA_PR_W: 0 - Use pr_dma_inj as a default. When directed by the combined <BR>response (rty_dma_w) retry the operation using <BR>dma_pr_w (Ack_BK group command). <BR>1 - Use dma_pr_w (Ack_BK group command) as a default. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_FREEZE_ON_CRESP_ERR: Used as debug aid, state machine freezes on addr_err Cresp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_TYPE: Specifies the access mode (PowerBus TTYPE) for direct writes only from QME PPE itself into main memory. <BR>000 - Default mode <BR>(standard 8-byte coherent "partial-DMA" write) <BR>001 - Atomic ADD <BR>010 - Atomic AND <BR>011 - Atomic OR <BR>100 - Atomic XOR <BR>101, 110, 111 - Illegal <BR>This field is ignored for reads, but must specify a valid value for write <BR>transfers. Note: The BCE TTYPE comes from BCECSR instead, and the Debug Trace "HTM" TTYPE is hardcoded and does not use this field. <BR>Programming note: When in imprecise mode, PPE must issue a sync instruction before changing this field. This will force any outstanding Powerbus <BR>traffic to complete, and will prevent retried commands from picking up the new ttype. PPE must also issue a sync after the register operation to <BR>change the ttype before starting another Powerbus write. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_HANG_POLL_MAX_CNT: Controls the number of rpt_hang.poll ttype commands that will be snooped before advancing the powerbus hang poll state machine. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_HANG_DATA_MAX_CNT: Controls the number of rpt_hang.data ttype commands that will be snooped before advancing the powerbus hang data state machine. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_DISABLE_PB_CACHE: When set, disables the Powerbus logic that stores a full cacheline of data after a read is completed. This allows subsequent reads to the the same <BR>cacheline address to complete without a powerbus read operation. Note: PB cacheline is shared by PPE and BCE. Setting this bit also invalidates the <BR>PB cacheline. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PBCR_INVALIDATE_PB_CACHE: Pulse to invalidate the current cached address on the Powerbus caching logic. DD1 ERRATA (defect HW517323) - Local register WCLEAR inadvertently sets <BR>this bit if set in the data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME PPE Base Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000500"</A>00000001C0000500 (PPE)<BR>
<A NAME="00000000200E0050"</A>00000000200E0050 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PPEBAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The is BAR register defines an 2 - 128 MB aperture into main memory for use by the QME PPE engine direct-memory access for QME addresses whose top nibble are 0x8.   If the mapping is disabled, or the address from the QME is outside of mapping size,  the powerbus logic should return an address error, which will cause a DSI in the QME. <BR>For P10 the scopes are determined by the PowerBus topology id and mode <BR>ERRATA: does not support 4B writes <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PPEBAR_Q_8_INST.LATC.L2(8:31) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PPEBAR_Q_32_INST.LATC.L2(32:43) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PPEBAR_Q_32_INST.LATC.L2(44:46) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEBAR_BASE: Specifies bits 8:43 of the PowerBus base address of the mapping. If this mapping is enabled (PPEBAR[SIZE] not 0), the base address is required to be <BR>aligned such that the PPEBAR[SIZE] - 1 low-order bits of the field are 0. <BR>The resultant PowerBus address from a QME access should be <BR>BASE + (QME_Address % SIZE) <BR>and either 32 byte aligned for a read, or 8 byte aligned for a write. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEBAR_SIZE: Specifies the size of the mapping: <BR>0 = Mapping disabled <BR>1 = 2 MB <BR>2 = 4 MB <BR>3 = 8 MB <BR>4 = 16 MB <BR>5 = 32 MB <BR>6 = 64 MB <BR>7 = 128 MB <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Block Copy Engine Base Address Register0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000600"</A>00000001C0000600 (PPE)<BR>
<A NAME="00000000200E0060"</A>00000000200E0060 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_BCEBAR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The two BCEBAR registers each defines a 2 - 128 MB aperture into main memory for use by the QME block copy engine (BCE). <BR>For P10 the scopes are determined by the PowerBus topology id and mode <BR>ERRATA: does not support 4B writes <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCE0_BASE_Q_8_INST.LATC.L2(8:43) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCE0_SIZE_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCEBAR0_BASE: Specifies bits 8:43 of the PowerBus base address of the mapping. If this mapping is enabled (BCEBAR[SIZE] not 0), the base address is required to be <BR>aligned such that the BCEBAR[SIZE] - 1 low-order bits of the field are 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCEBAR0_SIZE: Specifies the size of the mapping: <BR>0 = Mapping disabled <BR>1 = 2 MB <BR>2 = 4 MB <BR>3 = 8 MB <BR>4 = 16 MB <BR>5 = 32 MB <BR>6 = 64 MB <BR>7 = 128 MB <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Block Copy Engine Base Address Register1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000640"</A>00000001C0000640 (PPE)<BR>
<A NAME="00000000200E0064"</A>00000000200E0064 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_BCEBAR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The two BCEBAR registers each defines a 2 - 128 MB aperture into main memory for use by the QME block copy engine (BCE). <BR>For P10 the scopes are determined by the PowerBus topology id and mode <BR>ERRATA: does not support 4B writes <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCE1_BASE_Q_8_INST.LATC.L2(8:43) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCE1_SIZE_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCEBAR1_BASE: Specifies bits 8:43 of the PowerBus base address of the mapping. If this mapping is enabled (BCEBAR[SIZE] not 0), the base address is required to be <BR>aligned such that the BCEBAR[SIZE] - 1 low-order bits of the field are 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCEBAR1_SIZE: Specifies the size of the mapping: <BR>0 = Mapping disabled <BR>1 = 2 MB <BR>2 = 4 MB <BR>3 = 8 MB <BR>4 = 16 MB <BR>5 = 32 MB <BR>6 = 64 MB <BR>7 = 128 MB <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME SCOM BCE Control & Status Register (BCECSR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000680"</A>00000001C0000680 (PPE)<BR>
<A NAME="00000000200E0068"</A>00000000200E0068 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_BCECSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The BCECSR controls the operation of the QME block copy engine (BCE). For the complete operational description of the QME BCE, please refer to the written documentation.  During normal operation, the QME is control of the BCE via local register access.   Writes to this register are controlled by QMCR[PMCR_OVERRIDE_EN]. Writes that attempt to set more than one of bits 1:3 will result in a timeout. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=13><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_BUSY_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_ERROR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_START_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_STOP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_RNW_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_BARSEL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_PRIORITY_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_INJECTERR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_TYPE_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_NUMBLOCKS_Q_0_INST.LATC.L2(0:10) [00000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_SBASE_Q_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_BCE.BCECSR_MBASE_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_BUSY: This field reads as 1 whenever the BCE is busy processing a transfer. This status bit is also routed to the QME External Interrupt controller. It is <BR>an error to attempt to issue another "start" command to a busy BCE. This bit is cleared if an error occurs during the transaction. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_ERROR: This bit is set if an error occurs during the transaction and "locks" this register until cleared, by writing this bit to a 1. All of the other <BR>fields of this register are ignored on a write when this bit is set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_START: If written with 1, then a block copy transfer is initiated as specified by the other register fields. For a list of error cases associated with <BR>attempting to start the BCE please refer to the written documentation. This field always reads as 0. Attempts to write this to 1 if ERROR is set will <BR>result in a timeout. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_STOP: If written with 1, then any ongoing block copy transfer is stopped. All of the other fields of this register are ignored when this bit is set on a <BR>write. It is not an error to issue a "stop" command to an un-busy BCE. This field always reads as 0. (Note: to resume a stopped block copy, firmware <BR>must do a Read-Modify-Write of this register with the START bit set). Attempts to write this to 1 if ERROR is set will have no effect. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_RNW: Read, not write <BR>0 - The transfer is a write from SRAM into main memory <BR>1 - The transfer is a read from main memory into SRAM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_BARSEL: Specifies which BCEBAR[n] to use for main memory addressing <BR>0 - Use BCEBAR[0] <BR>1 - Use BCEBAR[1] <BR>Note it is an error to issue a "start" command specifying a disabled or improperly initialized BAR (IPL Hostboot code requirement). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_PRIORITY: Specifies whether the transfer will be given priority on the PowerBus over other units. Set only when block copy latency is important. (Note: causes a <BR>"trusted" powerbus operation). <BR>0 - Transfer will not have priority <BR>1 - Transfer will have priority <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_INJECT_ERR: When set, causes the BCE to report a false error on the last block copy transaction. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_TYPE: Specifies the access mode (PowerBus TTYPE) for direct writes from QME into main memory <BR>000 - Default mode <BR>(standard 8-byte coherent "partial-DMA" write) <BR>001 - Atomic ADD <BR>010 - Atomic AND <BR>011 - Atomic OR <BR>100 - Atomic XOR <BR>101, 110, 111 - Illegal <BR>This field is ignored for reads, but must specify a valid value for write <BR>transfers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_NUM_BLOCKS: The number of 8-byte blocks to transfer for writes, or the number of <BR>32-byte blocks to transfer for reads.This field is decremented after each block is successfully transferred. While BUSY this indicates which block is <BR>currently being copied and will always be 0 after a successfully completed transfer. After a STOP or ERROR this can be read to determine how many <BR>blocks have not yet been successfully copied. Note: Using a value of 0 will complete instantly by pulsing the BCE busy indication without <BR>transferring any data (intended for testing code). Using a value greater than 0x800 is not advised because it will cause the BCE transfer some blocks <BR>twice, potentially overwriting data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_SBASE: Written with the SRAM block index of the first block of the transfer when the transfer is initiated, this field will be seen to increment (and <BR>possibly wrap) during the transfer. The SRAM address associated with SBASE is <BR>0xFFFF0000 + ((SBASE * size) % 64KB) <BR>where size is 32 bytes for reads and 8 bytes for writes. When BUSY clears without an ERROR, (i.e. on a STOP or when the block copy completes), this <BR>index points to the block after the one successfully written. After an ERROR, this index points to the block that produced the error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_BCECSR_MBASE: Written with the main memory block index of the first block of the transfer when the transfer is initiated, this field will be seen to increment (and <BR>possibly wrap) during the transfer. The main memory address associated with MBASE is <BR>pbase + ((MBASE * size) % extent) <BR>where pbase is the PowerBus base address implied by the BCEBAR[n] register selected for the transfer, size is 32 bytes for reads and 8 bytes for <BR>writes, and extent is the BCEBAR[n] aperture size. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME SRAM Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000700"</A>00000001C0000700 (PPE)<BR>
<A NAME="00000001C0000720"</A>00000001C0000720 (PPE2)<BR>
<A NAME="00000001C0000730"</A>00000001C0000730 (PPE1)<BR>
<A NAME="00000000200E0070"</A>00000000200E0070 (SCOM)<BR>
<A NAME="00000000200E0072"</A>00000000200E0072 (SCOM2)<BR>
<A NAME="00000000200E0073"</A>00000000200E0073 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QSCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Note: does not support 4B accesses <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_MEM_ARB.CMESCR_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_MEM_ARB.FTX_BASE_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_MEM_ARB.SCRUB_ADDR_Q_16_INST.LATC.L2(16:28) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_SRAM_ACCESS_MODE: SRAM Access Mode <BR>Note: write to QSAR[AUTO_INCR_MODE] =1 will set this bit as a side effect. <BR>DD1 ERRATA: writing to QSAR always overwrites this bit. <BR><BR>Dial enums:<BR>DISABLE_QME_SRAM_ADDRESS_AUTO_INCREMENT_MODE_=>0b0<BR>ENABLE_QME_SRAM_ADDRESS_AUTO_INCREMENT_MODE_=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_SRAM_SCRUB_ENABLE: Enable background scrub (atomic read-write) to periodically check, and if needed correct, the data in the SRAM for bit flips due to alpha particles. <BR>This bit is cleared by the hardware when a UE is detected to assist with fault analysis. <BR>Note that frequency of the scrub operation is 4x faster than TSEL[WATCHDOG_SEL]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_ECC_CORRECT_DIS: Do not correct the data coming out of the array on ECC detected correctable errors. This will cause CEs to also report an error back to the PPE in <BR>addition to the usual UEs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_ECC_DETECT_DIS: Do not flag an error back to PPE for ECC miscompares. Data from the SRAM is always treated as good. Note that errors are always detected and <BR>reported to the FIR and must be masked there independently from this bit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_ECC_INJECT_TYPE: Used only when ECC_INJECT_ERR is set. When set to 1, causes an ECC error to be reported on every SRAM read. When 0, causes a single ECC error to be <BR>indicated on the next SRAM read to occur, since it also clears ECC_INJECT_ERR when that happens. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_ECC_INJECT_ERR: When set, the hardware will "inject" (by flipping two bits) to cause bad data and an uncorrectable error (UE) to be reported to both the PPE and the <BR>FIR on all SRAM reads. The SRAM contents are not modified. Type of error to inject is determined by the previous bit. If ECC_INJECT_TYPE=1, then <BR>this bit clears when the first error is injected. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_SPARE_6_7: Implemented but unused. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_DTCBASE: Base location in SRAM of the Decode Throttle Control Table (64 entries x 4B). Used by QME hardware to generate 8B line address in 64KB SRAM when <BR>QMCR[DTC_SEQUENCER_ENABLE]=1. <BR>This 8-bit field is prepended to the 5 MSB (0:4) of the provided Throttle Control Index to form the 13-bit SRAM address. (Bit 5 of the throttle index <BR>then selects which 4B within the 8B entry to use.) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:46</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSCR_SRAM_SCRUB_INDEX: Up to a 64KB Scrub Index, aligned on an 8B boundary. The QME SRAM size is 64KB and this index will reset back to zero at 64KB. This field is auto- <BR>incremented by hardware for every scrub operation. Upon a UE detection, this field is over-written with the index of the doubleword containing the <BR>error (Note that for other non-QME implementations less than 64KB the unused high order bits (e.g. bit 47:48) will be incorrectly set on error as a <BR>"feature"). <BR>Note: This field is only written via SCOM if SRAM_SCRUB_ENABLE = 0. If a scrub happens to be in progress when SRAM_SCRUB_ENABLE is cleared, the scrub <BR>will still complete, but this index will not increment when it is done. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME SRAM Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000740"</A>00000001C0000740 (PPE)<BR>
<A NAME="00000000200E0074"</A>00000000200E0074 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QSAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register captures the QME SRAM address that is desired to be accessed.  This register will auto-increment if QSCR[SRAM_ACCESS_MODE] =1 after any access to QSDR occurs. <BR>Note: does not support 4B accesses <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_MEM_ARB.CSAR_Q_16_INST.LATC.L2(16:28) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_MEM_ARB.CSAR_SRAM_ACCESS_PL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SRAM_ADDRESS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AUTO_INCR_MODE</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME SRAM Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000780"</A>00000001C0000780 (PPE)<BR>
<A NAME="00000000200E0078"</A>00000000200E0078 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QSDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register transports data in and out of the QME SRAM.  If QSCR[SRAM_ACCESS_MODE] =1 and any access occurs to this register,  QSAR will auto-increment. <BR>Note: does not support 4B accesses <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_MEM_ARB.CSDR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QSDR_SRAM_DATA: 8B SRAM Data entry for the address given by the SRAM_ADDRESS. <BR>Reads cause this register to be written with data from the QME SRAM. Writes cause the QME SRAM to be written with the contents of this register. <BR>WRITE_EFFECT { <BR>if (QSCR.SRAM_ACCESS_MODE==1) QSAR. SRAM_ADDRESS += 1; <BR>} <BR>READ_EFFECT { <BR>if (QSAR.SRAM_ACCESS_MODE==1) QSAR. SRAM_ADDRESS += 1; <BR>} <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Heartbeat Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000800"</A>00000001C0000800 (PPE)<BR>
<A NAME="00000000200E0080"</A>00000000200E0080 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QHB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls the behavior of the Heartbeat function monitored by the QME. The intent is to have the PGPE periodically write this register, so that if the PGPE hangs or halts, QME will notice and can initiate some action in response. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.HEARTBEAT_COUNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.HEARTBEAT_EN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.HEARTBEAT_LOSS_THROTTLE_EN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHB_HEARTBEAT_COUNT: When written, this field defines the starting value for a counter that increments if QME_HEARTBEAT_EN=1 and the counter value is non-zero. If <BR>QME_HEARTBEAT_EN=0 or the counter value is 0, the counter does not increment. <BR>A Heartbeat Lost Event occurs if QME_HEARTBEAT_EN=1 and this counter becomes 0 (either due to a written value or due to the counter wrapping). This <BR>event is plumbed as an interrupt to the QME. <BR>The pulses used by this counter comes from a free running pervasive hang timer pulse programmed to be 32ns given a 2GHz Nest that has a 5 bit <BR>precounter whose carryout forms a resultant ~128ns decrement pulse. Upon writing this register with QME_HEARTBEAT_EN=1, the precounter is cleared and <BR>will begin counting upon the next timer pulse. <BR>With a (2^16)-1 range and an ~128ns increment period yields a heartbeat range of 124ns (value 0xFFFF) to 8 ms (value 0x0001). <BR>Note: For debug purposes only, writing 0x0000 will cause an immediate heartbeat_lost if QME_HEARTBEAT_EN = 1. <BR>Reads return the current value of the counter. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHB_HEARTBEAT_ENABLE: <BR>Dial enums:<BR>DISABLE_THE_QME_HEARTBEAT_FUNCTION__THE_QME_HEARTBEAT_COUNTER_WILL_NOT_INCREMENT_AND_NO_LOST_HEARTBEAT_EVENTS_ARE_TRIGGERED_=>0b0<BR>ENABLE_THE_QME_HEARTBEAT_FUNCTION_WHICH_WILL_SET_LFIR_PGPE_HEARTBEAT_LOST__IF_A_LOST_HEARTBEAT_EVENT_OCCURS_=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHB_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME RVRM VID Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000840"</A>00000001C0000840 (PPE)<BR>
<A NAME="00000000200E0084"</A>00000000200E0084 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RVCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>VID code feeding the Quad-level analog macro, which provides target voltage to all per-core RVRM macros. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RVCR_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RVCR_RVID_VALUE: Retention voltage value in 8mV resolution. <BR>This register defaults in hardware to 0x4B (600mV), but is intended to be set to the lowest voltage point in the VPD (Psave), minus a 50mV regulation <BR>dropout "deadzone", to prevent having a retention test corner in manufacturing test. <BR>Although in theory this field supports from 0V to 1.016V, this value is internally clipped by the rVRM circuit to a minimum of 448mV and maximum of <BR>848mV (corresponding to 0x38 to 0x6A respectively) <BR>This field is setup during IPL, and does not change during runtime, using the firmware attribute VRET_IN_MV divided by 8. <BR>Valid values (8mV granularity) -: <BR>0x00 - 000mV <BR>... <BR>0x38 - 448mV (minimum circuit value) <BR>0x39 - 456mV <BR>... <BR>0x58 - 704mV (default) <BR>... <BR>0x6A - 848mV (maximum circuit value) <BR>... <BR>0x7F - 1016mV All others reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Mode Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000880"</A>00000001C0000880 (PPE)<BR>
<A NAME="00000001C00008A0"</A>00000001C00008A0 (PPE2)<BR>
<A NAME="00000001C00008B0"</A>00000001C00008B0 (PPE1)<BR>
<A NAME="00000000200E0088"</A>00000000200E0088 (SCOM)<BR>
<A NAME="00000000200E008A"</A>00000000200E008A (SCOM2)<BR>
<A NAME="00000000200E008B"</A>00000000200E008B (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QMCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Various mode and control bits for the QME complex accessible by either SCOM or Local Register (with no locking).  Also available as a QME local register.  Accesses should be performed via CLEAR and OR address operations. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=13><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QMCR_Q_0_INST.LATC.L2(0:13) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QMEREGS_QBO_RESET_IMPRECISE_QERR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RESET_PB_RAMP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QMCR_Q_0_INST.LATC.L2(14:29) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DTC_SEQUENCER_ENABLE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QMCR_Q_0_INST.LATC.L2(31:44) [00000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.FUSED_CORE_MODE_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QME_TOD_STEP_QMCR_MS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QME_TOD_SYNC_QMCR_MS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QME_TOD_STEP_QMCR_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QME_TOD_SYNC_QMCR_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.CORE_PARTIAL_GOOD_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PMCR_OVERRIDE_EN: Enables SCOM writes to PMCRS registers for manual testing access. Disables Core updates via the PMCR serial shift interface from PC as well as local <BR>register writes. Local register reads are always allowed. <BR>0: Core shifter updates and local register writes are accepted; <BR>SCOM writes are blocked & return "Invalid Access" return code; <BR>Bad Cores (CORE_PARTIAL_GOOD=0) are ignored in PSREQ calculations. <BR>1: SCOM writes are accepted; <BR>Core shifter updates are ignored and local register writes are blocked (causing PPE MCHK); <BR>All Cores, regardless of CORE_PARTIAL_GOOD, are included in PSREQ calculations. <BR>Note: This bit is not intended to be changed during runtime, only IPL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PSCR_OVERRIDE_EN: Enables SCOM write to the PSCRS registers for manual testing access. Disables Core updates via the PSCR serial interface from PC. <BR>Same behavior as the previous bit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CHAR_REGS_READ_ENABLE: Enables SCOM reads and writes to the ACCR and ACDR in the CPMS (0xE78 thru 0xE7F). <BR>Same behavior as the previous bit, except for reads. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_BCECSR_OVERRIDE_EN: Disables local register writes to the BCECSR to allow SCOM to perform Block Copy operations to the QME SRAM instead. <BR>0: QME local register writes are accepted; <BR>SCOM updates are ignored & return "Invalid Access" return code. <BR>1: SCOM writes are accepted; <BR>QME local register writes are blocked, will cause PPE MCHK and set ERR[LOCAL_ACCESS_PROTECT_ERR] accordingly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PSREQ_SCOM_READ_EN: Enables SCOM reads to the PSREQ registers for non-QME code testing access. Disables local register reads from QME . <BR>0: QME local register reads are allowed; <BR>SCOM reads are blocked & return "Invalid Access" return code; <BR>1: SCOM reads are allowed; <BR>QME Local reads cause PPE MCHK and set ERR[LOCAL_ACCESS_PROTECT_ERR] accordingly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_LOCK_QUEUE_ON_PCB_ERR: When set, unmasked PCB errors will cause the PCB Queue logic to "lock" or stop accepting new PCB requests from the Memory Bolt-on, in order to <BR>preserve Debug data in the interface registers. <BR>Note that the PCB interface will only "lock" on Queued SIB transactions, as selected by the address and qualified by QUEUED_WR_EN and QUEUED_RD_EN <BR>below. RESET_IMPRECISE_QERR is then available for hcode or firmware to cleanup the error and resume operation, if desired. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_STOP_OVERRIDE_MODE: Override to disable QME being involved in Stop sequencing, in effect converting all new Stop Requests into Stop Level 0. Setting this mode will <BR>prevent the Cores from hanging on STOP instructions if the QME doesnt respond. Available to software or simulation as a workaround. When this bit is <BR>set, typically the next bit STOP_ACTIVE_MASK will also be set. <BR>Also note that this mode is effectively asserted if the PPE is in a Halted state when SCSR[HALTED_STOP_OVERRIDE_DISABLE]=0. <BR>Note: User is responsible to first special wakeup the core chiplets corresponding to this QME (or halting that QME) before changing this bit. <BR>Implementation note: when set, always assert PM_ENTRY_LIMIT to all Cores, and automatically assert PM_EXIT to all Cores whenever (PM_STATE_ACTIVE AND <BR>REG_WKUP), regardless of the values of these controls in SICR. <BR>Note: unlike P9, there is no "Common Core" region to get confused so BLOCK_PM_EXIT_DISABLE was removed. Also note that unlike P9, there is no longer <BR>an AUTO_STOP1 function since Stop1 latency has been superceded by Stop2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_STOP_ACTIVE_MASK: This mode will gate off PC_PM_STATE_ACTIVE, REG_WKUP conditions, and SPECIAL_WKUP conditions from setting the EISR on all Cores (using the interrupt <BR>bolt-on "fence" such that it is still visible in the EINR), allowing the EIMR to remain unchanged. <BR>Note: Must only be set if STOP_OVERRIDE_MODE=1, otherwise the Core will hang. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_AUTO_PMCR_UPDATE: 0: No PIG is generated by QME hardware on PMCRS updates. <BR>1: Automatically send changes in the Quad Pstate Request value as a Type 1 PIG. See PSREQ register for details. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PMCR_RECENT_MODE: Controls behavior of QME hardware as reflected in PSREQ register: <BR>0: Legacy Voting mode. Lowest Pstate across all good cores PMCRS is chosen as the Quad Pstate Request. <BR>1: Most Recent mode. The most recent PMCRS Pstate update is chosen as the Quad Pstate Request. PMCR updates can be blocked by Hcode on a per-core <BR>basis when in this mode via SCSR[IGNORE_PMCR_RECENT]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_FUSED_CORE_PAIR_MODE: DD2: Reserved. This bit should not be set. There Hcode is responsible to emulate this mode in software and perform the SCSR[PC_COPY_FUSED_CORES] <BR>handshake on Stop wakeup. <BR>DD1: Fused Core Pair mode. When set, the two Fused Core halves are not clock or power gated separately by the Hcode. Stop entry, exit, and special <BR>wakeup affect both halves of the Fused Core in the EISR for interrupt generation. All other registers other than EISR are unaffected by this mode. <BR>This special mode is intended to be set to workaround hardware bugs or hypervisor bugs. <BR>DD1 ERRATA (HW524921) this bit must be set in FUSED_CORE_MODE or risk getting per-core shared SPRs out of sync between the two halves. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CYCLE_REPRO_MODE: Enables Cycle Reproducible Mode where a local counter is used in lieu of the external "hang" pulse and TOD_STEP. CRCR[COMPARE_VALUE] must be <BR>configured to determine how many cycles constitutes a timebase interval. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_QUEUED_WR_EN: Enable QME to perform Queued PCB Write operations. If not set, attempts to store to Queued PCB address encodes will return a DSI error to PPE. Note <BR>that the PPE should be in imprecise mode when issuing Queued writes to achieve the performance boost of the queuing and to avoid the risk of getting <BR>an imprecise error in precise mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_QUEUED_RD_EN: Enable QME to perform Queued PCB Read operations. If not set, attempts to load from Queued PCB address encodes will return a DSI error to PPE. Note <BR>that Queued Reads are provided only to take advantage of the side effect of doing the read operation (e.g. scan rotate operations), so always <BR>immediately return all zeroes to the PPE core and discard the eventual return data from the SIB. <BR>Note that the PPE should be in imprecise mode when issuing Queued reads to avoid the risk of getting an imprecise error in precise mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_RESET_IMPRECISE_QERR: Intended for workarounds only. Write 1 to this bit resets the PCB Queue Imprecise Error, to unlock the QME core SIB interface after an error occurs on <BR>a queued transaction. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_RESET_PB_RAMP: Intended for workarounds only. Write 1 to this bit resets the Powerbus Ramp logic, in case it is hung due to a bug or problem on the powerbus. <BR>Dangerous if in the middle of a powerbus transaction. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_LOPRI_STOP_WKUP_SEL: Selects which regular wakeups from greater than or equal to this Stop State (excluding Stop0) should be considered Low Priority by the QME by <BR>controlling which EISR bit is set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_LOPRI_STOP_ENTRY_SEL: Selects which Core Stop entry into greater than or equal to this Stop State (excluding Stop0) should be considered Low Priority by the QME by <BR>controlling which EISR bit is set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_WRITE_PROTECT_ENABLE: Enables PPE write protect regions. When 0, the contents of SWPR[n] have no effect. When 1, and SWPR[n] are non-zero, this QME can only write the <BR>QME SRAM in the configured regions. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_TTSR_READ_ENABLE: Enables PCB and local register reads to the TTSR and DMSR (0xE64) register (note local TTSR reads are never allowed). <BR>0: SCOM reads to TTSR are blocked & return "Invalid Access", but SCOM and local register reads to the CPMS-DMSR are allowed. <BR>1: SCOM reads are allowed to TTSR and send a reset pulse to CPMS; SCOM reads to DMSR are blocked & return "Invalid Access" return code; Local <BR>register reads to DCSR are blocked, which cause PPE MCHK and set ERR[LOCAL_ACCESS_PROTECT_ERR]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PTSR_READ_ENABLE: Enables PCB and local register reads to the PTSR and PRSR (0xEAC) register. This bit should not be set when PITCH is active in CPMS. <BR>When set, reset pulse is sent to CPMS when PTSR is read, otherwise same behavior as above field regarding the PTSR and CPMS-PRSR registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_RESET_QME_PCB_MASTER_INTERFACE: Intended for workarounds only. Write 1 to this bit resets the QME interface inside of the PCB Slave for which QME is a Master, in case of an <BR>unforeseen problem that causes hangs or timeouts. <BR>NOTE: Hcode will need to clear this bit after setting it. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_OCP_REQUEST_ENABLE: When set, allows OCP requests from the 4 CPMS macros to be combined into a single EQ request. When not set, clocks off the OCP request arbitration <BR>function in the QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_STOP_SHIFTREG_OVERRIDE_EN: Disables local register writes to the RMOR and DSCR to allow SCOM from an external engine (e.g. SBE) to update these registers in the Core during core <BR>wakeup. <BR>0: QME local register writes are accepted; <BR>SCOM updates are ignored & return "Invalid Access" return code. <BR>1: SCOM writes are accepted; <BR>QME local register writes are blocked, will cause PPE MCHK and set ERR[LOCAL_ACCESS_PROTECT_ERR] accordingly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CPMS_PG_CLKOFF_DISABLE: When a Core is marked as "bad" with a value of 0 in that Cores CORE_PARTIAL_GOOD bit, and this bit is: <BR>0: clock off the CPMS macro. SCOM and local register Unicast operations to that CPMS return an error code. Multicast operations that include this <BR>CPMS in the region select will not return an error. For read ANDs and ORs, and Read-compare, QME will return all 1s, 0s ,or dont care compare from <BR>that region accordingly, with no error <BR>1: do not clock off the CPMS macro. Unicast, and multicast with the region select, to all CPMS registers are honored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CTFS_PG_CLKOFF_DISABLE: Performs the same behavior as the previous bit, except for the CTFS (Timefac Shadow) instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_DTC_SEQUENCER_ENABLE: When set, enables the DTC hardware sequencer to index into SRAM given by QSCR[DTCBASE] and each cores DTC_INDEX in the FTXR by performing the <BR>corresponding DTCR writes to CPMS for each core. <BR>This field must be enabled if any of WOF_AUTO_SEQ_ENABLE, QOS_AUTO_SEQ_ENABLE, or CPMS PITCH is enabled. <BR>Note: if the DTC Sequencer experiences an SRAM UE, the sequencer immediately aborts its sequence, clears this QMCR bit, and sets DTC_ERROR in the FIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_WOF_AUTO_SEQ_ENABLE: When set, if DTC_SEQUENCER_ENABLE=1 enables the DTC hardware sequencer to react to WCOR writes by automatically copying the fields into the FTXR. <BR>Note: this field can be used to automatically throttle the core via a firmware control loop in PGPE on the Ceff Overage amount without QME <BR>involvement. In this case the PITCH logic in CPMS must be disabled and the DTC_UPDATE bits must be masked in EIMR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_QOS_AUTO_SEQ_ENABLE: RESERVED. (HW523812 - NOT APPROVED IN CCB) <BR>This bit has no effect and this function must be handled by hcode instead. <BR>Proposed function for Quality of Service support: <BR>When set, if DTC_SEQUENCER_ENABLE=1, enables the QDTC hardware sequencer to react to QOSR writes by indexing into SRAM using DTCBAR and performing the <BR>appropriate DTCR and DTTR writes to CPMS. Note this bit should only be enabled if CUCR[DPT_PER_THREAD_MODE]=1, otherwise the automated DTTR and DTCR <BR>writes will not have the desired effect. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_QOSR_SPR_UPDATE_ENABLE: RESERVED. ( HW523850 - NOT APPROVED IN CCB) <BR>This bit has no effect and this function must be handled by hcode instead. <BR>Proposed function for Quality of Service support: <BR>When set, enables SPR updates from the Core and disables PCB writes to the per-core QOSR register (offset 0x8A0) by causing them to fail with an <BR>invalid access return code. Note that PCB reads and local register accesses from PPE are always allowed. This bit should be enabled when Linux is <BR>controlling QoS via SPR (default operation). When not set, SPR updates do not modify the QOSR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_MIXED_LPAR_MODE_DISABLE: DD1: Implemented but not used. <BR>DD2: Determines what sources single lpar mode to each core. When this bit is set, forward the single lpar mode input to all 4 cores. Else when this <BR>bit is not set allows per core control via SINGLE_LPAR_MODE in SCSR. <BR>NOTE: to be safe, this bit should only change during IPL when all cores and caches in the quad are powered off (otherwise code must first ensure that <BR>the bits in all SCSR registers have the same value as the chip-level input before switching this bit) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_RESET_QME_PCB_INTERRUPT_INTERFACE: DD1: Not Implemented <BR>DD2: Intended for workarounds only. Write 1 to this bit resets the QME PCB Interrupt Generator Arbiter, in case of an unforeseen problem that causes <BR>hangs or timeouts. This only resets the arbiter, and does not clear blocked interrupts. <BR>NOTE: Hcode will need to clear this bit after setting it. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PCB_RESET_ALL_REQ: DD1: Implemented but not used <BR>DD2: Determines when a QME->PCB request is considered active. When 0 if QME has raised Req_Vld, but has not received Req_Ack, and it receives a PCB <BR>Network Reset, the QME will de-assert the Req_Vld line to the PCB Slave, but keep the command active internally. When PCB Network Reset and Quiesce <BR>drop, the QME will reassert Req_Vld. <BR>When 1 the QME will consider the request valid at Req_Vld, treat this as a timeout to the PPE, and reset its internal PCB Interface. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CR_STEP_SYNC_TOGGLE_DISABLE: DD1: Not Implemented <BR>DD2: When in cycle repro mode, stop auto-toggling the step and sync outputs, but keep feeding the QME hang pulse. The QME_TOD_SYNC and QME_TOD_STEP <BR>latches should maintain the current value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CR_SYNC_PULSE_DIS: DD1: Not Implemented <BR>DD2: When in cycle repro mode, disable generating the TOD_SYNC pulse to the timefac shadow and cores. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_SPARE2: DD1: Not Implemented. <BR>DD2: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_FUSED_CORE_MODE: Fused Core Mode Status. <BR>This bit is Read-Only and is connected to a pervasive Root Control register that controls all cores directly. <BR>Unlike P9, fused core interrupt remapping is done prior to QME in the Interrupt Controller. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_TOD_STEP_MS: DD1: Not Implemented._ <BR>DD2: Value of the TOD_STEP input sampled after async metastability protection in QME <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_TOD_SYNC_MS: DD1: Not Implemented._ <BR>DD2: Value of the TOD_SYNC input sampled after async metastability protection in QME <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_TOD_STEP_ACTUAL: DD1: Not Implemented._ <BR>DD2: TOD_STEP value being driven on the QME output to TIMEFAC shadow and COREs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_TOD_SYNC_ACTUAL: DD1: Not Implemented._ <BR>DD2: TOD_SYNC value being driven on the QME output to TIMEFAC shadow and COREs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CORE_PARTIAL_GOOD: Per-core Partial Good Indication from pervasive, for Cores 0:3 respectively, where in each bit a value of: <BR>1 means that Core (and associated VMX and L3) is good and therefore can be enabled and its corresponding registers can be accessed via SCOM. <BR>0 means that Core (and associated VMX and L3) is considered "bad" due to a manufacturing defect or has been permanently deconfigured during the system <BR>IPL. For this case, multicast SCOM and local register accesses to registers associated with those Cores in QME will not fail but unicast accesses to <BR>the associated CPMS will fail. <BR>Note that when the core is bad, clocks to the associated Core-specific QME logic will be clocked off to save power, e.g. serial shifters and the <BR>entire CPMS and CTFS macros. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME SRAM Write Protect Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000900"</A>00000001C0000900 (PPE)<BR>
<A NAME="00000000200E0090"</A>00000000200E0090 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SWPR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>When enabled, these registers control the regions of QME SRAM the QME is allowed to write. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SWPR0_Q_0_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SWPR0_Q_0_INST.LATC.L2(27:41) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SWPR0_WRITE_PROTECT_BAR: Base address of write protect region 0. Must be 32B aligned <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SWPR0_WRITE_PROTECT_SIZE: Size of write protect region 0 in 32B units. Bit aligned so the size can be added to the BAR to compute the maximum address of this write protect <BR>region. Maximum address is bar+size*32-1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME SRAM Write Protect Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000940"</A>00000001C0000940 (PPE)<BR>
<A NAME="00000000200E0094"</A>00000000200E0094 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SWPR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>When enabled, these registers control the regions of QME SRAM the QME is allowed to write. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SWPR1_Q_0_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SWPR1_Q_0_INST.LATC.L2(27:41) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SWPR1_WRITE_PROTECT_BAR: Base address of write protect region 1. Must be 32B aligned <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SWPR1_WRITE_PROTECT_SIZE: Size of write protect region 1 in 32B units. Bit aligned so the size can be added to the BAR to compute the maximum address of this write protect <BR>region. Maximum address is bar+size*32-1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Threshold Hcode Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0000980"</A>00000001C0000980 (PPE)<BR>
<A NAME="00000000200E0098"</A>00000000200E0098 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_THOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows the user to override the TTSR or PTSR values for Hcode validation/testing. <BR>Has the power of the God of Thunder & Lightning! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.THOR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.THOR_Q_0_INST.LATC.L2(2:9) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_THOR_TSR_OVERRIDE_EN: When set, enables the override function in the next fields. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_THOR_PTSR_OVERRIDE_SEL: When set, this register overrides PTSR instead of TTSR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_THOR_TSR_OVERRIDE_VAL: Two bits per Core 0..3 respectively that, if TSR_OVERRIDE_EN=1, override what value is seen for that core when TTSR or PTSR is read (based on <BR>PTSR_OVERRIDE_SEL). <BR>When the two bits, per Core, are: <BR>00: Throttle Event0 = 0 and Throttle Event1 = 0 <BR>01: Throttle Event0 = 0 and Throttle Event1 = 1 <BR>10: Throttle Event0 = 1 and Throttle Event1 = 0 <BR>11: Throttle Event0 = 1 and Throttle Event1 = 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Doorbell0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001000"</A>00000001C0001000 (PPE)<BR>
<A NAME="00000000200E0100"</A>00000000200E0100 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DB0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing to this register causes QME doorbell interrupt to assert in the EISR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB0_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB0_Q_32_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB0_MESSAGE_NUMBER: QME Message Number <BR>These bits are ORed together with the resultant logical value pulsing EISR[DOORBELL_0] on SCOM write to this register. <BR>0x00 - does not pulse the interrupt. Allows code to modify this register without generating an interrupt to the QME. <BR>0x01 through 0xFF - usage meaning is defined by QME and GPE firmware design. <BR>WRITE_EFFECT { if (DB0.MESSAGE_NUMBER != 0x0) <BR>EISR.DOORBELL_0 = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB0_MESSAGE_DATA: QME Message Data <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Doorbell1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001040"</A>00000001C0001040 (PPE)<BR>
<A NAME="00000000200E0104"</A>00000000200E0104 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DB1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing to this register causes QME doorbell interrupt to assert in the EISR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB1_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB1_Q_32_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB1_MESSAGE_NUMBER: QME Message Number <BR>These bits are ORed together with the resultant logical value pulsing EISR[DOORBELL_1] on SCOM write to this register. <BR>0x00 - does not pulse the interrupt. Allows code to modify this register without generating an interrupt to the QME. <BR>0x01 through 0xFF - usage meaning is defined by QME and GPE firmware design. <BR>WRITE_EFFECT { if (DB1.MESSAGE_NUMBER != 0x0) <BR>EISR.DOORBELL_1 = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB1_MESSAGE_DATA: QME Message Data <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Doorbell2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001080"</A>00000001C0001080 (PPE)<BR>
<A NAME="00000000200E0108"</A>00000000200E0108 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DB2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing to this register causes QME doorbell interrupt 2 to assert. <BR>Note that this doorbell has no MESSAGE_DATA payload and is used for notifications only. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB2_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB2_MESSAGE_NUMBER: QME Message Number <BR>These bits are ORed together with the resultant logical value pulsing EISR[DOORBELL_2] on SCOM write to this register. <BR>0x00 - does not pulse the interrupt. Allows code to modify this register without generating an interrupt to the QME. <BR>0x01 through 0xFF - usage meaning is defined by QME and GPE firmware design. <BR>WRITE_EFFECT { if (DB2.MESSAGE_NUMBER != 0x0) <BR>EISR.DOORBELL_2 = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Doorbell3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00010C0"</A>00000001C00010C0 (PPE)<BR>
<A NAME="00000000200E010C"</A>00000000200E010C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DB3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing to this register causes QME doorbell interrupt 3 to assert. <BR>Note that this doorbell has no MESSAGE_DATA payload and is used for notifications only. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB3_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB3_MESSAGE_NUMBER: QME Message Number <BR>These bits are ORed together with the resultant logical value pulsing EISR[DOORBELL_3] on SCOM write to this register. <BR>0x00 - does not pulse the interrupt. Allows code to modify this register without generating an interrupt to the QME. <BR>0x01 through 0xFF - usage meaning is defined by QME and GPE firmware design. <BR>WRITE_EFFECT { if (DB3.MESSAGE_NUMBER != 0x0) <BR>EISR.DOORBELL_3 = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Doorbell4 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001100"</A>00000001C0001100 (PPE)<BR>
<A NAME="00000000200E0110"</A>00000000200E0110 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DB4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing to this register causes QME doorbell interrupt 4 to assert. <BR>Note that this doorbell has no MESSAGE_DATA payload and is used for notifications only. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.DB4_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DB4_MESSAGE_NUMBER: QME Message Number <BR>These bits are ORed together with the resultant logical value pulsing EISR[DOORBELL_4] on SCOM write to this register. <BR>0x00 - does not pulse the interrupt. Allows code to modify this register without generating an interrupt to the QME. <BR>0x01 through 0xFF - usage meaning is defined by QME and GPE firmware design. <BR>WRITE_EFFECT { if (DB4.MESSAGE_NUMBER != 0x0) <BR>EISR.DOORBELL_4 = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Flags</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001200"</A>00000001C0001200 (PPE)<BR>
<A NAME="00000001C0001220"</A>00000001C0001220 (PPE2)<BR>
<A NAME="00000001C0001230"</A>00000001C0001230 (PPE1)<BR>
<A NAME="00000000200E0120"</A>00000000200E0120 (SCOM)<BR>
<A NAME="00000000200E0122"</A>00000000200E0122 (SCOM2)<BR>
<A NAME="00000000200E0123"</A>00000000200E0123 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_FLAGS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The FLAGS register is a scratch register that can be used by QME firmware for flag setting <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.FLAGS_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.FLAGS_Q_32_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_FLAGS_DATA: Flags that are defined by QME Firmware. See the Power Energy Management Hcode/HWP Specification for definition. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Scratch Register A</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001240"</A>00000001C0001240 (PPE)<BR>
<A NAME="00000001C0001260"</A>00000001C0001260 (PPE2)<BR>
<A NAME="00000001C0001270"</A>00000001C0001270 (PPE1)<BR>
<A NAME="00000000200E0124"</A>00000000200E0124 (SCOM)<BR>
<A NAME="00000000200E0126"</A>00000000200E0126 (SCOM2)<BR>
<A NAME="00000000200E0127"</A>00000000200E0127 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCRA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This Scratch register can be used by GPE or QME firmware. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SRTCH0_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCRA_DATA: Scratch Data. See the Power Energy Management Hcode/HWP Specification for definition. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Scratch Register B</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001280"</A>00000001C0001280 (PPE)<BR>
<A NAME="00000001C00012A0"</A>00000001C00012A0 (PPE2)<BR>
<A NAME="00000001C00012B0"</A>00000001C00012B0 (PPE1)<BR>
<A NAME="00000000200E0128"</A>00000000200E0128 (SCOM)<BR>
<A NAME="00000000200E012A"</A>00000000200E012A (SCOM2)<BR>
<A NAME="00000000200E012B"</A>00000000200E012B (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCRB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This Scratch register can be used by GPE or QME firmware. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SRTCH1_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCRB_DATA: Scratch Data. See the Power Energy Management Hcode/HWP Specification for definition. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Pstate Request Status</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001300"</A>00000001C0001300 (PPE)<BR>
<A NAME="00000000200E0130"</A>00000000200E0130 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PSREQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Consolidated status of PMCR requests from all 4 cores.  Reads to this register are protected by QMCR[PSREQ_SCOM_READ_EN].  Note: this is planned to be used, only if  the QMCR[AUTO_PMCR_UPDATE] mechanism doesnt work or a different Pstate selection algorithm is desired. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=11><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C0_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C1_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C2_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C3_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_QUAD_DIN(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RECENT_CORE_NUM_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_UPDATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.CORE_PARTIAL_GOOD_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QMCR_Q_0_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PIG_PMCR_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_QUAD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECENT_CORE_NUM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_UPDATE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CORE_PARTIAL_GOOD: Per-core Partial Good Indication from pervasive, for Cores 0:3 respectively, where in each bit a value of: <BR>1 means that Core (and associated VMX and L3) is good and therefore can be enabled and its corresponding registers can be accessed via SCOM. <BR>0 means that Core (and associated VMX and L3) is considered "bad" due to a manufacturing defect or has been permanently deconfigured during the system <BR>IPL. For this case, multicast SCOM and local register accesses to registers associated with those Cores in QME will not fail but unicast accesses to <BR>the associated CPMS will fail. <BR>Note that when the core is bad, clocks to the associated Core-specific QME logic will be clocked off to save power, e.g. serial shifters and the <BR>entire CPMS and CTFS macros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_AUTO_PMCR_UPDATE: 0: No PIG is generated by QME hardware on PMCRS updates. <BR>1: Automatically send changes in the Quad Pstate Request value as a Type 1 PIG. See PSREQ register for details. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PMCR_RECENT_MODE: Controls behavior of QME hardware as reflected in PSREQ register: <BR>0: Legacy Voting mode. Lowest Pstate across all good cores PMCRS is chosen as the Quad Pstate Request. <BR>1: Most Recent mode. The most recent PMCRS Pstate update is chosen as the Quad Pstate Request. PMCR updates can be blocked by Hcode on a per-core <BR>basis when in this mode via SCSR[IGNORE_PMCR_RECENT]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_PENDING_SOURCE: Bit per interrupt source indicating which are currently waiting for arbitration. Each pending bit is cleared when it is granted (at which time its <BR>corresponding payload is captured in the GRANTED_PACKET as described below). PIG requests that occur while the same type is "granted" set the <BR>corresponding pending bit again. <BR>DD2: When an interrupt is accepted by the PIB arbiter, it will set granted_source and keep the pending_source bit asserted. Both pending_source and <BR>granted_source bits will be cleared when the interrupt is accepted by the PCB Slave. Setting CHSWPIGRESET=1 will revert to DD1 behavior. <BR>1xxxxx: SCOM request from QME (in bits 0:23 of this register) <BR>Note: another SCOM request cannot occur again once one is pending. <BR>x1xxxx: Pstate Ack (from resclk stepper) -- Type 0 where bits 16:23 contain the Pstate Target from RCPTR. This bit is set on fall of <BR>RCPTR[PSTATE_CHANGE_PENDING], if RCMR[AUTO_ACK_ENABLE]=1. <BR>Note: a Type0 request cannot occur again once one is pending. <BR>xx1xxx: PMCR update -- Type 1 where bits 16:23 contain PSREQ[PSTATE_REQ_QUAD]. This bit is set in response to PMCR updates that change the <BR>aforementioned field, if QMCR[AUTO_PMCR_UPDATE]=1. <BR>Note: additional PMCR updates may occur if Type1 is already pending. <BR>xxx1xx: TBD Type6 -- core throttling exceeded threshold levels for WOF <BR>xxxx1x: TBD Type7 -- power proxy exceeded budget thresholds for WOF <BR>xxxxx1: Hardware Error -- Type E in response to a new unmasked LFIR bit being set with Action="11". Designed to communicate the value of <BR>QME.ERR(0:3) on the "first" Type E indication, where 0x0 indicates a non-PPE LFIR indication occurred. When this bit is set, QME.ERR(0:3), indicating <BR>which PPE error occurred, are snapshot and held to provide bits 20:23 of the payload. <BR>Note: TypeE events that occur while this pending is set are ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Pstate Request Summary</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001340"</A>00000001C0001340 (PPE)<BR>
<A NAME="00000000200E0134"</A>00000000200E0134 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PSSUM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Consolidated status of PMCR requests from all 4 cores, intended for debug visibility. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C0_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C1_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C2_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_C3_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PSTATE_REQ_QUAD_DIN(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RECENT_CORE_NUM_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.CORE_PARTIAL_GOOD_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.QMCR_Q_0_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PIG_PMCR_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_REQ_QUAD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECENT_CORE_NUM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_CORE_PARTIAL_GOOD: Per-core Partial Good Indication from pervasive, for Cores 0:3 respectively, where in each bit a value of: <BR>1 means that Core (and associated VMX and L3) is good and therefore can be enabled and its corresponding registers can be accessed via SCOM. <BR>0 means that Core (and associated VMX and L3) is considered "bad" due to a manufacturing defect or has been permanently deconfigured during the system <BR>IPL. For this case, multicast SCOM and local register accesses to registers associated with those Cores in QME will not fail but unicast accesses to <BR>the associated CPMS will fail. <BR>Note that when the core is bad, clocks to the associated Core-specific QME logic will be clocked off to save power, e.g. serial shifters and the <BR>entire CPMS and CTFS macros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_AUTO_PMCR_UPDATE: 0: No PIG is generated by QME hardware on PMCRS updates. <BR>1: Automatically send changes in the Quad Pstate Request value as a Type 1 PIG. See PSREQ register for details. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QMCR_PMCR_RECENT_MODE: Controls behavior of QME hardware as reflected in PSREQ register: <BR>0: Legacy Voting mode. Lowest Pstate across all good cores PMCRS is chosen as the Quad Pstate Request. <BR>1: Most Recent mode. The most recent PMCRS Pstate update is chosen as the Quad Pstate Request. PMCR updates can be blocked by Hcode on a per-core <BR>basis when in this mode via SCSR[IGNORE_PMCR_RECENT]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PIG_PENDING_SOURCE: Bit per interrupt source indicating which are currently waiting for arbitration. Each pending bit is cleared when it is granted (at which time its <BR>corresponding payload is captured in the GRANTED_PACKET as described below). PIG requests that occur while the same type is "granted" set the <BR>corresponding pending bit again. <BR>DD2: When an interrupt is accepted by the PIB arbiter, it will set granted_source and keep the pending_source bit asserted. Both pending_source and <BR>granted_source bits will be cleared when the interrupt is accepted by the PCB Slave. Setting CHSWPIGRESET=1 will revert to DD1 behavior. <BR>1xxxxx: SCOM request from QME (in bits 0:23 of this register) <BR>Note: another SCOM request cannot occur again once one is pending. <BR>x1xxxx: Pstate Ack (from resclk stepper) -- Type 0 where bits 16:23 contain the Pstate Target from RCPTR. This bit is set on fall of <BR>RCPTR[PSTATE_CHANGE_PENDING], if RCMR[AUTO_ACK_ENABLE]=1. <BR>Note: a Type0 request cannot occur again once one is pending. <BR>xx1xxx: PMCR update -- Type 1 where bits 16:23 contain PSREQ[PSTATE_REQ_QUAD]. This bit is set in response to PMCR updates that change the <BR>aforementioned field, if QMCR[AUTO_PMCR_UPDATE]=1. <BR>Note: additional PMCR updates may occur if Type1 is already pending. <BR>xxx1xx: TBD Type6 -- core throttling exceeded threshold levels for WOF <BR>xxxx1x: TBD Type7 -- power proxy exceeded budget thresholds for WOF <BR>xxxxx1: Hardware Error -- Type E in response to a new unmasked LFIR bit being set with Action="11". Designed to communicate the value of <BR>QME.ERR(0:3) on the "first" Type E indication, where 0x0 indicates a non-PPE LFIR indication occurred. When this bit is set, QME.ERR(0:3), indicating <BR>which PPE error occurred, are snapshot and held to provide bits 20:23 of the payload. <BR>Note: TypeE events that occur while this pending is set are ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Quad Stop State Debug Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001400"</A>00000001C0001400 (PPE)<BR>
<A NAME="00000000200E0140"</A>00000000200E0140 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SSDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Consolidated Summary of Stop hardware state for all Cores for Debug <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=38><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C0_TCEQ_UNMASKED_ATTN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C1_TCEQ_UNMASKED_ATTN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C2_TCEQ_UNMASKED_ATTN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C3_TCEQ_UNMASKED_ATTN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SSDR_RDATA(4:7) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_ASSERT_PM_EXIT_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.XX_ASSERT_PM_EXIT_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.XX_ASSERT_PM_EXIT_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.XX_ASSERT_PM_EXIT_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C0_TCEQ_PM_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C1_TCEQ_PM_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C2_TCEQ_PM_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C3_TCEQ_PM_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C0_TCEQ_PM_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C1_TCEQ_PM_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C2_TCEQ_PM_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C3_TCEQ_PM_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SCSR_Q_0_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SCSR_Q_0_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SCSR_Q_0_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SCSR_Q_0_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.TCEQ_XX_PM_BLOCK_INTERRUPTS_ACTUAL_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.TCEQ_XX_PM_BLOCK_INTERRUPTS_ACTUAL_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.TCEQ_XX_PM_BLOCK_INTERRUPTS_ACTUAL_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.TCEQ_XX_PM_BLOCK_INTERRUPTS_ACTUAL_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C0_TCEQ_OTHER_DPDES_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C1_TCEQ_OTHER_DPDES_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C2_TCEQ_OTHER_DPDES_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.C3_TCEQ_OTHER_DPDES_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SAMPLED_STOP_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SAMPLED_STOP_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SAMPLED_STOP_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SAMPLED_STOP_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SAMPLED_STOP_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SAMPLED_STOP_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SAMPLED_STOP_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SAMPLED_STOP_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_UNMASKED_ATTN</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INSTR_RUNNING</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_EXIT: Actual value being driven on the output pin to PC after all overrides have been applied. For debug only. Note this signal is also asserted by <BR>hardware when a special wakeup is present if AUTO_SPECIAL_WAKEUP_DISABLE=0 unless PM_STATE_ACTIVE=1 and PM_STATE>0x0.. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_STATE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_STATE_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_STATE_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_STATE_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_STATE_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_BLOCK_INTR_OUTPUTS: Mode used by Hcode to block all interrupts in CISR from being presented to the Core causing a wakeup during Firmware Concurrent Core Operations. <BR>Previously known as BLOCK_WKUP_EVENTS on P9. <BR>Important Note: Hcode must also ASSERT PM_BLOCK_INTR (bit 0 of this register) to prevent a DEC wakeup or fused-core DPDES or HMER interrupt from being <BR>processed inside the Core (local to PC) causing a wakeup. <BR>This mode does not block EISR[REG_WKUP] events, including CTFS Decrementer, from being reported. BLOCK_ALL_WKUP_EVENTS from P9 is no longer <BR>implemented, and must instead be managed via EIMR settings to ignore both Special and Regular Wakeups. <BR>WRITE_EFFECT{ <BR>DEFINE_LOCAL_VAR(core_mask); <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SCSR.BLOCK_INTR_OUTPUTS) { <BR>SSDR.BLOCK_INTR_OUTPUTS = SSDR.BLOCK_INTR_OUTPUTS | core_mask; <BR>} else { <BR>SSDR.BLOCK_INTR_OUTPUTS = SSDR.BLOCK_INTR_OUTPUTS & core_mask; <BR>} <BR>} // <BR>MODEL_EFFECT { if this field is set MAMBO does not wakeup from any STOP on interrupts } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_BLOCK_INTR: Actual value being driven on the output pin to PC after all overrides have been applied. For debug only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_DPES_INTR_PEND</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SAMPLED_STOP_ACTIVE: For Debug. Hardware Sampled version of Stop Active from the Core. When STOP_GATED is 0, this field follows SCSR[PM_STATE_ACTIVE] else this field <BR>holds its value such that it is not lost if the Core is fenced and powered off. <BR>The request is processed by the QME as indicated per the first word of this register, unless the SAMPLED_STOP_STATE is 0x0 in which case it is handled <BR>inside the Core without QME involvement. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SAMPLED_STOP_STATE: Hardware Sampled version of Stop State that is being requested by the Core (valid when SAMPLED_STOP_ACTIVE=1). When STOP_GATED is 0, this field <BR>follows SCSR[PM_STATE], else this field holds its value. <BR>In addition to providing clear debug information,this field (after being gated by SAMPLED_STOP_ACTIVE) is also used to determine the entry and exit <BR>interrupt priority in the EISR. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Stop Code Debug Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001440"</A>00000001C0001440 (PPE)<BR>
<A NAME="00000000200E0144"</A>00000000200E0144 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Consolidated summary of per-Core Stop State Information, from a Code (hcode & firmware) point of view <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SCDR_RDATA(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_GATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_TRANSITION_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_TRANSITION_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_TRANSITION_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_TRANSITION_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPC_WKUP_DONE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REQ_STOP_LEVEL_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REQ_STOP_LEVEL_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REQ_STOP_LEVEL_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REQ_STOP_LEVEL_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REG_WKUP_REQUESTED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPC_WKUP_REQUESTED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SELF_SAVE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SELF_RESTORE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACT_STOP_LEVEL_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACT_STOP_LEVEL_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACT_STOP_LEVEL_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACT_STOP_LEVEL_C3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME PLS Summary Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001480"</A>00000001C0001480 (PPE)<BR>
<A NAME="00000000200E0148"</A>00000000200E0148 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PLSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Consolidated summary of Physical per-Core PLS values from PSCRS <BR>NOTE: this needs manual SIMICS modeling <BR>DD1 ERRATA - data in this register is corrupted. <BR>Hcode must read the per-core PSSCRS registers instead as a workaround. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_DBG_PSCR_PLS_T0_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_DBG_PSCR_PLS_T1_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_DBG_PSCR_PLS_T2_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_DBG_PSCR_PLS_T3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.XX_DBG_PSCR_PLS_T0_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.XX_DBG_PSCR_PLS_T1_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.XX_DBG_PSCR_PLS_T2_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.XX_DBG_PSCR_PLS_T3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.XX_DBG_PSCR_PLS_T0_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.XX_DBG_PSCR_PLS_T1_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.XX_DBG_PSCR_PLS_T2_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.XX_DBG_PSCR_PLS_T3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.XX_DBG_PSCR_PLS_T0_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.XX_DBG_PSCR_PLS_T1_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.XX_DBG_PSCR_PLS_T2_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.XX_DBG_PSCR_PLS_T3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C0_T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C0_T1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C0_T2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C0_T3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C1_T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C1_T1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C1_T2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C1_T3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C2_T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C2_T1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C2_T2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C2_T3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C3_T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C3_T1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C3_T2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSSCR_PLS_C3_T3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Special Wakeup History Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00014C0"</A>00000001C00014C0 (PPE)<BR>
<A NAME="00000000200E014C"</A>00000000200E014C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SWHR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Consolidated summary of History of Special Wakeup Requests for each core, for debug & FFDC <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=37><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SPC_WKUP_HISTORY_C0_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_SET_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_CLR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_ACT_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_DRP_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUOTR_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUFSP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUOCC_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUHYP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SPC_WKUP_HISTORY_C1_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPECIAL_WKUP_RECENT_SET_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPECIAL_WKUP_RECENT_CLR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPECIAL_WKUP_RECENT_ACT_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPECIAL_WKUP_RECENT_DRP_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPWUOTR_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPWUFSP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPWUOCC_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C1.SPWUHYP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SPC_WKUP_HISTORY_C2_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPECIAL_WKUP_RECENT_SET_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPECIAL_WKUP_RECENT_CLR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPECIAL_WKUP_RECENT_ACT_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPECIAL_WKUP_RECENT_DRP_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPWUOTR_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPWUFSP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPWUOCC_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C2.SPWUHYP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.SPC_WKUP_HISTORY_C3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPECIAL_WKUP_RECENT_SET_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPECIAL_WKUP_RECENT_CLR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPECIAL_WKUP_RECENT_ACT_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPECIAL_WKUP_RECENT_DRP_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPWUOTR_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPWUFSP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPWUOCC_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C3.SPWUHYP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPC_WKUP_HISTORY_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_SET: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1. This field is encoded as follows <BR>00: SPWU_OTR <BR>01: SPWU_FSP <BR>10: SPWU_OCC <BR>11: SPWU_FSP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_CLR: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 0. Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_ACT: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1 and caused a new special wakeup request to activate (i.e. all <BR>SPWU sources including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_DRP: Records which firmware source most recently wrote its SPWU_* register to a 0 and caused the special wakeup request to drop (i.e. all SPWU sources not <BR>including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OTR_SPECIAL_WKUP_REQ: Core Special Wakeup for Other Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if ( SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_FSP_SPECIAL_WKUP_REQ: Core Special Wakeup for FSP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OCC_SPECIAL_WKUP_REQ: Core Special Wakeup for OCC Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_HYP_SPECIAL_WKUP_REQ: Core Special Wakeup for HYP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPC_WKUP_HISTORY_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_SET: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1. This field is encoded as follows <BR>00: SPWU_OTR <BR>01: SPWU_FSP <BR>10: SPWU_OCC <BR>11: SPWU_FSP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_CLR: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 0. Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_ACT: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1 and caused a new special wakeup request to activate (i.e. all <BR>SPWU sources including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_DRP: Records which firmware source most recently wrote its SPWU_* register to a 0 and caused the special wakeup request to drop (i.e. all SPWU sources not <BR>including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OTR_SPECIAL_WKUP_REQ: Core Special Wakeup for Other Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if ( SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_FSP_SPECIAL_WKUP_REQ: Core Special Wakeup for FSP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OCC_SPECIAL_WKUP_REQ: Core Special Wakeup for OCC Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_HYP_SPECIAL_WKUP_REQ: Core Special Wakeup for HYP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPC_WKUP_HISTORY_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_SET: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1. This field is encoded as follows <BR>00: SPWU_OTR <BR>01: SPWU_FSP <BR>10: SPWU_OCC <BR>11: SPWU_FSP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_CLR: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 0. Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_ACT: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1 and caused a new special wakeup request to activate (i.e. all <BR>SPWU sources including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_DRP: Records which firmware source most recently wrote its SPWU_* register to a 0 and caused the special wakeup request to drop (i.e. all SPWU sources not <BR>including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OTR_SPECIAL_WKUP_REQ: Core Special Wakeup for Other Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if ( SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_FSP_SPECIAL_WKUP_REQ: Core Special Wakeup for FSP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OCC_SPECIAL_WKUP_REQ: Core Special Wakeup for OCC Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_HYP_SPECIAL_WKUP_REQ: Core Special Wakeup for HYP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPC_WKUP_HISTORY_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_SET: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1. This field is encoded as follows <BR>00: SPWU_OTR <BR>01: SPWU_FSP <BR>10: SPWU_OCC <BR>11: SPWU_FSP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_CLR: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 0. Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_ACT: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1 and caused a new special wakeup request to activate (i.e. all <BR>SPWU sources including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_DRP: Records which firmware source most recently wrote its SPWU_* register to a 0 and caused the special wakeup request to drop (i.e. all SPWU sources not <BR>including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OTR_SPECIAL_WKUP_REQ: Core Special Wakeup for Other Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if ( SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_FSP_SPECIAL_WKUP_REQ: Core Special Wakeup for FSP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OCC_SPECIAL_WKUP_REQ: Core Special Wakeup for OCC Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_HYP_SPECIAL_WKUP_REQ: Core Special Wakeup for HYP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME DDS Update Calibration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001700"</A>00000001C0001700 (PPE)<BR>
<A NAME="00000000200E0170"</A>00000000200E0170 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DUCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains per-DDS specific calibration settings for the 4 cores in the Quad, allowing a single SCOM per Quad to update DDS calibration upon Pstate changes. <BR>Writes to this register spawn a "mini-cast" to all good CPMS macros as selected by CORE_UPDATE_ENABLE to the FDCR address 0xE40, with data bits 4 and 16 both set to 1, bits 6:15 set per-core as defined in the fields of this register, and all other bits 0. <BR>Usage Note: If the TRIP points or TRIP_OFFSET must also be changed, the FDCR can first be written via multi-cast to all Core DDS with SUPPRESS_FTC_UPDATE=1 and CONTROL_UPDATE_DISABLE=1, followed by a write to this per-Quad register, to update the DDS configuration atomically. <BR>WRITE_EFFECT{ <BR>if ((CORE_UPDATE_ENABLE&0x8) !=0) { <BR>EXT_FIELD_SET(CPMS0, CUCR, FDCR_UPDATE_INPROGRESS, 0); <BR>EXT_FIELD_SET(CPMS0, FDCR, SUPPRESS_FTC_UPDATE,0); <BR>EXT_FIELD_SET(CPMS0, FDCR, CAL_ADJUST, FDCR_CAL_ADJUST_C0); <BR>EXT_FIELD_WRITE(CPMS0, FDCR, DELAY, FDCR_DELAY_C0); <BR>} <BR>if ((CORE_UPDATE_ENABLE&0x4) !=0) { <BR>EXT_FIELD_SET(CPMS1, CUCR, FDCR_UPDATE_INPROGRESS, 0); <BR>EXT_FIELD_SET(CPMS1, FDCR, SUPPRESS_FTC_UPDATE,0); <BR>EXT_FIELD_SET(CPMS1, FDCR, CAL_ADJUST, FDCR_CAL_ADJUST_C1); <BR>EXT_FIELD_WRITE(CPMS1, FDCR, DELAY, FDCR_DELAY_C1); <BR>} <BR>if ((CORE_UPDATE_ENABLE&0x2) !=0) { <BR>EXT_FIELD_SET(CPMS2, CUCR, FDCR_UPDATE_INPROGRESS, 0); <BR>EXT_FIELD_SET(CPMS2, FDCR, SUPPRESS_FTC_UPDATE,0); <BR>EXT_FIELD_SET(CPMS2, FDCR, CAL_ADJUST, FDCR_CAL_ADJUST_C2); <BR>EXT_FIELD_WRITE(CPMS2, FDCR, DELAY, FDCR_DELAY_C2); <BR>} <BR>if ((CORE_UPDATE_ENABLE&0x1) !=0) { <BR>EXT_FIELD_SET(CPMS3, CUCR, FDCR_UPDATE_INPROGRESS, 0); <BR>EXT_FIELD_SET(CPMS3, FDCR, SUPPRESS_FTC_UPDATE,0); <BR>EXT_FIELD_SET(CPMS3, FDCR, CAL_ADJUST, FDCR_CAL_ADJUST_C3); <BR>EXT_FIELD_WRITE(CPMS3, FDCR, DELAY, FDCR_DELAY_C3); <BR>} <BR>} // <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_ENDP.ADDR_DEC.DUCR_RDATA(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_DELAY_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_DELAY_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_DELAY_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_DELAY_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_CAL_ADJUST_C0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_CAL_ADJUST_C1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_CAL_ADJUST_C2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FDCR_CAL_ADJUST_C3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_UPDATE_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Reserved_44_63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME WOF CEFFective Overage Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001740"</A>00000001C0001740 (PPE)<BR>
<A NAME="00000000200E0174"</A>00000000200E0174 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_WCOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines relative throttle amount requested by the WOF algorithm based on amount of Ceffective overage when already at Fmin. Writes to this register set the WCOR_UPDATE bit in EISR and if WOF_AUTO_SEQ_ENABLE=1 also updates the corresponding fields in FTXR, based on the corresponding OVER_THROTTLED field. <BR>Note that if more than one Core has a pending update to the same Index, only one SRAM access is performed and a single multi-region register write to the DTCR is performed to those Cores CPMS registers.  If there is a pending update to different throttle indices, the DTC Sequencer performs a fair Round Robin update to update each pending core. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.WCOR_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.WCOR_Q_0_INST.LATC.L2(7:13) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.WCOR_Q_0_INST.LATC.L2(14:20) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.WCOR_Q_0_INST.LATC.L2(21:27) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C0_OVER_THROTTLED: Only used in advanced WOF mode. Indicates that the core was "over throttled" during the previous WOF period, in which case the next field is used to <BR>indicate the magnitude. TBD if PGPE populates the value in the next field based on delta Pstate in 16.67 Mhz frequency steps it could have increased <BR>or attempts to convert that into a "negative" Ceff Overage. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C0_THROTTLE_INDEX: Corresponds to a 6-bit Fine Decode Throttle Control Table index for Core0. <BR>If WOF_AUTO_SEQ_ENABLE=1, this field also updates C0_DTC_INDEX in FTXR, unless the previous field is 1 in which case C0_DTC_INDEX is written to 0x0. <BR>Proposed function not approved: if QMCR[QOS_AUTO_INDEX_UPDATE]=1 the hardware will also take into account the per-thread indices in QOSR and perform <BR>the corresponding DTTR write. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C1_OVER_THROTTLED: Same as the previous fields, except for Core1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C1_THROTTLE_INDEX: Same as the previous fields, except for Core1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C2_OVER_THROTTLED: Same as the previous fields, except for Core2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C2_THROTTLE_INDEX: Same as the previous fields, except for Core2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C3_OVER_THROTTLED: Same as the previous fields, except for Core3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_WCOR_C3_THROTTLE_INDEX: Same as the previous fields, except for Core3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Fine Throttle Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001780"</A>00000001C0001780 (PPE)<BR>
<A NAME="00000000200E0178"</A>00000000200E0178 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_FTXR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the Fine Decode Throttle Index controls per core as well as the DTC Sequencer pending bits. Writes to this register fail with invalid access return code if  WOF_AUTO_SEQ_ENABLE=1, and if the write was a local PPE access will set the ERR[LOCAL_ACCESS_PROTECT_ERR]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_DTC_SEQ.FTXR_CORE0_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_DTC_SEQ.FTXR_CORE1_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_DTC_SEQ.FTXR_CORE2_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_DTC_SEQ.FTXR_CORE3_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_DTC_SEQ.FTXR_PENDING_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_DTC_SEQ.QOS_UPDATE_PENDING_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>C0_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>C1_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>C2_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>C3_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTX_UPDATE_PENDING</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QOS_UPDATE_PENDING</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Output Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00017C0"</A>00000001C00017C0 (PPE)<BR>
<A NAME="00000000200E017C"</A>00000000200E017C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCOCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the values sent to the Analog Resonant Clocking circuitry, and is only modified by SCOM write if  RCSCR[STEP_ENABLE]=0.  Note that the *_RESCLK_ACTUAL are implemented as CCFG latches for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCOCR_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RES_CLK_CNTRL0_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RES_CLK_CNTRL1_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RES_CLK_CNTRL2_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RES_CLK_CNTRL3_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE0_RESCLK_CONTROL: When RCSCR[STEP_ENABLE]=0: <BR>SCOM write to this register updates this field allowing code to manually control the Resonant Clock circuitry; <BR>When RCSCR[STEP_ENABLE]=1: <BR>this field is controlled by the Resclk Stepper and SCOM writes to this register are ignored. <BR>Note: bits 0:3 of this field define sb_strength(0:3) <BR>bits 4:7 of this field define sw_switch(0:3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE1_RESCLK_CONTROL: Same as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE2_RESCLK_CONTROL: Same as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE3_RESCLK_CONTROL: Same as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE0_RESCLK_ACTUAL: Actual value being sent out of the macro pins, after any gating, for debug visibility <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE1_RESCLK_ACTUAL: Same as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE2_RESCLK_ACTUAL: Same as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCOCR_CORE3_RESCLK_ACTUAL: Same as above. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001800"</A>00000001C0001800 (PPE)<BR>
<A NAME="00000001C0001820"</A>00000001C0001820 (PPE2)<BR>
<A NAME="00000001C0001830"</A>00000001C0001830 (PPE1)<BR>
<A NAME="00000000200E0180"</A>00000000200E0180 (SCOM)<BR>
<A NAME="00000000200E0182"</A>00000000200E0182 (SCOM2)<BR>
<A NAME="00000000200E0183"</A>00000000200E0183 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls Mode of operation for the Resonant Clock Stepper State Machine <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCMR_REG_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RCMR_C0_RES_CLK_CNTRL_INDEX_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RCMR_C1_RES_CLK_CNTRL_INDEX_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RCMR_C2_RES_CLK_CNTRL_INDEX_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RCMR_C3_RES_CLK_CNTRL_INDEX_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_STEP_ENABLE: 0: Disables the Resclk Stepper state machine from altering the controls to the Analog Resonant Clock circuits <BR>1: The Resclk Stepper will automatically step the controls to the Analog Resonant Clock circuits, in response to Core Target Index changes. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_AUTO_ACK_ENABLE: Causes QME hardware to generate a PCB Interrupt Type 0 as an ACK back to PGPE when all cores are Done stepping to their Target Index after a write to <BR>RCPTR requests a new Target Pstate. In other words, the QME hardware induces a PIG to be sent when RPTR[PSTATE_CHANGE_PENDING]=1 and <BR>RCSCR[CORE_CHANGE_DONE] = 0xF. <BR>NOTE: This should not be set until after the Resclk Stepping, including RCPTR, is properly configured. <BR>NOTE: when this is set, every write to the RCPTR will generate an ACK regardless if the value of the TARGET_PSTATE changes. <BR>When this bit is zero, the EIMR should enable CORE_RESCLK_DONE to interrupt the QME Hcode instead for workarounds. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_AUTO_TARGET_DISABLE: 0: Resclk Stepper updates the per-core RCSCR[COREn_TARGET_INDEX] in response to changes in RCPTR[TARGET_PSTATE] or per-Core RCSCR[RESCLK_OFF_REQ]. <BR>1: Disables the Resclk Stepper from altering the Core Target Index to allow for Hcode workarounds (EIMR should enable RPTR writes to interrupt the QME <BR>Hcode, which can then manually update the RCSCR targets in response). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_AUTO_DONE_DISABLE: 0: Each RCSCR[CORE_CHANGE_DONE] is set when that Cores Resclk Control Index matches its Target Index. <BR>1: Disables the Resclk Stepper from setting RCSCR[CORE_CHANGE_DONE], to allow for Hcode workarounds (EIMR should enable RPTR writes to interrupt the <BR>QME Hcode instead, which can then perform other needed operations before manually setting the DONEs to cause the auto-ACK) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_STEP_DELAY: Number of QME cycles times 4 to delay between Resclk Control Steps. The value written into this field should only be changed when STEP_ENABLE=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:34</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_CORE0_CONTROL_INDEX: Core0 Index into Resclk Array, visibility for debug. <BR>When STEP_ENABLE is <BR>0: <BR>this field immediately follows (one cycle later) the value in RCSCR[CORE0_TARGET_INDEX] <BR>1: <BR>Stepper state machine increments or decrements this field, until it matches RCSCR[CORE0_TARGET_INDEX] as per STEP_DELAY. <BR>Changes in this field updates the CORE0_RESCLK_CONTROL outputs accordingly, using the contents of the Resclk Control Table (which is available via <BR>RCTAR). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_CORE1_CONTROL_INDEX: Core1 Index into Resclk Array. See description above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_CORE2_CONTROL_INDEX: Core2 Index into Resclk Array. See description above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCMR_CORE3_CONTROL_INDEX: Core3 Index into Resclk Array. See description above. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Status & Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001840"</A>00000001C0001840 (PPE)<BR>
<A NAME="00000001C0001860"</A>00000001C0001860 (PPE2)<BR>
<A NAME="00000001C0001870"</A>00000001C0001870 (PPE1)<BR>
<A NAME="00000000200E0184"</A>00000000200E0184 (SCOM)<BR>
<A NAME="00000000200E0186"</A>00000000200E0186 (SCOM2)<BR>
<A NAME="00000000200E0187"</A>00000000200E0187 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCSCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides the dynamic runtime Resonant Clocking Controls, Status of the Resclk Stepper, as well as a way to override the Target Indices or Change Done bits per core if their Auto modes are disabled in RCMR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCSCR_REG_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C0_REG_CHANGE_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C1_REG_CHANGE_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C2_REG_CHANGE_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C3_REG_CHANGE_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C0_REG_CHANGE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C1_REG_CHANGE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C2_REG_CHANGE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C3_REG_CHANGE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C0_BAD_PARTIAL_GOOD_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C1_BAD_PARTIAL_GOOD_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C2_BAD_PARTIAL_GOOD_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C3_BAD_PARTIAL_GOOD_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.CORE_CHANGE_ERR_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C0_RES_CLK_TARGET_INDEX_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C1_RES_CLK_TARGET_INDEX_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C2_RES_CLK_TARGET_INDEX_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.C3_RES_CLK_TARGET_INDEX_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE_OFF_REQ: Per Core(0..3) Resonant Clocking Off Request. <BR>QME Hcode writes the corresponding bit to 1 in response to Core Stop State entry and writes to 0 for Core Stop exit, and in both cases polls for the <BR>corresponding bit in CORE_CHANGE_DONE to be set. SCOM writes always update this field, regardless of RCMR modes. <BR>Writes to these bits are ignored if the corresponding RCSCR.CORE_PARTIAL_GOOD is not set, otherwise changing a bit in this field clears the <BR>corresponding CORE_CHANGE_DONE and sets the corresponding CORE_CHANGE_ACTIVE until the Resclk state machine is done (or any QME workaround code has <BR>completed, if necessary). <BR>When RCMR[AUTO_TARGET_DISABLE]=0 , this field also chooses what index feeds the Resclk state machine Target Index select.. When this bit is 1, the <BR>CORE[0..3]_TARGET_INDEX field below is set to RCIMR[RX0] else it is set to RPTR[TARGET_INDEX]. <BR>WRITE_EFFECT { <BR>CORE_CHANGE_DONE= ( CORE_OFF_REQ^CORE0_TARGET_INDEX)| CORE_PARTIAL_GOOD; <BR>CORE_CHANGE_ACTIVE=~CORE_CHANGE_DONE; } AFTER_DELAY[large] { <BR>CORE0_TARGET_INDEX=CORE_OFF_REQ&CORE_PARTIAL_GOOD; <BR>CORE_CHANGE_DONE= 0xF; <BR>CORE_CHANGE_ACTIVE=0x0;} // fake behavioral for SIMICS only, no need to update the correct intermediate target index fields, instead use CORE0_INDEX <BR>as a cheat in SIMICS to save the previous value of the core off request to model the DONE and ACTIVE behavior. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE_CHANGE_DONE: Per Core(0..3) Resonant Clocking Change is Done. <BR>The bits in this field which have CORE_PARTIAL_GOOD=1 are always cleared by writes to RCPTR. <BR>The AND of these 4 bits feeds an EISR bit for workarounds. <BR>If RCMR[AUTO_DONE_DISABLE] is <BR>0: <BR>each bit is set automatically by the hardware Stepper when that Cores actual Resclk Control Index matches its Target Index, and SCOM writes to this <BR>field are ignored. <BR>1: <BR>SCOM writes can change this field to allow for code workarounds and automatic hardware Stepper changes are disabled. However, writes to these bits are <BR>ignored if the corresponding CORE_PARTIAL_GOOD is not set. <BR>Note: these bits set do not imply CORE_CHANGE_ACTIVE bits are zero, since the Core may go in and out of resonance due to Stop State changes altering <BR>CORE_OFF_REQ. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE_CHANGE_ACTIVE: For Debug. Per Core(0..3) Resonant Clocking Change is Active. <BR>For each bit, if CORE_PARTIAL_GOOD=1: <BR>Set when RCMR STEP_ENABLE=1 and either a) this register is written or b) AUTO_TARGET_DISABLE=0 and RCPTR is written. Cleared when COREn_TARGET_INDEX <BR>matches COREn_CONTROL_INDEX. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE_PARTIAL_GOOD: Per Core(0..3) "Partial Good" indications from Pervasive (also reflected in the QMCR field of the same name). When not set, forces corresponding bits <BR>in CORE_OFF_REQ and CORE_CHANGE_DONE to 1 and CORE_CHANGE_ACTIVE to 0. <BR>Note that this value does not change while power management Hcode is active or Pstate (therefore resclk) changes are occurring. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE_CHANGE_ERROR: Error outputs from the Resclk State Machine that also feed into the sticky ERR[RESCLK_FREEZE] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:34</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE0_TARGET_INDEX: When RSCSR[STEP_ENABLE]=1, changes in this field cause the Stepper to engage. <BR>If RCSCR[AUTO_TARGET_DISABLE] is <BR>0: <BR>SCOM writes to this field are ignored and this value is controlled by the Resclk state machine based upon the value of CORE_OFF_REQ <BR>1: <BR>only SCOM writes update this field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE1_TARGET_INDEX: Core1 Index Target. See description above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE2_TARGET_INDEX: Core2 Index Target. See description above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCSCR_CORE3_TARGET_INDEX: Core3 Index Target. See description above. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Pstate Target Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001880"</A>00000001C0001880 (PPE)<BR>
<A NAME="00000000200E0188"</A>00000000200E0188 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCPTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writing this register allows the PGPE to change Resonant Clock setting based on the new Target Pstate, by automatically choosing an Index to feed into the Resclk Stepper, if enabled by RCMR.  Writes to this register sets an EISR bit to allow QME interrupt for Hcode workarounds. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCPTR_REG_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.PSTATE_RES_CLK_CHANGE_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.TARGET_PSTATE_RES_CLK_INDEX_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCPTR_TARGET_PSTATE: Target Pstate to be used by the Resonant Clock Assist Engine, to choose an Index from the RCIMR. <BR>Note: writes to this field are ignored when PSTATE_CHANGE_PENDING=1 and sets LFIR[RESCLK_PROTOCOL_ERR]. <BR>WRITE_EFFECT { <BR>if (QREGS.RCSCR.CORE_PARTIAL_GOOD != 0x0 <BR>) { <BR>RCSCR.CORE_CHANGE_DONE= ~QREGS.RCSCR.CORE_PARTIAL_GOOD ; <BR>RCSCR.CORE_CHANGE_ACTIVE=QREGS.RCSCR.CORE_PARTIAL_GOOD ; <BR>PSTATE_CHANGE_PENDING = 1; <BR>} <BR>} AFTER_DELAY[large] { <BR>if (QREGS.RCMR.STEP_ENABLE==1 && <BR>QREGS.RCMR.AUTO_TARGET_DISABLE==0 && <BR>QREGS.RCMR.AUTO_DONE_DISABLE==0 <BR>) { <BR>RCSCR.CORE_CHANGE_DONE= 0xF; <BR>RCSCR.CORE_CHANGE_ACTIVE=0x0; <BR>PSTATE_CHANGE_PENDING=0; <BR>if (QREGS.RCMR.AUTO_ACK_ENABLE==1) { <BR>if (QREGS.PIG.QUAD_ID==0x0) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q0, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_0, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x1) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q1, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_1, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x2) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q2, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_2, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x3) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q3, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_3, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x4) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q4, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_4, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x5) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q5, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_5, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x6) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q6, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_6, 1); <BR>} else if (QREGS.PIG.QUAD_ID==0x7) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0Q7, pcb_intr_payload, TARGET_PSTATE); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT0PRa, pcb_intr_type_0_pending_7, 1); <BR>} <BR>}}} // CHANGE_DONE, ACTIVE, PENDING, and PIG only happen automatically without additional code intervention if all parts of the RESCLK stepper are <BR>enabled. If all cores are bad, in reality the PIG would happen immediately but dont want to replicate all that write effect code <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCPTR_PSTATE_CHANGE_PENDING: For Debug. Resclk state machine has a Pstate change pending. Set when the RCPTR is written and RCMR[STEP_ENABLE]=1. Cleared when RCMR[STEP_ENABLE]=0 <BR>or when RCSCR[CORE_CHANGE_DONE] = 0xF. <BR>Note: if RCMR[AUTO_ACK_ENABLE]=1, the Pstate change ACK is posted to the PIG when this bit is set and RCSCR[CORE_CHANGE_DONE] = 0xF. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCPTR_TARGET_INDEX: For Debug. Result of the Table lookup Index from RCIMR[RX0..3] corresponding to the TARGET_PSTATE. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Index Map Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00018C0"</A>00000001C00018C0 (PPE)<BR>
<A NAME="00000000200E018C"</A>00000000200E018C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCIMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Pick the maximum row below whose Pstate <= RESCLK_PTARGET to choose an index into the resonant clock setting table. There are 4 mapped indices (Resonant Clock Ranges) where increasing index gets smaller (faster) Pstate. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCIMR_REG_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCIMR_REG_Q_0_INST.LATC.L2(8:20) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCIMR_REG_Q_0_INST.LATC.L2(21:33) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCIMR_REG_Q_0_INST.LATC.L2(34:38) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.PSTATE_0_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.RESCLK_RCIMR_REG_Q_0_INST.LATC.L2(39:43) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RP0: Pstate inflection point 0 (Resonance OFF) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RX0: Index to use when RESCLK_PTARGET >= RP0 (Resonance OFF) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RP1: Pstate inflection point 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RX1: Index to use when RP0 > RESCLK_PTARGET >= RP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RP2: Pstate inflection point 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RX2: Index to use when RP1 > RESCLK_PTARGET >= RP2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RP3: Pstate inflection point 3 (Always Pstate0 = fastest freqeuncy) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCIMR_RX3: Index to use when RP2 > RESCLK_PTARGET <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Table Access Register0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001900"</A>00000001C0001900 (PPE)<BR>
<A NAME="00000000200E0190"</A>00000000200E0190 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCTAR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Four SCOM registers to access the 32-entry Resclk Control Table containing a byte per entry.  This is implemented in hardware as a 4*8byte entries with parity.  Each SCOM register accesses eight 1-byte table entries.  The top 2 bits of the 5-bit Resclk Control Index control which "row" RCTAR 0..3 and the bottom 3 bits of the index choose which of the 8 bytes in the row to send to the Resclk circuit control outputs. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.GC_SSA.SSA_MAC.CORE_0_1.CORE.GEN#14.BITROW.CELLS_NOSCAN.CELLS.SSA_CELL.L1(0,1) [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCTAR0_DATA: Contents of the Resonant Clock Control Table. <BR>One byte per entry for 32 entries total. <BR>RCTAR0 contains Resclk Control Entries 0..7 <BR>RCTAR1 contains Resclk Control Entries 8..15 <BR>RCTAR2 contains Resclk Control Entries 16..23 <BR>RCTAR3 contains Resclk Control Entries 24..31 <BR>Permanent ERRATA HW551494: <BR>Code should never attempt to READ this register while when Pstate change is enabled. Workaround requires the auto-sequencer to be disabled using the <BR>following sequence: <BR>Clear RCMR[0] // disable STEP sequencer <BR>Set RCMR[2] // disable AUTO_TARGET <BR>Clear RSCSR[35:63] // zero the cores TARGET_INDEX <BR>Read RCTAR <BR>Then restore the auto resclk behavior: <BR>Set RCMR[0] and Clear RCMR[2] <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Table Access Register1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001940"</A>00000001C0001940 (PPE)<BR>
<A NAME="00000000200E0194"</A>00000000200E0194 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCTAR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Four SCOM registers to access the 32-entry Resclk Control Table containing a byte per entry.  This is implemented in hardware as a 4*8byte entries with parity.  Each SCOM register accesses eight 1-byte table entries.  The top 2 bits of the 5-bit Resclk Control Index control which "row" RCTAR 0..3 and the bottom 3 bits of the index choose which of the 8 bytes in the row to send to the Resclk circuit control outputs. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.GC_SSA.SSA_MAC.CORE_0_1.CORE.GEN#14.BITROW.CELLS_NOSCAN.CELLS.SSA_CELL.L1(1,1) [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCTAR1_DATA: Contents of the Resonant Clock Control Table. <BR>One byte per entry for 32 entries total. <BR>RCTAR0 contains Resclk Control Entries 0..7 <BR>RCTAR1 contains Resclk Control Entries 8..15 <BR>RCTAR2 contains Resclk Control Entries 16..23 <BR>RCTAR3 contains Resclk Control Entries 24..31 <BR>Permanent ERRATA HW551494: <BR>Code should never attempt to READ this register while when Pstate change is enabled. Workaround requires the auto-sequencer to be disabled using the <BR>following sequence: <BR>Clear RCMR[0] // disable STEP sequencer <BR>Set RCMR[2] // disable AUTO_TARGET <BR>Clear RSCSR[35:63] // zero the cores TARGET_INDEX <BR>Read RCTAR <BR>Then restore the auto resclk behavior: <BR>Set RCMR[0] and Clear RCMR[2] <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Table Access Register2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001980"</A>00000001C0001980 (PPE)<BR>
<A NAME="00000000200E0198"</A>00000000200E0198 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCTAR2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Four SCOM registers to access the 32-entry Resclk Control Table containing a byte per entry.  This is implemented in hardware as a 4*8byte entries with parity.  Each SCOM register accesses eight 1-byte table entries.  The top 2 bits of the 5-bit Resclk Control Index control which "row" RCTAR 0..3 and the bottom 3 bits of the index choose which of the 8 bytes in the row to send to the Resclk circuit control outputs. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.GC_SSA.SSA_MAC.CORE_0_1.CORE.GEN#14.BITROW.CELLS_NOSCAN.CELLS.SSA_CELL.L1(2,1) [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCTAR2_DATA: Contents of the Resonant Clock Control Table. <BR>One byte per entry for 32 entries total. <BR>RCTAR0 contains Resclk Control Entries 0..7 <BR>RCTAR1 contains Resclk Control Entries 8..15 <BR>RCTAR2 contains Resclk Control Entries 16..23 <BR>RCTAR3 contains Resclk Control Entries 24..31 <BR>Permanent ERRATA HW551494: <BR>Code should never attempt to READ this register while when Pstate change is enabled. Workaround requires the auto-sequencer to be disabled using the <BR>following sequence: <BR>Clear RCMR[0] // disable STEP sequencer <BR>Set RCMR[2] // disable AUTO_TARGET <BR>Clear RSCSR[35:63] // zero the cores TARGET_INDEX <BR>Read RCTAR <BR>Then restore the auto resclk behavior: <BR>Set RCMR[0] and Clear RCMR[2] <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Resonant Clock Table Access Register3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00019C0"</A>00000001C00019C0 (PPE)<BR>
<A NAME="00000000200E019C"</A>00000000200E019C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_RCTAR3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Four SCOM registers to access the 32-entry Resclk Control Table containing a byte per entry.  This is implemented in hardware as a 4*8byte entries with parity.  Each SCOM register accesses eight 1-byte table entries.  The top 2 bits of the 5-bit Resclk Control Index control which "row" RCTAR 0..3 and the bottom 3 bits of the index choose which of the 8 bytes in the row to send to the Resclk circuit control outputs. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.RES_CLK_SEQ.GC_SSA.SSA_MAC.CORE_0_1.CORE.GEN#14.BITROW.CELLS_NOSCAN.CELLS.SSA_CELL.L1(3,1) [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RCTAR3_DATA: Contents of the Resonant Clock Control Table. <BR>One byte per entry for 32 entries total. <BR>RCTAR0 contains Resclk Control Entries 0..7 <BR>RCTAR1 contains Resclk Control Entries 8..15 <BR>RCTAR2 contains Resclk Control Entries 16..23 <BR>RCTAR3 contains Resclk Control Entries 24..31 <BR>Permanent ERRATA HW551494: <BR>Code should never attempt to READ this register while when Pstate change is enabled. Workaround requires the auto-sequencer to be disabled using the <BR>following sequence: <BR>Clear RCMR[0] // disable STEP sequencer <BR>Set RCMR[2] // disable AUTO_TARGET <BR>Clear RSCSR[35:63] // zero the cores TARGET_INDEX <BR>Read RCTAR <BR>Then restore the auto resclk behavior: <BR>Set RCMR[0] and Clear RCMR[2] <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME HTM MODE Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001A00"</A>00000001C0001A00 (PPE)<BR>
<A NAME="00000000200E01A0"</A>00000000200E01A0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QHTMODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>HTM Collection Mode Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_MODE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMODE_HTM_ENABLE: HTM enable, set by software <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMODE_MODE_WRAP: MODE WRAP <BR>0: Stop trace when reah top of trace memory <BR>1: Trace will continue until a stop trigger is received. Wrap to beginning of trace memory with the top has been reached <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMODE_DIS_TSTAMP: MODE_DIS_TSTAMP <BR>0: write of timestamps enabled <BR>1 disable writing of timestamps <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMODE_SINGLE_TSTAMP: MODE_SINGLE_TSTAMP <BR>0: additional timestamp written on timer overflow <BR>1: timestamp only before new record (if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME HTM Trace Memory Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001A40"</A>00000001C0001A40 (PPE)<BR>
<A NAME="00000000200E01A4"</A>00000000200E01A4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QHTMEM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>HTM Trace Memory Configuration Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_MEM_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_MEM_Q_0_INST.LATC.L2(6:29) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_MEM_Q_30_INST.LATC.L2(30:46) [00000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMEM_MEM_ALLOC: MEM_ALLOC <BR>0: memory based address not configured <BR>1: memory address configured <BR>This bit must be written to zero before setting since the HTM looks for the 0->1 transition to indicate the memory address has been updated <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMEM_MEM_SCOPE: MEM_SCOPE: Configure the scope used when writing the HTM Trace memory. If the scope is not large enough the HTM will get an address error If the <BR>scope is too large, HTM will experience excessive delay. <BR>Set scope to system if htm memory is on foreign link <BR>000: Local <BR>010: Near <BR>011: Group <BR>100: Remote <BR>101: Vectored <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMEM_MEM_PRIORITY: MEM_PRIORITY: Configure the starting priority used when writing the HTM Trace Memory <BR>0: Low <BR>1: High <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMEM_MEM_SIZE_SMALL: MEM_SIZE_SMALL: <BR><BR>Dial enums:<BR>TRACE_MEM_SIZE_FROM_512M_TO_256G=>0b0<BR>TRACE_MEM_SIZE_FROM_16M_TO_8G=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00 <BR>Dial enums:<BR>TRACE_MEM_SIZE_FROM_512M_TO_256G=>0b0<BR>TRACE_MEM_SIZE_FROM_16M_TO_8G=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMEM_MEM_BASE: MEM_BASE: Trace memory base address(8:39). The Trace Memory Base Address must be aligned on a Trace Memory Size boundary <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTMEM_MEM_SIZE: MEM_SIZE: These bits define the mask to bits (31:39) of the Trace Memory Base address and define the size of the trace memory between 16MB and 8GB <BR>16M: 000000000 <BR>32M: 000000001 <BR>64M: 000000011 <BR>128M: 000000111 <BR>256M: 000001111 <BR>512M: 000011111 <BR>1G: 000111111 <BR>2G: 001111111 <BR>4G: 011111111 <BR>8G: 111111111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME HTM Last Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001AC0"</A>00000001C0001AC0 (PPE)<BR>
<A NAME="00000000200E01AC"</A>00000000200E01AC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QHTLAST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>HTM Last Address Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_LAST_REC_DROPPED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_LAST_Q_8_INST.LATC.L2(8:56) [0000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTLAST_HTM_BUFFER_OVERFLOW: DD1: Not Implemented <BR>DD2: During the HTM trace capture, the trace buffer overflowed and one or more records was lost. This bit is reset when a new trace is started. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTLAST_LAST_ADDRESS: LAST_ADDRESS: The last cache line address of the memory trace. Guaranteed valid only when HTM is in the Complete State <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME HTM Trigger Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0001B00"</A>00000001C0001B00 (PPE)<BR>
<A NAME="00000000200E01B0"</A>00000000200E01B0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_QHTTRIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>QHTM Trigger Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_QHTM_TRACE.QHTM_TOP.SC.HTM_TRIG_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTTRIG_HTMSC_TRIG_START: HTMSC_TRIG_START: Start Trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTTRIG_HTMSC_TRIG_STOP: HTMSC_TRIG_STOP: Stop Trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_QHTTRIG_HTMSC_TRIG_PAUSE: HTMSC_TRIG_PAUSE: Pause Trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Local Timer Select Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002400"</A>00000001C0002400 (PPE)<BR>
<A NAME="00000000200E0240"</A>00000000200E0240 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_TSEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register selects the rate of the Fixed Interval and Watchdog Timers. <BR>The input to the PPE will pulse every 2^(23 - select) times the input timer period (which is the Nest cycle time/64), unless select is zero in which case the timer pulse is disabled. <BR>SUMMARY: the timer rate is given by: 2^(29-select) / Nest_Frequency when select is non-zero. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.TSEL_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TSEL_WATCHDOG_SEL: Selects Watchdog Timer rate. <BR>In addition for QME, PCB (SIB interface) timeout, QME SRAM scrub rate, and BCE timeout is equal to this time divided by 4 (meaning this field minus 2, <BR>so disabled if this field is 0x0 or 0x1). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TSEL_FIT_SEL: Selects Fixed Interval Timer rate. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Local Debug Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002440"</A>00000001C0002440 (PPE)<BR>
<A NAME="00000001C0002460"</A>00000001C0002460 (PPE2)<BR>
<A NAME="00000001C0002470"</A>00000001C0002470 (PPE1)<BR>
<A NAME="00000000200E0244"</A>00000000200E0244 (SCOM)<BR>
<A NAME="00000000200E0246"</A>00000000200E0246 (SCOM2)<BR>
<A NAME="00000000200E0247"</A>00000000200E0247 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PPEDBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains mode bits controlling the debug bolt-on and PPE behavior on checkstop and trigger. <BR>Note: add WCLEAR and WOR support missing in P9. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PPEDBG_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PPEDBG_Q_0_INST.LATC.L2(24:30) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_DBG: Enable Debug Trace. Master switch that enables clocks to the trace. Also causes RiscTrace to start on rising edge & stop on falling edge when <BR>RISCTRACE is enabled (TRACE_DATA_SEL(0)=0). <BR>Note: In HTM debug mode, QHTTRIG must be independently controlled to start and stop record collection. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_HALT_ON_XSTOP: Enable Halt on Checkstop input <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_HALT_ON_TRIG: Enable Halt on Trigger input <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_COVERAGE_MODE: Enables Code Coverage Trace Mode. When set, no longer traces every instruction executed, and adds SPRG0 and MARK data to the trace. Note: only <BR>supported when EN_INTR_ADDR and EN_TRACE_EXTRA are both set to 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_INTR_ADDR: When RISCTRACE is enabled, trace the Full Interrupt Vector Address, otherwise only trace the lower byte of address. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_TRACE_EXTRA: When RISCTRACE is enabled and this bit is set, records extra trace data not needed for 405 RISCTrace spec. When this bit is set, record SPR data <BR>written by MTMSR or MTSPRG0 data and new MSR value set by RFI. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_TRACE_STALL: When RISCTRACE is enabled and this bit is set, stall cycles when the processor is not actively executing an instruction, that are not already included <BR>in the previous event, are recorded unless it is Halted or in Wait state. When this mode is not set, the RISTRACE is smaller but not time accurate. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_WAIT_CYCLES: When RISCTRACE is enabled and this bit is set, Stall Events are used to record the number of cycles the PPE is in Wait state. Otherwise cycles in <BR>Wait state are ignored. When this bit is set, EN_TRACE_STALL must also be set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_FULL_SPEED: When set, the trace valid is pulsed at 1:1 (4x faster than the debug data, which changes at PPE clock speed). This is required for CHTM and NHTM (in- <BR>memory trace). When this mode is NOT set, trace valid is held constant for a full PPE cycle (four 1:1 cycles). When connected to a trace array this <BR>value should match the corresponding sampling speed of the array. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_DIS_FLOW_CHANGE: When set, do not record code flow change and IAR trace events (taken & untaken branches, Interrupts/Exceptions, RFI, WRTEE, or Sync Events). Setting <BR>this mode is only supported when EN_COVERAGE_MODE=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_TRACE_MODE_SEL: For Debug Bus0: <BR>Bit 0 chooses between 0: PPE Core Debug Mode A; 1: Mode B <BR>Bit 1 when set, ORs in the secondary valid corresponding to lower bits of the trace data when they are from a different source than bits 0:23 (NOTE: <BR>likely 0 for HTM tracing) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_MARK_TRACE: Traces a unique record with an additional 16-bits to capture the (TG, TO, RA, and RB) fields on MARK type instructions. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_EN_EE_TRACE: Traces wrtee or wrteei instructions along with the new value of the EE bit with a unique record. If (EN_TRACE_EXTRA=0 or EN_COVERAGE_MODE=1), a <BR>unique record is also generated for RFI and MTMSR and exceptions to trace the value of the EE bit . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_TRACE_LOWER_SEL1: For Debug Bus 1: Selects contents of bits 64:87 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_FIR_TRIGGER: Programmatically assert a FIR bit (debug_trigger in the LFIR) to inject checkstop or send Attention to the Service Element. <BR>MODEL_EFFECT {if (FIR_TRIGGER==1) LFIR.DEBUG_TRIGGER=1;} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_MIB_GPIO: Spares connected to general purpose programmable output pins on the generic Memory Interface wrapper. Note: on QME bits 13:14 are connected to <BR>trigger outputs to the cache DBG macro. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_TRACE_DATA_SEL: For Debug Bus0: <BR>Mux select to choose debug data content on the trace bus. All 16 encodes are defined as per the table in the Debug Bolt-on chapter of the Power <BR>Management Spec. <BR>0x0 chooses an 88-bit PPE-RISCtrace by default. <BR>b00XX enables Risctrace records to be generated in the upper 64-bits of trace data. (note required for HTM traces). <BR>bXX00 selects the remaining 24 bits to form 88-bit Trace Packets to be generated on the debug bus to be sent to the hardware trace array (otherwise <BR>PPE, MIB, or EXT data will be used) <BR>The other 12 encodes contain permutations of the PPE Core, Memory Interface, and External debug buses instead of RISCtrace records. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_QHTM_TRACE_SEL: Selects upper debug bus(0:63) to send to QHTM in-memory Trace: <BR>0: Debug Bus0 (output of PPE generic debug block) <BR>1: Debug Bus1 (Data External to PPE generic) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_TRACE_EXT_SEL0: Selects one of two options to place on the EXT debug bus into the PPE Generic (see spec). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_TRACE_MODE_SEL1: Selects which Mode the QME Debug Bus1(0:87) is in: <BR>0: Mode X <BR>1: Mode Y <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PPEDBG_TRACE_DATA_SEL1: For Debug Bus1: Selects contents of bits 0:63 (see spec) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME PPE Timebase Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002480"</A>00000001C0002480 (PPE)<BR>
<A NAME="00000000200E0248"</A>00000000200E0248 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_TBR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register provides access to the free-running QME timebase (running off the fixed PAU/64 timer) and cycle count registers. (previously known as Quad Frequency Measurement Register). <BR>NOTE: this register is now writeable on P10, so OCC complex can synchronize this with its timebase during boot. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.TBR_TIMEBASE_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.TBR_CYCLES_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TBR_TIMEBASE: QME Timebase <BR>Free-running counter whose least significant bit increments every QME timer input pulse, which will be configured to run at approximately 32Mhz, based <BR>on a divide down of the PAU clock frequency. (At 2Ghz this will increment every 32ns, and this counter will wrap every 137 seconds). Firmware must <BR>perform all delta calculations (including accounting for the wrap condition) to perform elapsed time functions. <BR>RUNTIME_EFFECT {TBR.TIMEBASE += 1;} // SIMICS NOTE this needs to increment periodically off a tick time in the model,at a rate slower than cycles. <BR>e.g. 32Mhz versus 256mhz <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TBR_CYCLES: Free-running cycle counter, that accumulates number of quad cycles/4. Delta of this field per unit time (using the TIMEBASE field in this register) <BR>allows for an accurate average frequency calculation. <BR>The calculation is made as follows: <BR>CoreFreqavg = (Freqnest / 8) * delta(CYCLESA,CYCLESB) / delta(TIMEBASEA,TIMEBASEB) <BR>where the delta(A,B) function includes counter wrap/roll-over correction as follows: <BR>delta(A,B) = (((D=B-A)<0) ? D+=232 : D) <BR>For simics modeling: <BR>RUNTIME_EFFECT {TBR.CYLES += 8;} // SIMICS NOTE this needs to increment periodically off a tick time in the model <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Divide Enablement Register for PPE</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002500"</A>00000001C0002500 (PPE)<BR>
<A NAME="00000000200E0250"</A>00000000200E0250 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DERP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides an Unsigned Integer Divide function since PPE does not support a divide instruction.  Writing either all 8B or just the upper 4B of this register (DIVIDEND) initiates a hardware state machine to perform an iterative divide algorithm. Attempting to divide by Zero, or writing to either field in this register when a DIVIDE operation is already ongoing, causes the DORP register to be set to all 1s and resets the divide state machine logic.  Intended usage is to write the DERP and poll for the ones complement of DORP(0:63) to be non-zero (meaning no longer a value of all 1s). 4B writes to the lower 4B of this register (DIVISOR) will change its value but do not initiate a calculation. However, the intent is to access this register via 8B operations for efficiency. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.COE_BLOCK.DERP_DIVIDEND_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.COE_BLOCK.DERP_DIVISOR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DERP_DIVIDEND: Numerator. Unsigned Value that is being divided. <BR>WRITE_EFFECT <BR>{DORP.REMAINDER=0xFFFFFFFF; <BR>DORP.QUOTIENT=0xFFFFFFFF;} <BR>AFTER_DELAY[small] { if (DIVISOR != 0x0) <BR>{ <BR>DORP.QUOTIENT = cast(DIVIDEND, uint32) / cast(DIVISOR, uint32); <BR>DORP.REMAINDER = cast(DIVIDEND, uint32) % cast(DIVISOR, uint32); <BR>} <BR>} // note: model the divide operation when these 4 bytes are written <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DERP_DIVISOR: Denominator. Unsigned Value by which to divide. <BR>Note: Setting this to zero is not a valid operation. <BR>// note: writing just these 4bytes does not have effect on the DORP <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Divide Output Register for PPE</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002540"</A>00000001C0002540 (PPE)<BR>
<A NAME="00000000200E0254"</A>00000000200E0254 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_DORP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides the unsigned result of the division after the DERP is written. When the iterative hardware state machine is actively computing a divide request, SCOM reads to this register return a value of all 1s which is not a valid result (Engineering note: the latches in this register can be used in the actual calculation). If an illegal operation is attempted, this register is actually written by hardware to all 1s. Once a valid divide operation is complete, reads to this register return the result of the previously requested divide operation.   The intent to access this register via 8B operations for efficiency. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.COE_BLOCK.DORP_QUOTIENT_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.COE_BLOCK.DORP_REMAINDER_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DORP_QUOTIENT: Result of the DERP-requested divide operation: <BR>DIVIDEND div DIVISOR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DORP_REMAINDER: Remainder (outcome of the MODULO operation): <BR>DIVIDEND mod DIVISOR <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interrupt Source Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002600"</A>00000001C0002600 (PPE)<BR>
<A NAME="00000001C0002620"</A>00000001C0002620 (PPE2)<BR>
<A NAME="00000001C0002630"</A>00000001C0002630 (PPE1)<BR>
<A NAME="00000000200E0260"</A>00000000200E0260 (SCOM)<BR>
<A NAME="00000000200E0262"</A>00000000200E0262 (SCOM2)<BR>
<A NAME="00000000200E0263"</A>00000000200E0263 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_EISR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register indicates the pending interrupts to the QME before applying the mask in EIMR and is configured by the combination of EITR (Edge or Level) and EIPR (Significant Edge or Polarity).  See notes on EITR on the set (for injection) or clearing (for interrupt handling) of the bit in this register. <BR>DD1 ERRATA: when writing only the upper word (4B) via Local Register only (not SCOM), the lower 4B of the register is accidentally also written.  Workaround is to only access this register using 8B operations. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.SOURCE_LOC_REG.HBF.HIGH.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.SOURCE_LOC_REG.LB.LOW.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DEBUGGER: Debugger software uses this bit to produce an interrupt. <BR>The physical input is tied low. <BR>WRITE_EFFECT{ <BR>EISTR = EIMR & (~EITR & ~(EINR ^ EIPR)) | (EISR & EITR); <BR>EINR = EISR; <BR>} // EISTR and EINR follow this register, bitwise. Cheating and using the EINR as the previous value of the EISR for pulse edge detect. In reality in <BR>hardware EINR feeds EISR after fencing for DFT, which we do not model in SIMICS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DEBUG_TRIGGER: Asserted if the debug logic analyzer logic (in pervasive) has detected a programmable trigger condition. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_SYSTEM_CHECKSTOP: Quad Checkstop present <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_LFIR_INDICATION: An LFIR bit is set with the action set to "10". <BR>This should be configured as a rising edge type interrupt. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_QOS_UPDATE: QOSR for the corresponding Core(0:3) in the Quad was updated to request a different quality of service throttle amount for at least one of that Cores <BR>4 threads. These bits should be masked if QOS is not supported. <BR>NOTE: these bits can be used to support QoS prototyping and should be masked when PITCH is enabled in the CPMS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_BCE_BUSY: Block Copy Engine Busy indication. <BR>Falling edge indicates completion or error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_RS4_BUSY: RS4 Scan Decompression Engine Busy indication. <BR>Falling edge indicates completion or error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_RESCLK_TARGET_ASSIST: RCPTR SCOM register was written with new Pstate target . <BR>Only unmasked for workarounds, as rising edge type, based on RCMR settings, if at least one core is partial good. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_RESCLK_DONE_ASSIST: All Resclk Change Done bits are set, i.e. RCSCR[CORE_CHANGE_DONE]=0xF. <BR>Only unmasked for workarounds, as rising edge type, based on RCMR settings, if at least one core is partial good. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_PITCH_UPDATE: For Advanced WOF function, set in response to CPMS TYPE0_EVENTB0 from any Core, if enabled via WPMR[PITCH_DONE_INTERRUPT_ENABLE]. Proxy-based <BR>Instruction Throttle Control Hardware state machine completed for this WOF interval. Hcode then should read CPMS PSSR to determine done versus abort <BR>per Core for the previous WOF interval. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_WCOR_UPDATE: Set when the WCOR is written. Used to inform QME Hcode that a throttle setting change may be needed (for WOF Base workarounds or advanced functions <BR>supporting PITCH). <BR>NOTE: this bit should be masked when QMCR[DTC_SEQUENCER_ENABLE]=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_TBR_CYCLES_ROLLED: Tied to the MSb of TBR[CYCLES]. <BR>Intended to be configured as a negative active edge (fall) type. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_TBR_TIMEBASE_ROLLED: Tied to the MSb of TBR[TIMEBASE]. <BR>Intended to be configured as a negative active edge (fall) type. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DOORBELL_0: QME_DOORBELL_REG0(0:7) was written with a non-zero value, causing a pulse. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DOORBELL_1: QME_DOORBELL_REG1(0:7) was written with a non-zero value, causing a pulse. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DOORBELL_2: QME_DOORBELL_REG2(0:7) was written with a non-zero value, causing a pulse. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_PMCR_UPDATE: PMCR update, not blocked by SCSR[IGNORE_PMCR_RECENT], was received from one or more Cores (or via SCOM) as reflected in PSREQ. Will be masked by <BR>default and rely on QMCR[AUTO_PMCR_UPDATE]. <BR>MODEL_EFFECT[ FOR PSTATE TESTING - when Mambo writes the PMCR on any thread this is set] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DOORBELL_3: DD1: UNUSED (was for Doorbell_A0) <BR>DD2: QME_DOORBELL_REG3(0:7) was written with a non-zero value, causing a pulse. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_DOORBELL_4: DD1: UNUSED (was for Doorbell_A1) <BR>DD2: QME_DOORBELL_REG4(0:7) was written with a non-zero value, causing a pulse. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_SPAREA: DD1: UNUSED. QME_DOORBELL_An(0:7) was written with a non-zero value, causing a pulse. One bit for each Doorbell A2..3 <BR>DD2: Spare (unused) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_SPAREB: DD1: UNUSED. QME_DOORBELL_Bn(0:7) was written with a non-zero value, causing a pulse. One bit for each Doorbell B0..3 <BR>DD2: Spare (unused) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_MMA_ACTIVE: Signal from each core indicating that an MMA instruction is at dispatch. Should be configured as a rising edge type interrupt. Serves two purposes: <BR>When the MMA is powered off, Hcode should unmask this bit to request QME to power it back on. <BR>When the MMA is powered on, Hcode should mask this bit and periodically check & clear this bit on a timer. If this bit remains zero without being set <BR>after the desired amount of time (specified to hcode by firmware), QME will power off the MMA and unmask this bit. <BR>Implementation Note: the QME hardware must stretch the 1:1 pulsed input to 4 cycles so that it is not lost and guaranteed to be sampled by this EISR <BR>bit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_SPC_WKUP_RISE: Per-core Special wakeup is present. Each bit is tied to the OR of all 4 Special Wakeup source "SPWU_" registers [OTR|FSP|OCC|HYP] for that Core. <BR>Intended to be configured as a positive active edge type. <BR>Note that when QMCR[FUSED_CORE_PAIR_MODE]=1, Core0 (bit 32) sets Core1 (bit 33) and vice versa; likewise in this mode, Core2 (bit 34) sets Core3 (bit <BR>35) and vice versa. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_SPC_WKUP_FALL: Tied to the same exact input as above. <BR>Intended to be configured as a negative active edge type. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_REG_WKUP_HIPRI: Per-core External or Malfunction Alert interrupt Wakeup source is requested (i.e. present and enabled as a wakeup source), and Stop State is less than <BR>the selected level in QMCR. Specifically, if SSH_SRC[0..3].SAMPLED_STOP_STATE < QMCR[LOPRI_STOP_WKUP_SEL] (regardless of the value of <BR>SSH_SRC[0..3].SAMPLED_STOP_ACTIVE). <BR>Code should mask this bit when core is not in Stop state. <BR>External wakeup sources are reflected in the per-core CISR register, which include TFCS_DEC_REQUESTED and TFCS_HDEC_REQUESTED from TFAC Shadow, <BR>DPDES_INTR_REQUESTED from the other core in the fused pair, INTR_PENDING from this core PC, as well as the external interrupts REQUESTED from XIVE <BR>that existed previously on P9. <BR>Note that when QMCR[FUSED_CORE_PAIR_MODE]=1, Core0 (bit 40) sets Core1 (bit 41) and vice versa; likewise in this mode, Core2 (bit 42) sets Core3 (bit <BR>43) and vice versa. <BR>DD1 Note: If QMCR[FUSED_CORE_PAIR_MODE]=1 and the cores are in different stop levels, it is possible to assert both REG_WKUP_HI and REG_WKIP_LOW bits. <BR>QME code can recognize high and low priority wakeup events for the same core and filter on the high priority request. <BR>DD2 Note: QMCR[FUSED_CORE_PAIR_MODE] should always be set to 0. This function is emulated in software. <BR>MODEL_DESTINATION_EFFECT[ <BR>REG_WKUP_HIPRI(0:3) = 0x0; <BR>for ($X=0 to 3) <BR>if ((PCR[$X].SCSR.PM_STATE !=0 && (PCR[$X].SCSR.PM_STATE < QMCR.LOPRI_STOP_WKUP_SEL)) <BR>for ($T=0 to 3) <BR>REG_WKUP_HIPRI($X) |= process_interrupts(); <BR>] // NOTE: Writes to this register do NOT run this code. XIVE interrupt changes and the act of MAMBO updating the SCSR and PSCRS invoke this code to <BR>run, where process_interrupts() returns: <BR>( <BR>NOT PCR[$X].SCSR.BLOCK_INTR_INPUT AND ( <BR>( <BR>QME.PCR[$X].SCSR.PC_INTR_PENDING <BR>) OR ( <BR>QME.PCR[($X&2)|(($X+1)&1)].SCSR.OTHER_DPDES_INTR_PENDING <BR>) OR ( <BR>XIVE.HYP_INTR_OUTPUT($X)($T) AND (NOT QME.PCR[$X].ENABLE_PECE OR QME.PCR[$X].PSCRS[$T].HYP_VIRT_EXIT_ENABLE) <BR>) OR ( <BR>XIVE.MSGSNDU_INTR_OUTPUT($X)($T) AND (NOT QME.PCR[$X].ENABLE_PECE OR QME.PCR[$X].PSCRS[$T].UV_DB_EXIT_ENABLE) <BR>) OR ( <BR>XIVE.MSGSND_INTR_OUTPUT($X)($T) AND (NOT QME.PCR[$X].ENABLE_PECE OR QME.PCR[$X].PSCRS[$T].HYP_DB_EXIT_ENABLE) <BR>) OR ( <BR>XIVE.OS_INTR_OUTPUT($X)($T) AND (NOT QME.PCR[$X].ENABLE_PECE OR QME.PCR[$X].PSCRS[$T].EXT_EXIT_ENABLE) <BR>) OR ( <BR>ADU.MALF_ALERT_OUTPUT AND (NOT QME.PCR[$X].ENABLE_PECE OR QME.PCR[$X].PSCRS[$T].HMI_EXIT_ENABLE) <BR>) OR ( <BR>PCR[$X].TFSCR.DEC_MSB($T) AND (NOT QME.PCR[$X].ENABLE_PECE OR PCR[$X].PSCRS[$T].DEC_EXIT_ENABLE) AND PCR[$X].SCSR.CTFS_WKUP_ENABLE <BR>) OR ( <BR>PCR[$X].TFSCR.HDEC_MSB($T) AND (NOT PCR[$X].PSCRS[$T].EC AND PCR[$X].PSCRS[$T].DEC_EXIT_ENABLE) AND PCR[$X].SCSR.CTFS_WKUP_ENABLE <BR>)) <BR>OR <BR>(QMCR.FUSED_CORE_PAIRED_MODE AND ( <BR>/* <BR>same equation as above with $X replaced by ($X&2)|(($X+1)&1), except use QME.PCR[$X].SCSR.OTHER_DPDES_INTR_PENDING <BR>*/ <BR>)) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_REG_WKUP_LOPRI: Per-Core External or Malfunction Alert interrupt Wakeup source is present and enabled as a wakeup source and Stop State is greater or equal to the <BR>selected level in QMCR. Specifically, if SSH_SRC[0..3].SAMPLED_STOP_STATE >= QMCR[LOPRI_STOP_WKUP_SEL] (regardless of the value of <BR>SSH_SRC[0..3].SAMPLED_STOP_ACTIVE). <BR>Same sources as above, using this modified equation. <BR>MODEL_DESTINATION_EFFECT[ <BR>REG_WKUP_LOPRI(0:3) = 0x0; <BR>for ($X=0 to 3) <BR>if ((PCR[$X].SCSR.PM_STATE !=0 && PCR[$X].SCSR.PM_STATE >= QMCR.LOPRI_STOP_WKUP_SEL)) <BR>for ($T=0 to 3) <BR>REG_WKUP_LOPRI($X)|= process_interrupts(); <BR>] // see above code. NOTE: Writes to this register do NOT run this code. XIVE interrupt changes and the act of MAMBO updating the SCSR and PSCRS <BR>invoke this code to run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_PM_STATE_ACTIVE_HIPRI: Per-core PM State Active High Priority <BR>The direct signal will produce interrupts when the Core enters Stop State less than the selected level in QMCR, excluding Stop0. Specifically, if <BR>SCSR[0..3].PM_STATE_ACTIVE=1 and SCSR[0..3].PM_STATE!=0x0 and (SCSR[0..3].PM_STATE < QMCR[LOPRI_STOP_ENTRY_SEL]. <BR>Note that when QMCR[FUSED_CORE_PAIR_MODE]=1, Core0 (bit 48) AND Core1 (bit 49) are always set and cleared together; likewise in this mode for Core2 <BR>(bit 50) AND Core3 (bit 51). The lowest value PM_STATE specified by the two cores in the pair is used in the specified equation to determine if this <BR>field or the next is set.. <BR>MODEL_DESTINATION_EFFECT[ <BR>PM_STATE_ACTIVE_HIPRI = 0x0; <BR>if ((PCR[$X].SCSR.PM_STATE < QMCR.LOPRI_STOP_ENTRY_SEL) AND <BR>PCR[$X].SCSR.PM_STATE_ACTIVE AND PCR[$X].SCSR.PM_STATE!=0x0) <BR>EISR.PM_STATE_ACTIVE_HIPRI($X) |= 1; <BR>] // // NOTE: Writes to this register do NOT run this code. The act of MAMBO updating the SCSR invokes this code to run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_PM_STATE_ACTIVE_LOPRI: Per-core PM State Active Low Priority <BR>The direct signal will produce interrupts when the Core enters Stop State greater or equal to the selected level in QMCR, excluding Stop0. <BR>Specifically, if SCSR[0..3].PM_STATE_ACTIVE=1 and SCSR[0..3].PM_STATE!=0x0 and (SCSR[0..3].PM_STATE >= QMCR[LOPRI_STOP_ENTRY_SEL]). <BR>Same sources as above, using this modified equation. <BR>MODEL_DESTINATION_EFFECT[ <BR>PM_STATE_ACTIVE_LOPRI = 0x0; <BR>if ((PCR[$X].SCSR.PM_STATE >= QMCR.LOPRI_STOP_ENTRY_SEL) AND <BR>PCR[$X].SCSR.PM_STATE_ACTIVE AND PCR[$X].SCSR.PM_STATE!=0x0) <BR>EISR.PM_STATE_ACTIVE_LOPRI($X) |= 1; <BR>] // NOTE :Writes to this register do NOT run this code. The act of MAMBO updating the SCSR invokes this code to run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_CPMS_INTERRUPT0: Interrupt event from CPMS, which can be sourced by either OCP threshold or PITCH Abort events. This bit is set in response to CPMS-to-QME event bus <BR>encode B2. The EITR should be set to treat this bit as a pulse. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EISR_CPMS_INTERRUPT1: Interrupt Event from CPMS, sourced by Coremicro-code workaround . This bit is set in response to CPMS-to-QME event bus encode B3. The EITR should be <BR>set to treat this bit as a pulse. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interrupt Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002640"</A>00000001C0002640 (PPE)<BR>
<A NAME="00000001C0002660"</A>00000001C0002660 (PPE2)<BR>
<A NAME="00000001C0002670"</A>00000001C0002670 (PPE1)<BR>
<A NAME="00000000200E0264"</A>00000000200E0264 (SCOM)<BR>
<A NAME="00000000200E0266"</A>00000000200E0266 (SCOM2)<BR>
<A NAME="00000000200E0267"</A>00000000200E0267 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_EIMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register masks EISR interrupts to the QME. <BR>DD1 ERRATA: when writing only the upper word (4B) via Local Register only (not SCOM), the lower 4B of the register is accidentally also written.  Workaround is to only access this register using 8B operations. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.MASK_LOC_REG.HBF.HIGH.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.MASK_LOC_REG.LB.LOW.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EIMR_INTERRUPT_MASK: See QME External Interrupt Source for bit definitions <BR>Masks the respective event from producing an interrupt to the QME. The events are still captured in the EISR but are not reported via interrupt <BR>signals. <BR>0 = Not Masked (eg Enabled) <BR>1 = Masked <BR>WRITE_EFFECT{ <BR>EISTR = EIMR & (EISR^!EIPR) & (!EITR | (!EINR^!EIPR)); <BR>} // Same equation as EISR but not for EINR <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interrupt Polarity Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002680"</A>00000001C0002680 (PPE)<BR>
<A NAME="00000001C00026A0"</A>00000001C00026A0 (PPE2)<BR>
<A NAME="00000001C00026B0"</A>00000001C00026B0 (PPE1)<BR>
<A NAME="00000000200E0268"</A>00000000200E0268 (SCOM)<BR>
<A NAME="00000000200E026A"</A>00000000200E026A (SCOM2)<BR>
<A NAME="00000000200E026B"</A>00000000200E026B (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_EIPR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register establishes the polarity of the edge detect for pulse-type interrupts or the polarity of the value for level-type interrupts that will be detected for enabled interrupt sources. <BR>DD1 ERRATA: when writing only the upper word (4B) via Local Register only (not SCOM), the lower 4B of the register is accidentally also written.  Workaround is to only access this register using 8B operations. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.POLARITY_LOC_REG.HBF.HIGH.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.POLARITY_LOC_REG.LB.LOW.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EIPR_INTERRUPT_POLARITY: See QME External Interrupt Source for bit definitions <BR>Establish the edge or polarity of interrupt. <BR>0 = Falling/Low <BR>1 = Rising/High <BR>When set the respective bit in the EITR is set to "Level", then the "Low" and "High" meanings apply as follows: <BR>If this bit is set to "Low", the respective EISR bit follows the inverted input to the OISR from the unit driving the signal. <BR>If this bit is set to "High", the respective EISR bit follows the direct input to the EISR from the unit driving the signal. <BR>When set the respective bit in the OITR[n] is set to "Edge", then the "Falling" and "Rising" meanings apply as follows: <BR>If this bit is set to "Falling", a transition from 1 to 0 of the input signal to the EISR sets the respective EISR bit. <BR>If this bit is set to "Rising", a transition from 0 to 1 of the input signal to the EISR sets the respective EISR bit. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interrupt Type Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00026C0"</A>00000001C00026C0 (PPE)<BR>
<A NAME="00000001C00026E0"</A>00000001C00026E0 (PPE2)<BR>
<A NAME="00000001C00026F0"</A>00000001C00026F0 (PPE1)<BR>
<A NAME="00000000200E026C"</A>00000000200E026C (SCOM)<BR>
<A NAME="00000000200E026E"</A>00000000200E026E (SCOM2)<BR>
<A NAME="00000000200E026F"</A>00000000200E026F (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_EITR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register establishes the type of EISR interrupt to process - level or edge <BR>DD1 ERRATA: when writing only the upper word (4B) via Local Register only (not SCOM), the lower 4B of the register is accidentally also written.  Workaround is to only access this register using 8B operations. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.TYPE_LOC_REG.HBF.HIGH.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.TYPE_LOC_REG.LB.LOW.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EITR_INTERRUPT_TYPE: See QME External Interrupt Source for bit definitions <BR>Establish the type of interrupt that is monitored. <BR>0 = Level <BR>1 = Edge <BR>When set to "Level", the respective EISR bit follows the input to the EISR from the unit driving the signal but with the polarity defined by the EIPR. <BR>Specifically, if the respective EIPR bit is set to "High", this register retains the polarity of the incoming signal; if the respective EIPR bit is <BR>set to "Low", this register captures the inverted polarity of the incoming signal. <BR>When set to "Edge", the respective EISR bit is asserted upon the transition defined by the EIPR of the input from the unit driving the signal. <BR>Specifically, if the respective EIPR bit is set to "Rising", a transition from 0 to 1 sets the bit; if the respective EIPR bit is set to "Falling", a <BR>transition from 1 to 0 sets the bit. <BR>Note: <BR>When set to "Level", attempts to override the signal setting via W1CLR or WOR to the EISR will not stick as the signal input is the priority. <BR>Firmware must control the source of the "Level" signal to control the state of the EISR bit. <BR>When set to "Edge", CLEAR and OR operations to the EISR will stick (clear or set respectively) in the EISR. <BR>Engineering Note <BR>For firmware testing, a potential interrupt injection technique for "Level" interrupts is to override their definition to "Edge" and then use the OR <BR>register associated with the EISR. This will allow the injected transition to stick as the logic will not follow the input interrupt signal. <BR>However, if the firmware is expecting to find status in the driving unit, this technique may not be appropriate. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interrupt Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002700"</A>00000001C0002700 (PPE)<BR>
<A NAME="00000000200E0270"</A>00000000200E0270 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_EISTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Masked sources of External Interrupts to the QME, when set means it is activating the external interrupt.  This register always contains the value of (EISR AND NOT EIMR). <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.SOURCE_MASK(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INTERRUPT_STATUS</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Local External Interrupt Input Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0002740"</A>00000001C0002740 (PPE)<BR>
<A NAME="00000000200E0274"</A>00000000200E0274 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_EINR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Raw input sources feeding into the QME Complex (before being potentially inverted or held by the EISR). <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.INPUT_LOC_REG.HBF.HIGH.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.INTR_BLOCK.INPUT_LOC_REG.LB.LOW.LM.REG_LOCAL_DATA_Q_INST.LATC.L2(32:63) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_EINR_INTERRUPT_INPUT: Raw Inputs to the Interrupt Controller <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Cycle Reproducible Compare Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0003000"</A>00000001C0003000 (PPE)<BR>
<A NAME="00000000200E0300"</A>00000000200E0300 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_CRCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>When QMCR[CYCLE_REPRO_MODE]=1, provides the ability to generate both Core TOD and QME Timebase ("hang_pulse") locally. <BR>Note: this register is implemented on the eq_vitl_clock domain to be accessible before regular QME clocks are started. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_ENDP.ADDR_DEC.CRCR_REG_DATA_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_ENDP.ADDR_DEC.CR_TOGGLE_STEP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_ENDP.ADDR_DEC.CR_TOGGLE_SYNC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CRCR_COMPARE_VALUE: Determines the rate at which the TOD_STEP changes and the QME Timebase pulse occurs. When the value of this field matches a Nest cycle counter, the <BR>TOD_STEP output to both the Core and its Timefac Shadow in EQ are toggled (and the Nest cycle counter is reset). On every other TOD_STEP, the <BR>Timebase to the QME is pulsed as if an external "hang pulse" from the endcap occurred. <BR>Intended to imitate the 16MHz (62.5ns) 50% duty cyle tod_step signal and the 32Mhz (31.25ns) timebase pulse. . <BR>This field should be set to: <BR>CEILING((31.25 * Core Frequency in Ghz)-0.125) <BR>Note: this value must be set >= 0x2 when QMCR[CYCLE_REPRO_MODE] = 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CRCR_CR_TOGGLE_STEP: DD1: Not Implemented. <BR>DD2: When in cycle repro mode and QMCR[CR_STEP_SYNC_TOGGLE_DISABLE]=1, toggle the value of the QME TOD_STEP latch. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CRCR_CR_TOGGLE_SYNC: DD1: Not Implemented. <BR>DD2: When in cycle repro mode and QMCR[CR_STEP_SYNC_TOGGLE_DISABLE]=1, toggle the value of the QME TOD_SYNC latch. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 0 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000000"</A>0000000020000000 (SCOM)<BR>
<A NAME="0000000020000010"</A>0000000020000010 (SCOM1)<BR>
<A NAME="0000000020000020"</A>0000000020000020 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CTRL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CTRL0_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABSTCLK_MUXSEL_DC: Select ABIST clock source for Arrays on Chiplet Boundary. When set to 1, clocks where used from Chiplet with ABIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FLUSHMODE_INH: Prevent plats from going into flush mode (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FORCE_ALIGN: Force align signal to be sent (init value 1, drop before dropping flushmode_inh)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_ARY_WRT_THRU_DC: Set Array into write thru mode, used for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_AVP_MODE: AVP Mode - switches refresh pulse to phase counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_VITL_PROTECTION: Used for EX chiplet IDs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABIST_RECOV_DISABLE_DC: new signal to disable recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_9A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_11A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_12A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_DETERMINISTIC_TEST_ENA_DC: Forces login into deterministic test mode e.g. for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_CONSTRAIN_SAFESCAN_DC: Safe scan of N1L latches. Prevent lck when switching SE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_15A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_18A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_19A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PSRO_SEL_DC: PSRO Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_32A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_33A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_34A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_35A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_OELCC_EDGE_DELAYED_DC: Allows to delay the align by one fast cycle. Only used in dual mesh chiplets</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_OELCC_ALIGN_FLUSH_DC: Forces the align and odd/even toggling latch into flush state - for DFT only.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_38A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_39A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_CLKDIV_SEL_DC: Clock Divider Select 00=1024:1 01=64:1 10=16:1 11=4:1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_44A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_45A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SSS_CALIBRATE_DC: TE=1 only -Sensors Calibration</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_PIN_LBIST_DC: TE=1 only - PIN LBIST mode - LBIST is controlled via Pin, not by OPCG</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_48A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_49A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_50A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_51A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_55A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_56A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_57A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_58A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_59A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_60A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_61A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_62A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_63A: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 1 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000001"</A>0000000020000001 (SCOM)<BR>
<A NAME="0000000020000011"</A>0000000020000011 (SCOM1)<BR>
<A NAME="0000000020000021"</A>0000000020000021 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CTRL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CTRL1_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_MULTICYCLE_TEST_FENCE_DC: Mutlicycle test fence for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_2B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_3B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION0_FENCE_DC: Fence for perv region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION1_FENCE_DC: Fence for region 1 - el20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION2_FENCE_DC: Fence for region 2 - el21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION3_FENCE_DC: Fence for region 3 - el22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION4_FENCE_DC: Fence for region 4 - el23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION5_FENCE_DC: Fence for region 5 - l30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION6_FENCE_DC: Fence for region 6 - l31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION7_FENCE_DC: Fence for region 7 - l32</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION8_FENCE_DC: Fence for region 8 - l33</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION9_FENCE_DC: Fence for region 9 - qme</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION10_FENCE_DC: Fence for region 10 - clkadj</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION11_FENCE_DC: Fence for region 11 - mma0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION12_FENCE_DC: Fence for region 12 - mma1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION13_FENCE_DC: Fence for region 13 - mma2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION14_FENCE_DC: Fence for region 14 - mma3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_STG_ACT_EN_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31B: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 2 - Region Partial Good</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000002"</A>0000000020000002 (SCOM)<BR>
<A NAME="0000000020000012"</A>0000000020000012 (SCOM1)<BR>
<A NAME="0000000020000022"</A>0000000020000022 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CTRL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CTRL2_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PGOOD: Partial Good for region0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PGOOD: Partial Good for region 1 - el20 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PGOOD: Partial Good for region 2 - el21 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PGOOD: Partial Good for region 3 - el22 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PGOOD: Partial Good for region 4 - el23 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PGOOD: Partial Good for region 5 - l30 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PGOOD: Partial Good for region 6 - l31 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PGOOD: Partial Good for region 7 - l32 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PGOOD: Partial Good for region 8 - l33 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PGOOD: Partial Good for region 9 - qme 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PGOOD: Partial Good for region 10 - clkadj 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PGOOD: Partial Good for region 11 - mma0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PGOOD: Partial Good for region 12 - mma1 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PGOOD: Partial Good for region 13 - mma2 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PGOOD: Partial Good for region 14 - mma3 0=bad, 1=good</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 3 - Region PSCOM Enable</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000003"</A>0000000020000003 (SCOM)<BR>
<A NAME="0000000020000013"</A>0000000020000013 (SCOM1)<BR>
<A NAME="0000000020000023"</A>0000000020000023 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CTRL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CTRL3_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PSCOM_EN: Region0 PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PSCOM_EN: region 1 - el20 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PSCOM_EN: region 2 - el21 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PSCOM_EN: region 3 - el22 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PSCOM_EN: region 4 - el23 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PSCOM_EN: region 5 - l30 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PSCOM_EN: region 6 - l31 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PSCOM_EN: region 7 - l32 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PSCOM_EN: region 8 - l33 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PSCOM_EN: region 9 - qme - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PSCOM_EN: region 10 - clkadj - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PSCOM_EN: region 11 - mma0 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PSCOM_EN: region 12 - mma1 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PSCOM_EN: region 13 - mma2 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PSCOM_EN: region 14 - mma3 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 4 - Region Flushmode inhibit</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000004"</A>0000000020000004 (SCOM)<BR>
<A NAME="0000000020000014"</A>0000000020000014 (SCOM1)<BR>
<A NAME="0000000020000024"</A>0000000020000024 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CTRL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CTRL4_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION0_FLUSHMODE_INH: Region0 flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION1_FLUSHMODE_INH: region 1 - el20 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION2_FLUSHMODE_INH: region 2 - el21 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION3_FLUSHMODE_INH: region 3 - el22 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION4_FLUSHMODE_INH: region 4 - el23 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION5_FLUSHMODE_INH: region 5 - l30 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION6_FLUSHMODE_INH: region 6 - l31 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION7_FLUSHMODE_INH: region 7 - l32 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION8_FLUSHMODE_INH: region 8 - l33 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION9_FLUSHMODE_INH: region 9 - qme - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION10_FLUSHMODE_INH: region 10 - clkadj - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION11_FLUSHMODE_INH: region 11 - mma0 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION12_FLUSHMODE_INH: region 12 - mma1 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION13_FLUSHMODE_INH: region 13 - mma2 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION14_FLUSHMODE_INH: region 14 - mma3 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 5 - Power Gate</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000005"</A>0000000020000005 (SCOM)<BR>
<A NAME="0000000020000015"</A>0000000020000015 (SCOM1)<BR>
<A NAME="0000000020000025"</A>0000000020000025 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CTRL5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CTRL5_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_0F: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1F: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_2F: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_VITL_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence vitl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION0_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence Perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION1_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 1 - el20 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION2_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 2 - el21 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION3_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 3 - el22 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION4_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 4 - el23 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION5_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 5 - l30 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION6_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 6 - l31 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION7_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 7 - l32 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION8_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 8 - l33 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION9_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 9 - qme -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION10_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 10 - clkadj -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION11_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 11 - mma0 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION12_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 12 - mma1 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION13_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 13 - mma2 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION14_DFT_FENCE_DC: Power Gate Control - EQ: DFT Fence region 14 - mma3 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19F: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 0 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000008"</A>0000000020000008 (SCOM)<BR>
<A NAME="0000000020000018"</A>0000000020000018 (SCOM1)<BR>
<A NAME="0000000020000028"</A>0000000020000028 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CONF0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CONF0_OUT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE0_SEL_DC: Probe 0 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_7G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE1_SEL_DC: Probe 1 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_14G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_15G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE2_SEL_DC: Probe 2 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_22G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_23G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE3_SEL_DC: Probe 3 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_30G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_31G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_OFLOW_FEH_SEL_DC: ABIST Overflow/Fail Ever Happen Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_PROTECT_DC: Enables Scan Protection - Enables Scan Collision Error Mechanism</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SDIS_DC_N: For Scan Diagnostic to Discable Scan path</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_DIAG_DC: For System Scan diag control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_36G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_37G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_38G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_39G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_MASK_VITL_PCB_ERR_DC: Mask VITL PCB Errors from CC or CPLT_CTRL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_MASK_VITL_SCAN_OPCG_ERR_DC: Mask VITL Errors in CC, which are not PCB related</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCB_DBG_GLB_BRCST_EN: DD2 only: Enable Debug Broadcast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_45G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_CANARY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_ID_DC: Topology ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_55G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_56G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_57G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_58G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_59G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_60G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_61G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_62G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_63G: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 1 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000009"</A>0000000020000009 (SCOM)<BR>
<A NAME="0000000020000019"</A>0000000020000019 (SCOM1)<BR>
<A NAME="0000000020000029"</A>0000000020000029 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_CONF1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_CONF1_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_AMUX_EQ_VSEL_EQ_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_AMUX_EQ_VSEL_OCB_MH_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_AMUX_EQ_VSEL_PWR_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_AMUX_EQ_VSEL_QUAD_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_AMUX_EQ_VSEL_VMEAS_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_ANEQ_VMEAS_CALIBRATE_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_ANEQ_VMEAS_MEASURE_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCCPLT_ANEQ_VMEAS_RESET_CLK_STOPPED_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_18H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_22H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31H: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Status Register - Interrupt send out on bit change if not masked via Chiplet Mask Register. Mask only mask the interrupt, not the status register!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000100"</A>0000000020000100 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_STAT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_STAT_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABIST_DONE_DC: abist_done_dc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EBIST_DONE_DC: ebist_done_dc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_2I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_3I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT0_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT1_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_OPCG_DONE_DC: OPCG done. For LBIST, ABIST, or other OPCG runs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_CHIPLET_IS_ALIGNED_DC: Indicates that Chiplet is aligned</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_PARALLEL_SCAN_COMPARE_ERR: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_PARALLEL_SCAN_COMPARE_HEADER_ERR: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANEQ_TP_VMEAS_CLK_STOPPED: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANEQ_TP_VMEAS_RESULT_OUT: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANEQ_TP_VMEAS_RESULT_VALID: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLOBAL_FEH_DC: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_25I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_26I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_27I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_28I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_29I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_30I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_31I: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Mask Register - Masking the Interrupt on a bitchange of the Chiplet Status Register. Does not mask the status itself!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020000101"</A>0000000020000101 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CPLT_MASK0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.CPLT_MASK_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ITR_MASK: Bitwise masking of cplt_stat0 - will prevent interrupt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CTRL Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200003FE"</A>00000000200003FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CTRL_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200003FF"</A>00000000200003FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CTRL_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>configuration of CC counters</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030000"</A>0000000020030000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SYNC_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PHASE_SYNC.SYNC_CONFIG_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_DELAY: Delay incoming sync pulse. Default are 8 latches incl. Async. 0000=8 , 0001=2(ungated), 0010=3, 0011=4, 0100=5, 0101=6, 0110=7, 0111=8 cycles, 1000=9, 1001=10, 1010=11, 1011=12, 1100=13, 1101=14, 1110=15, 1111=16 delay of the reset of the phase counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LISTEN_TO_SYNC_PULSE_DIS: disable phase counter synchronization by sync_pulse signal (default is enabled) ATTENTION: when ENABLE listen_to_sync, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_INPUT_SEL: default is 0, when set to 1, the alternative input of the sync_pulse will be used ATTENTION: when toggle the input select, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USE_SYNC_FOR_SCAN: if set, use opcg initial alignment for scan requests</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLEAR_CHIPLET_IS_ALIGNED: This bit will clear the chiplet_is_aligned bit - see cplt_stat register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_NOT_BLOCKED_BY_CLKCMD: PCB will not waiting for Clock Start/Stop Commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_PCB_ITR: disable interrupt generation within CC - interrupt sent on each hld event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_DISABLE: disable continues scan feature if that is set, you need to check for OPCG_DONE after each cont_scan request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_OUT_DIS: disable sync_pulse output when set to 1, master chiplet will not sending sync pulses to slave chiplets anymore</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_PGOOD_OVERRIDE: Default is 0: When set to 1, region_pgood gets ignored. Allows Clock Start of Partial BAD regions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_SHORT_WAIT: when 1, it shorts the delay between two scans. zThemis missed that. P10 need to set this bit to get faster scan performance</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE32_MODE: P10 DD2: 0=DD1 default mode- 48 mode for all chiplets but PCIE, 1=DD2 Phase Counter 32 mode - only in PCIE chiplet allowed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE_EN: Enable Phase Counter capture on clk change or runn or xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE: Capture value of phase counter on Clock Change or XSTOP</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG ALIGN</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030001"</A>0000000020030001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_ALIGN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_ALIGN_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_ALIGN: INOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_ALIGN: SNOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_ALIGN: ENOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_WAIT: INOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_WAIT: SNOP cycle delay (0-4095)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_WAIT: ENOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_FORCE_SG: INOP: Set SG high during INOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_FORCE_SG: SNOP: Set SG high during SNOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_FORCE_SG: ENOP: Set SG high during ENOP ( including LOOP phase)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NO_WAIT_ON_CLK_CMD: 0: A clock change request will first wait the OPCG_WAIT cycles. 1: A clock change request will not wait, when not in flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ALIGN_SOURCE_SELECT: 0: use inopa setting from opcg_reg0, 1: use rising edge of sync pulse, 2: use unit0_sync_lvl to align (for AVP - refresh0 ) 3: use unit1_sync_lvl to align (for AVP - refresh1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_RATIO: scan_ratio (n=0-15: (n+1):1, 16: 24:1, 17: 32:1, 18: 48:1, 19: 64:1, 20: 128:1) - Default 4:1=00011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_WAIT_CYCLES: old PAD value, delay at the begin and end of the OPCG run, to allow DC signals to be there at the right time (0 4095), needs to be higher than plat depth ! Default=0x020</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030002"</A>0000000020030002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_REG0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_MODE: 0=BIST-mode used for LBIST / 1=RUNN-mode used for ABIST/IOBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO: opcg go (start OPCG) - bit will b cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_SCAN0: run scan0 (will override all BIST mode settings but the scan_ratio) - will start a scan0 run, bit gets cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN0_MODE: set PRPGs in scan0_mode but do not run automatic scan0 sequence</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_SLAVE_MODE: when selected, OPCG will wait for Master chiplet to get started. When Keep_MS_Mode is 0, SLAVE_MODE will be cleared after incoming trigger.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_MASTER_MODE: when selected, OPCG will send out trigger to all Slave chiplets - When Keep_MS_MODE=0, MASTER_MODE gets cleared after sending out one Master trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEEP_MS_MODE: when set to 1, OPCG in M/S mode bits will not be cleared after one incoming OPCG trigger. Default is clear M/S mode bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT0_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit0_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT1_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit1_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED910: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_UPDATE_DR: start opcg engine when scan updated (update_dr) received (set pulse) Cronus requires this bit=1 for a setpulse WRITE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_CAPTURE_DR: start opcg engine when scan updated (capture_dr) received (set pulse) Cronus requires this bit=1 for a setpulse READ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_RUNN_ON_XSTOP: runn-mode: stop run-n on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STARTS_BIST: runn-mode: OPCG engine controls start_bist for ABIST or IOBIST (see BIST register)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_HLD_DLY_EN: runn-mode: Enable of the HLD Delay function - programming in OPCG_CAPT1,2,3 to allow staggered stop of Cores during Cache-Contained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED1620: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOOP_COUNT: Loop counter for LBIST and RUNN - write: target value - read: current counter value - will count from 0 to target value</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030003"</A>0000000020030003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_REG1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COUNT: BIST mode: Channel scan count (s = 0-4095) runn-mode: start_bist match value(0:11)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_A_VAL: BIST mode: a value for MISR aperture, runn-mode: start_bist match value(12:23)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_B_VAL: BIST mode: b value for MISR aperture, runn-mode: start_bist match value(24:35)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_INIT_WAIT: BIST mode: delay MISR aperture, MISRs get active after this number of loops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED48: Unused to suppress the last RUNN clock please look at CLK_REGION register bit 54</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_CLK_USE_EVEN: Generate scan clock in even cycle instead of odd. Default is 0 = odd for scan</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_FCE_DURING_FILL: Scan0 and LBIST - disable FCE during NSL Fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RTIM_THOLD_FORCE: force rtim_thold low when not in test_dc mode (must be 0 at all time)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_ARY_CLK_DURING_FILL: LBIST and SCAN0: prevent fire of ARY HLD during NSL-fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SG_HIGH_DURING_FILL: LBIST and SCAN0: Hold SG high during NSL-fill</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LBIST_SKITTER_CTL: BIST mode: 00: enable skitter during lbist_ip, 01: enable skitter when misr_active - see misr_init_wait 10: skitter OPCG_GO mode - falling edge=start, rising edge=stop 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_MODE: BIST mode: MISR aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INFINITE_MODE: infinite mode - RUNN and LBIST will run forever and ignore the loop count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSL_FILL_COUNT: BIST mode: NSL-fill count (0-31)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030004"</A>0000000020030004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_REG2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO2: opcg go for broadcast sequences (start sequence)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_WEIGHTING: prpg_activate: 1/2, 1/4, 1/8, 1/16, 1/2, 3/4, 7/8, 15/16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_SEED: set to 0 for prpg always on, else seed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_A_VAL: a value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_B_VAL: b value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_MODE: PRPG aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED41_47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_PRIM: Stumpmux LBIST Control - weight select primary</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_SEC_OR_APERTURE_MASK: Stumpmux LBIST Control - weight select secondary (when mode_select=0) or aperture_mask (when mode_select=1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_MODE_SELECT: Stumpmux LBIST Control - mode select - 0=secondary weight 1=aperture_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_PRPG_HOLD_MODE: Stumpmux LBIST Control - PRPG hold mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOCAL_OVERRIDE: Stumpmux LBIST Control - Local Override</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_VALUE: Stumpmux LBIST Control - Aperture Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_SELECT: Stumpmux LBIST Control - Aperture Select</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan Region and Type</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030005"</A>0000000020030005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN_REGION_TYPE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.SYSTEM_FAST_INIT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_AND_NOTOR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CCFG.SCAN_REGION_VITL_INST.CCFG_Q_INST.FSILAT.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CCFG.SCAN_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CCFG.SCAN_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_FAST_INIT: Default is 0, when its set to 1, the MASK bits in the CMSK chain decide, which part will be scanned or scan0. MASK=1=scan0, MASK=0-part or scan chain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN: Enable Parallel Scan of several regions with the same data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN_AND_NOTOR: Default is 0, return data will be OR-ed. When set to 1, the return data will be AND-ed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_VITL: scan clock region vitl (Vital = Clock)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_PERV: scan clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT1: scan clock region 1 - el20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT2: scan clock region 2 - el21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT3: scan clock region 3 - el22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT4: scan clock region 4 - el23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT5: scan clock region 5 - l30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT6: scan clock region 6 - l31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT7: scan clock region 7 - l32</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT8: scan clock region 8 - l33</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT9: scan clock region 9 - qme</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT10: scan clock region 10 - clkadj</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT11: scan clock region 11 - mma0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT12: scan clock region 12 - mma1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT13: scan clock region 13 - mma2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT14: scan clock region 14 - mma3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FUNC: scan chain func (functional)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CFG: scan chain mode (boot config and debug config)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CCFG_GPTR: scan chain ccfg / gptr (Pervasive: CC config, Others: GPTR)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REGF: scan chain regf (register files)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_LBIST: scan chain lbst (LBIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_ABIST: scan chain abst (ABIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REPR: scan chain repr (Array Repair)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_TIME: scan chain time (Array Timing)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_BNDY: scan chain bndy (Boundary IO's)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FARR: scan chain farr (fast array unload)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CMSK: scan chain cmsk (lbist channel mask)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_INEX: scan chain idex (c14 asic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>start/stop of Clocks</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030006"</A>0000000020030006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_REGION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_CMD_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CCFG.CLOCK_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CCFG.CLOCK_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_PULSE_USE_EVEN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_START_RUNN_SUPPR_FIRST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_STOP_RUNN_SUPPR_LAST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD: command for clock control: 00 NOP 01 START 10 STOP 11 PULSE (one pulse)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLAVE_MODE: when selected, Clock Command will wait for Master chiplet to get started. Bit gets cleared after incoming Slave trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_MODE: when selected, Clock Command will send out trigger to all Slave chiplets - Bit gets cleared after sending out one Master trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_PERV: for clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT1: for clock region 1 - el20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT2: for clock region 2 - el21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT3: for clock region 3 - el22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT4: for clock region 4 - el23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT5: for clock region 5 - l30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT6: for clock region 6 - l31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT7: for clock region 7 - l32</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT8: for clock region 8 - l33</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT9: for clock region 9 - qme</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT10: for clock region 10 - clkadj</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT11: for clock region 11 - mma0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT12: for clock region 12 - mma1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT13: for clock region 13 - mma2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT14: for clock region 14 - mma3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_SL: select sl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_NSL: select nsl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_ARY: select array thold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_PULSE_USE_EVEN: For dual mesh support: default for pulse is ODD phase, when this bit is set, pulse will by applied on EVEN phase</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_START_RUNN_SUPPR_FIRST_CLK: For dual mesh support or 2:1 CC : A clock start or a RUNN will skip the first clock (EVEN) and starts with the ODD clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STOP_RUNN_SUPPR_LAST_CLK: For dual mesh support or 2:1 CC : A clock stop or a RUNN will skip the last clock (ODD) and stops earlier with an EVEN clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running sl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030008"</A>0000000020030008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLOCK_STAT_SL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_STATUS_SL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_SL: status of perv sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_SL: status of region 1 - el20 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_SL: status of region 2 - el21 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_SL: status of region 3 - el22 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_SL: status of region 4 - el23 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_SL: status of region 5 - l30 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_SL: status of region 6 - l31 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_SL: status of region 7 - l32 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_SL: status of region 8 - l33 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_SL: status of region 9 - qme sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_SL: status of region 10 - clkadj sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_SL: status of region 11 - mma0 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_SL: status of region 12 - mma1 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_SL: status of region 13 - mma2 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_SL: status of region 14 - mma3 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running nsl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030009"</A>0000000020030009 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLOCK_STAT_NSL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_STATUS_NSL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_NSL: status of perv nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_NSL: status of region 1 - el20 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_NSL: status of region 2 - el21 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_NSL: status of region 3 - el22 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_NSL: status of region 4 - el23 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_NSL: status of region 5 - l30 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_NSL: status of region 6 - l31 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_NSL: status of region 7 - l32 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_NSL: status of region 8 - l33 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_NSL: status of region 9 - qme nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_NSL: status of region 10 - clkadj nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_NSL: status of region 11 - mma0 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_NSL: status of region 12 - mma1 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_NSL: status of region 13 - mma2 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_NSL: status of region 14 - mma3 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running ary</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003000A"</A>000000002003000A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLOCK_STAT_ARY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.CLOCK_STATUS_ARY_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_ARY: status of perv ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_ARY: status of region 1 - el20 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_ARY: status of region 2 - el21 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_ARY: status of region 3 - el22 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_ARY: status of region 4 - el23 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_ARY: status of region 5 - l30 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_ARY: status of region 6 - l31 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_ARY: status of region 7 - l32 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_ARY: status of region 8 - l33 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_ARY: status of region 9 - qme ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_ARY: status of region 10 - clkadj ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_ARY: status of region 11 - mma0 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_ARY: status of region 12 - mma1 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_ARY: status of region 13 - mma2 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_ARY: status of region 14 - mma3 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ABIST and IOBIST per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003000B"</A>000000002003000B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.BIST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.BIST.BIST_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.BIST.BIST_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.BIST.BIST_SETUP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BIST_START_TEST_DC: keep this 0 during ABIST/IOBIST. It could be used to bypass the RUNN start. When this bit is set, the BIST_START_TEST will go high immediately without waiting for RUNN. BIST will start with the first hld clock cycle.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SRAM_ABIST_MODE_DC: select the ABIST engines for SRAMs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_BC2: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_IOBIST_MODE_DC: select the IOBIST engines</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_PERV: region perv: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT1: region 1 - el20: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT2: region 2 - el21: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT3: region 3 - el22: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT4: region 4 - el23: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT5: region 5 - l30: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT6: region 6 - l31: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT7: region 7 - l32: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT8: region 8 - l33: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT9: region 9 - qme: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT10: region 10 - clkadj: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT11: region 11 - mma0: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT12: region 12 - mma1: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT13: region 13 - mma2: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT14: region 14 - mma3: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_STROBE_WINDOW_EN: Enable Strobe window only in TE=1 mode OPCGGO tester pin is enabling ABIST compare, once ABIST has been started. Special setup in ABIST engine is required. default is 0. System mode can not enable this feature</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003000C"</A>000000002003000C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP1.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP1.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP1.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT1: region 1 - el20: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT2: region 2 - el21: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT3: region 3 - el22: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT4: region 4 - el23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT5: region 5 - l30: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT6: region 6 - l31: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT7: region 7 - l32: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT8: region 8 - l33: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT9: region 9 - qme: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT10: region 10 - clkadj: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT11: region 11 - mma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT12: region 12 - mma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT13: region 13 - mma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT14: region 14 - mma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003000D"</A>000000002003000D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP2.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP2.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP2.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT1: region 1 - el20: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT2: region 2 - el21: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT3: region 3 - el22: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT4: region 4 - el23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT5: region 5 - l30: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT6: region 6 - l31: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT7: region 7 - l32: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT8: region 8 - l33: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT9: region 9 - qme: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT10: region 10 - clkadj: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT11: region 11 - mma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT12: region 12 - mma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT13: region 13 - mma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT14: region 14 - mma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003000E"</A>000000002003000E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP3.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP3.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP3.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT1: region 1 - el20: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT2: region 2 - el21: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT3: region 3 - el22: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT4: region 4 - el23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT5: region 5 - l30: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT6: region 6 - l31: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT7: region 7 - l32: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT8: region 8 - l33: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT9: region 9 - qme: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT10: region 10 - clkadj: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT11: region 11 - mma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT12: region 12 - mma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT13: region 13 - mma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT14: region 14 - mma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Status of CC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003000F"</A>000000002003000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.ERROR_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_1_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_2_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_3_INST.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_5_INST.LATC.L2(5) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_6_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_7_INST.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_8_INST.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_9_INST.LATC.L2(9) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_10_INST.LATC.L2(10) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_12_INST.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_13_INST.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_14_INST.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_15_INST.LATC.L2(15) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_16_INST.LATC.L2(16) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_17_INST.LATC.L2(17) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_18_INST.LATC.L2(18) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_19_INST.LATC.L2(19) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.ERROR.ERROR_REG_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_NOT_ALLOWED_ERR: write on read only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOT_ALLOWED_ERR: read not allowed, maybe write only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_CMD_ERR: parity error on cmd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_NOT_VALID_ERR: invalid address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_ADDR_ERR: parity error on addr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_DATA_ERR: parity error on data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PROTECTED_ACCESS_INVALID_ERR: protection violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_SPCIF_ERR: parity error on spcif</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_AND_OPCG_IP_ERR: pcb write while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_READ_AND_OPCG_IP_ERR: scan read when opcg is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_CONFLICT_ERR: clock cmd in progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COLLISION_ERR: scan region selected of running region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PREVENTED_SCAN_COLLISION_ERR: PCB request to set scan region which is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_TRIGGER_ERR: OPCG gets triggered while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_CNT_CORRUPTION_ERR: phase counters inside chiplet out of sync</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_PREVENTED_ERR: security or scan collision prevented a clock start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_SM_ERR: parity error on OPCG state machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_CLOCK_MUX_REG_ERR: parity error on scan/clock region/type or clock status reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_REG_ERR: parity error on OPCG regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SYNC_CONFIG_REG_ERR: parity error on sync config reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_XSTOP_REG_ERR: parity error on xstop reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_GPIO_REG_ERR: parity error on GP0,4,5,6 regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKCMD_REQUEST_ERR: region clkcmd has two requests start and stop at the same time start clkcmd will win, but this still causes this error bit go high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CBS_PROTOCOL_ERR: CBS protocol error - REQ / ACK sequence wrong ERROR is when REQ goes low before ACK goes high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VITL_ALIGN_ERR: VITL alignment is out of sync to sync pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNIT_SYNC_LVL_ERR: Unit0 and Unit1 sync lvl pulse are not in sync - AVP broken</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SELFBOOT_CMD_STATE_ERR: Parity error on selfboot cmd state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STOPPED_BY_PCB_ERR: OPCG has been stopped by write on a new register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR31: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030010"</A>0000000020030010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_CAPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_CAPT1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COUNT: 0000=12 cycle 0001 - 1100= cycle 1-12 1101-1111=24 normal, no fast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_01: sequence cycle 1 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_02: sequence cycle 2 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_03: sequence cycle 3 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_04: sequence cycle 4 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_05: sequence cycle 5 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_06: sequence cycle 6 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07: sequence cycle 7 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08: sequence cycle 8 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09: sequence cycle 9 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10: sequence cycle 10 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11: sequence cycle 11 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12: sequence cycle 12 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030011"</A>0000000020030011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_CAPT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_CAPT2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT2:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_13_01EVEN: sequence cycle 1 - even - for fast region or cycle 13 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_14_01ODD: sequence cycle 1 - odd - for fast region or cycle 14 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_15_02EVEN: sequence cycle 2 - even - for fast region or cycle 15 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_16_02ODD: sequence cycle 2 - odd - for fast region or cycle 16 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_17_03EVEN: sequence cycle 3 - even - for fast region or cycle 17 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_18_03ODD: sequence cycle 3 - odd - for fast region or cycle 18 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_19_04EVEN: sequence cycle 4 - even - for fast region or cycle 19 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_20_04ODD: sequence cycle 4 - odd - for fast region or cycle 20 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_21_05EVEN: sequence cycle 5 - even - for fast region or cycle 21 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_22_05ODD: sequence cycle 5 - odd - for fast region or cycle 22 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_23_06EVEN: sequence cycle 6 - even - for fast region or cycle 23 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_24_06ODD: sequence cycle 6 - odd - for fast region or cycle 24 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030012"</A>0000000020030012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.OPCG_CAPT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.OPCG_CAPT3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT3:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07EVEN: sequence cycle 7 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07ODD: sequence cycle 7 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08EVEN: sequence cycle 8 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08ODD: sequence cycle 8 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09EVEN: sequence cycle 9 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09ODD: sequence cycle 9 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10EVEN: sequence cycle 10 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10ODD: sequence cycle 10 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11EVEN: sequence cycle 11 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11ODD: sequence cycle 11 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12EVEN: sequence cycle 12 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12ODD: sequence cycle 12 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug CBS CC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030013"</A>0000000020030013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.DBG_CBS_CC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SELFBOOT.DBG_CBS_CC_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_RESET_EP: Reset Endpoint - Is the CC and CTRL in reset state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_OPCG_IP: OPCG in progress, not in idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_VITL_CLKOFF: VITL HLD stopped, when enabled, need plat-depth cycles to switch this latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_TEST_ENABLE: Test Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_REQ: CBS Interface - Request (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_CMD: CBS Interface - Command (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_STATE: CBS Command State Machine 00000=Idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_SECURITY_DEBUG_MODE: status of the security mode bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_PROTOCOL_ERROR: CBS Protocol Error - REQ raised, although state machine is not in IDLE - need reset_ep to clear this bit. No impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_IDLE: PCB Interface in IDLE state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CURRENT_OPCG_MODE: current / latest OPCG MODE - 0=NOP, 1=LBIST, 2=ABIST, 3=RUNN, 4=SCAN0, 5=SCAN, 6=SCAN rotate, 7=SCAN w UpdateDR, 8=SCAN w CaptureDR, 9=nonblocking SCAN, 10=CLK Change Request, 11-15=unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_LAST_OPCG_MODE: previous OPCG MODE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_ERROR: PCB Interface Error, read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARITY_ERROR: Any Parity Error, non PCB Parity - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CC_ERROR: Any other CC Error - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CHIPLET_IS_ALIGNED: Is 1 when the a valid align pulse ws send out.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_REQUEST_SINCE_RESET: RESET will clear that bit, the first PCB request will set it.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_TEST_ENABLE_CHANGE: rising or falling edge on test enable, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_VITL_CLKOFF_CHANGE: rising or falling edge on vitl_clkoff, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TP_TPFSI_CBS_ACK: only represenation of CC ack signal going to FSI</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030014"</A>0000000020030014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP4.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP4.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP4.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT1: region 1 - el20: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT2: region 2 - el21: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT3: region 3 - el22: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT4: region 4 - el23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT5: region 5 - l30: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT6: region 6 - l31: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT7: region 7 - l32: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT8: region 8 - l33: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT9: region 9 - qme: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT10: region 10 - clkadj: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT11: region 11 - mma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT12: region 12 - mma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT13: region 13 - mma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT14: region 14 - mma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030015"</A>0000000020030015 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP5.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP5.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.XSTOP5.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT1: region 1 - el20: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT2: region 2 - el21: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT3: region 3 - el22: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT4: region 4 - el23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT5: region 5 - l30: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT6: region 6 - l31: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT7: region 7 - l32: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT8: region 8 - l33: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT9: region 9 - qme: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT10: region 10 - clkadj: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT11: region 11 - mma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT12: region 12 - mma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT13: region 13 - mma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT14: region 14 - mma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Region CCFLUSH Status</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030016"</A>0000000020030016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.REGION_CCFLUSH_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.CLOCK_MUX.REGION_FLUSHMODE_INH_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_CCFLUSH: Region CCFLUSH status - 0=region not in flush, 1= region in flush state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG GO - Start OPCG on WRITE to this register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030020"</A>0000000020030020 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.PCB_OPCG_GO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.PCB_WRITE_OPCG_GO_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGGO: opcg go (start OPCG) - write this register to start OPCG</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030028"</A>0000000020030028 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.PHASE_COUNTER_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PCB.PCB_WRITE_RESET_PHASE_COUNTER_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASECOUNTER_RESET: Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG STOP - Stop OPCG when in RUNN or LBIST</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020030030"</A>0000000020030030 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.PCB_OPCG_STOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.OPCG.PCB_WRITE_OPCG_LOOP_STOP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGSTOP: opcg stop (stop OPCG) - write this register to stop OPCG during RUNN or LBIST</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CC Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200303FE"</A>00000000200303FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CC_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PCB.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PCB.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200303FF"</A>00000000200303FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CC_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020038000"</A>0000000020038000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN32</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn38000 - write 32 bit and/or read 64 bit of the scan buffer - no scan cycles will be shifted <BR>nn38001 - nn3801F - write of 01 - 31 bits left aligned into the scan buffer(masking), shifting  01-31 cycles and read 64 bit <BR>nn38020 - write 32 bit, shift 32 bit, read 64 bit scan buffer <BR>nn38nnn - write max 32 bits, rotate nnn cycles,  read of the 64bit scan buffer <BR>Order: WRITE - Shift - READ  <BR>PCB Timout possible, if scan count is too high or scan ratio to slow  <BR>Write max 32 bits (left aligned) - read will respond full 64 bit scan buffer  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan32_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Long rotate scan - Only rotate the ring</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020039000"</A>0000000020039000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN_LONG_ROTATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used to rotate the ring only, the cycle number is programmmed in the scom data, not in the address <BR>example putscom nn39000 0000123400000000   - will rotate x1234 cycles  <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.BIT_COUNT_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003A000"</A>000000002003A000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN_UPDATEDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003B000"</A>000000002003B000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN_UPDATEDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003C000"</A>000000002003C000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN_CAPTUREDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003D000"</A>000000002003D000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN_CAPTUREDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003E000"</A>000000002003E000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN64</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3E000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3E001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3E040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Ennn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode - Continues Scanning - non-blocking scan</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002003F000"</A>000000002003F000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SCAN64CONTSCAN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3F000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3F001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3F040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Fnnn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64contscan_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - after masking - OLD XFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040000"</A>0000000020040000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.XSTOP_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_XSTOP: any xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_XSTOP: system_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_FIR_XSTOP_ON_TRIG: dbg_fir_xstop_on_trig</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN05: c00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN06: c01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN07: c02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN08: c03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN09: l20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN10: l21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN11: l22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN12: l23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN13: l30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN14: l31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN15: l32</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN16: l33</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN17: nc00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN18: nc01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN19: nc02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN20: nc03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN21: QME</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - after masking - OLD RFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040001"</A>0000000020040001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.RECOV</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.RECOV_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_RECOV: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN05: c00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN06: c01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN07: c02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN08: c03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN09: l20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN10: l21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN11: l22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN12: l23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN13: l30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN14: l31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN15: l32</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN16: l33</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN17: nc00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN18: nc01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN19: nc02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN20: nc03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN21: QME</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040002"</A>0000000020040002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SPATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.SPATTN_MASKED_REG_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN05: c00_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN06: c00_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN07: c00_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN08: c00_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN09: c01_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN10: c01_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN11: c01_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN12: c01_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN13: c02_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN14: c02_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN15: c02_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN16: c02_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN17: c03_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN18: c03_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN19: c03_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN20: c03_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN35: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040003"</A>0000000020040003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.LOCAL_XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.LXSTOP_MASKED_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_LOCAL_XSTOP: any local xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN05: c00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN06: c01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN07: c02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN08: c03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040004"</A>0000000020040004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.HOSTATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.HOSTATTN_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_HOSTATTN: any host attn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN06: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040010"</A>0000000020040010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.XSTOP_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040011"</A>0000000020040011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.RECOV_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.RECOV_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040012"</A>0000000020040012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SPATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.SPATTN_REG_Q_INST.LATC.L2(1:35) [00000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040013"</A>0000000020040013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.LOCAL_XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.LXSTOP_REG_Q_INST.LATC.L2(1:15) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040014"</A>0000000020040014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.HOSTATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.HOSTATTN_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WOF Who is on First of the Recovable Errors Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040021"</A>0000000020040021 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.WOF_YES.RECOV_WOF_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_WOF: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN05: c00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN06: c01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN07: c02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN08: c03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN09: l20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN010: l21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN011: l22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN012: l23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN013: l30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN014: l31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN015: l32</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN016: l33</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN017: nc00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN018: nc01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN019: nc02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN020: nc03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN021: QME</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN022: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN023: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN024: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN025: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN026: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN027: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN028: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN029: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN030: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN031: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN032: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN033: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN034: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN035: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN036: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN037: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN038: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN039: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN040: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN041: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN042: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN043: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN044: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN045: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN046: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN047: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN048: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN049: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN050: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN051: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN052: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN053: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040040"</A>0000000020040040 (SCOM)<BR>
<A NAME="0000000020040050"</A>0000000020040050 (SCOM1)<BR>
<A NAME="0000000020040060"</A>0000000020040060 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.XSTOP_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK_UNUSED: Unused XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK01: XSTOP Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK02: XSTOP Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK03: XSTOP Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK04: XSTOP Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK05: XSTOP Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK06: XSTOP Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK07: XSTOP Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK08: XSTOP Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK09: XSTOP Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK10: XSTOP Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK11: XSTOP Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK12: XSTOP Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK13: XSTOP Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK14: XSTOP Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK15: XSTOP Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK16: XSTOP Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK17: XSTOP Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK18: XSTOP Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK19: XSTOP Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK20: XSTOP Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK21: XSTOP Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK22: XSTOP Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK23: XSTOP Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK24: XSTOP Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK25: XSTOP Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK26: XSTOP Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK27: XSTOP Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK28: XSTOP Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK29: XSTOP Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK30: XSTOP Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK31: XSTOP Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK32: XSTOP Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK33: XSTOP Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK34: XSTOP Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK35: XSTOP Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK36: XSTOP Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK37: XSTOP Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK38: XSTOP Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK39: XSTOP Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK40: XSTOP Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK41: XSTOP Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK42: XSTOP Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK43: XSTOP Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK44: XSTOP Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK45: XSTOP Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK46: XSTOP Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK47: XSTOP Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK48: XSTOP Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK49: XSTOP Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK50: XSTOP Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK51: XSTOP Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK52: XSTOP Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK53: XSTOP Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040041"</A>0000000020040041 (SCOM)<BR>
<A NAME="0000000020040051"</A>0000000020040051 (SCOM1)<BR>
<A NAME="0000000020040061"</A>0000000020040061 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.RECOV_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.RECOV_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK_UNUSED: Unused RECOV Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK01: RECOV Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK02: RECOV Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK03: RECOV Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK04: RECOV Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK05: RECOV Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK06: RECOV Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK07: RECOV Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK08: RECOV Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK09: RECOV Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK010: RECOV Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK011: RECOV Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK012: RECOV Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK013: RECOV Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK014: RECOV Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK015: RECOV Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK016: RECOV Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK017: RECOV Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK018: RECOV Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK019: RECOV Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK020: RECOV Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK021: RECOV Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK022: RECOV Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK023: RECOV Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK024: RECOV Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK025: RECOV Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK026: RECOV Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK027: RECOV Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK028: RECOV Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK029: RECOV Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK030: RECOV Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK031: RECOV Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK032: RECOV Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK033: RECOV Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK034: RECOV Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK035: RECOV Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK036: RECOV Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK037: RECOV Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK038: RECOV Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK039: RECOV Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK040: RECOV Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK041: RECOV Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK042: RECOV Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK043: RECOV Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK044: RECOV Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK045: RECOV Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK046: RECOV Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK047: RECOV Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK048: RECOV Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK049: RECOV Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK050: RECOV Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK051: RECOV Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK052: RECOV Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK053: RECOV Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040042"</A>0000000020040042 (SCOM)<BR>
<A NAME="0000000020040052"</A>0000000020040052 (SCOM1)<BR>
<A NAME="0000000020040062"</A>0000000020040062 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.SPATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.SPATTN_MASK_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK_UNUSED: Unused SPATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK01: SPATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK02: SPATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK03: SPATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK04: SPATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK05: SPATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK06: SPATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK07: SPATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK08: SPATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK09: SPATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK10: SPATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK11: SPATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK12: SPATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK13: SPATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK14: SPATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK15: SPATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK16: SPATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK17: SPATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK18: SPATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK19: SPATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK20: SPATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK21: SPATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK22: SPATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK23: SPATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK24: SPATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK25: SPATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK26: SPATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK27: SPATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK28: SPATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK29: SPATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK30: SPATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK31: SPATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK32: SPATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK33: SPATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK34: SPATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK35: SPATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040043"</A>0000000020040043 (SCOM)<BR>
<A NAME="0000000020040053"</A>0000000020040053 (SCOM1)<BR>
<A NAME="0000000020040063"</A>0000000020040063 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.LOCAL_XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.LXSTOP_MASK_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK_UNUSED: Unused Local XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK01: Local XSTOP Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK02: Local XSTOP Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK03: Local XSTOP Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK04: Local XSTOP Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK05: Local XSTOP Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK06: Local XSTOP Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK07: Local XSTOP Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK08: Local XSTOP Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK09: Local XSTOP Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK10: Local XSTOP Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK11: Local XSTOP Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK12: Local XSTOP Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK13: Local XSTOP Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK14: Local XSTOP Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK15: Local XSTOP Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040044"</A>0000000020040044 (SCOM)<BR>
<A NAME="0000000020040054"</A>0000000020040054 (SCOM1)<BR>
<A NAME="0000000020040064"</A>0000000020040064 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.HOSTATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.HOSTATTN_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK_UNUSED: Unused HOSTATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK01: HOSTATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK02: HOSTATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK03: HOSTATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK04: HOSTATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK05: HOSTATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK06: HOSTATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK07: HOSTATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK08: HOSTATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK09: HOSTATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK10: HOSTATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK11: HOSTATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK12: HOSTATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK13: HOSTATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK14: HOSTATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK15: HOSTATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK16: HOSTATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK17: HOSTATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK18: HOSTATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK19: HOSTATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK20: HOSTATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK21: HOSTATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK22: HOSTATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK23: HOSTATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK24: HOSTATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK25: HOSTATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK26: HOSTATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK27: HOSTATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK28: HOSTATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK29: HOSTATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK30: HOSTATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK31: HOSTATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK32: HOSTATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK33: HOSTATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK34: HOSTATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK35: HOSTATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK36: HOSTATTN Mask for bit36 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK37: HOSTATTN Mask for bit37 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK38: HOSTATTN Mask for bit38 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK39: HOSTATTN Mask for bit39 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK40: HOSTATTN Mask for bit40 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK41: HOSTATTN Mask for bit41 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK42: HOSTATTN Mask for bit42 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK43: HOSTATTN Mask for bit43 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK44: HOSTATTN Mask for bit44 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK45: HOSTATTN Mask for bit45 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK46: HOSTATTN Mask for bit46 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK47: HOSTATTN Mask for bit47 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK48: HOSTATTN Mask for bit48 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK49: HOSTATTN Mask for bit49 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK50: HOSTATTN Mask for bit50 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK51: HOSTATTN Mask for bit51 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK52: HOSTATTN Mask for bit52 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK53: HOSTATTN Mask for bit53 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Any Local Error Mask - to PCB (old SUMMARY MASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040080"</A>0000000020040080 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.ANY_LOCAL_ERR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.ANY_LOCAL_ERR_MASK_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_XSTOP_TO_PCB: mask XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_RECOV_TO_PCB: mask RECOV to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SPATTN_TO_PCB: mask SPATTN to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LOCAL_XSTOP_TO_PCB: mask LOCAL XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_HOSTATTN_TO_PCB: mask HOSTATTN to pcb - 1=blocking</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask1 Reg - to CC XSTOP1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040081"</A>0000000020040081 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK1_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask2 Reg - to CC XSTOP2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040082"</A>0000000020040082 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK2_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED20: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED22: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask3 Reg - to CC XSTOP3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040083"</A>0000000020040083 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK3_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask4 Reg - to CC XSTOP4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040084"</A>0000000020040084 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK4_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask5 Reg - to CC XSTOP5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040085"</A>0000000020040085 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK5_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040088"</A>0000000020040088 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.COMP.MODE_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_XSTOP: XSTOP will lock XSTOP register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_RECOV: XSTOP will lock RECOV register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_SPATTN: XSTOP will lock SPATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_LXSTOP: XSTOP will lock LXSTOP register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_HOSTATTN: XSTOP will lock HOSTATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_IOPB_ERR: disable_iopb_err XSTOP trigger to IO/PB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DIRECT_ERROR: mask direct error XSTOP trigger to Core</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040100"</A>0000000020040100 (SCOM)<BR>
<A NAME="0000000020040101"</A>0000000020040101 (SCOM1)<BR>
<A NAME="0000000020040102"</A>0000000020040102 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.LOCAL_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.LFIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CFIR: CFIR - Parity or PCB access error <BR>TYPE:RECOV CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CPLT_CTRL: CPLT_CTRL - PCB access error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_PCB: CC - PCB access error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_OTHERS: CC - Clock Control Error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN04: PSC - PSCOM access error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN05: PSC - internal or ring interface error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN06: THERM - pwr_comp_err, skitter_comp_err, scan_init_version_reg_parity_err_out , count_state_err_out <BR>TYPE:RECOV - MASK afterwards READ STATUS:nn050013 CLEAR:only scan0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN07: THERM1 - pcb error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN08: THERMTRIP1 - Critical temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN09: THERMTRIP1 - Fatal temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN10: VOLTTRIP1 - Voltage sense error <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN11: THERM2 - pwr_comp_err, skitter_comp_err, scan_init_version_reg_parity_err_out , count_state_err_out <BR>TYPE:RECOV - MASK afterwards READ STATUS:nn050033 CLEAR:only scan0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN12: THERM2 - pcb error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN13: THERMTRIP2 - Critical temperature indicator <BR>TYPE:RECOV CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN14: THERMTRIP2 - Fatal temperature indicator <BR>TYPE:RECOV CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN15: VOLTTRIP2 - Voltage sense error <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN16: DBG - scom parity fail <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN17: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN18: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN19: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN20: L30 Trace Err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN21: L31 Trace Err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN22: L32 Trace Err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN23: L33 Trace Err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN24: DCADJ FIR ERR Core 0 <BR>TYPE:RECOV READ STATUS:nn018317 CLEAR:write 0 to nn018305 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN25: DCADJ FIR ERR Core 1 <BR>TYPE:RECOV READ STATUS:nn014317 CLEAR:write 0 to nn014305 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN26: DCADJ FIR ERR Core 2 <BR>TYPE:RECOV READ STATUS:nn012317 CLEAR:write 0 to nn012305 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN27: DCADJ FIR ERR Core 3 <BR>TYPE:RECOV READ STATUS:nn011317 CLEAR:write 0 to nn011305 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN28: SKEWADJ FIR ERR Core0 <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN29: SKEWADJ FIR ERR Core1 <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN30: SKEWADJ FIR ERR Core2 <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN31: SKEWADJ FIR ERR Core3 <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN32: DC_SCOM_ERR_0 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN33: DC_SCOM_ERR_1 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN34: DC_SCOM_ERR_2 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN35: DC_SCOM_ERR_3 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN36: SKEW_SCOM_ERR_0 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN37: SKEW_SCOM_ERR_1 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN38: SKEW_SCOM_ERR_2 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN39: SKEW_SCOM_ERR_3 <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN40: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN41: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN42: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN43: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN44: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN45: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN46: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN47: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN48: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN49: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN50: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN51: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN52: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN53: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN54: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN55: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN56: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN57: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN58: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN59: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN60: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN61: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN62: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_EXT_LOCAL_XSTOP: ext_local_xstop <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040103"</A>0000000020040103 (SCOM)<BR>
<A NAME="0000000020040104"</A>0000000020040104 (SCOM1)<BR>
<A NAME="0000000020040105"</A>0000000020040105 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.LFIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK00: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK01: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK02: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK03: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK04: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK05: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK06: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK07: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK08: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK09: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK10: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK11: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK12: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK13: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK14: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK15: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK16: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK17: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK18: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK19: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK20: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK21: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK22: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK23: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK24: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK25: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK26: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK27: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK28: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK29: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK30: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK31: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK32: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK33: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK34: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK35: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK36: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK37: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK38: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK39: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK40: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK41: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK42: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK43: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK44: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK45: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK46: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK47: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK48: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK49: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK50: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK51: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK52: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK53: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK54: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK55: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK56: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK57: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK58: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK59: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK60: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK61: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK62: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK63: MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040106"</A>0000000020040106 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN00: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN01: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN02: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN03: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN04: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN05: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN06: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN07: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN08: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN09: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN10: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN11: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN12: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN13: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN14: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN15: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN16: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN17: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN18: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN19: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN20: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN21: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN22: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN23: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN24: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN25: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN26: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN27: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN28: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN29: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN30: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN31: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN32: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN33: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN34: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN35: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN36: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN37: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN38: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN39: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN40: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN41: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN42: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN43: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN44: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN45: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN46: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN47: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN48: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN49: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN50: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN51: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN52: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN53: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN54: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN55: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN56: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN57: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN58: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN59: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN60: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN61: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN62: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN63: ACTION0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040107"</A>0000000020040107 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN00: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN01: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN02: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN03: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN04: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN05: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN06: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN07: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN08: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN09: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN10: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN11: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN12: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN13: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN14: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN15: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN16: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN17: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN18: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN19: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN20: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN21: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN22: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN23: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN24: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN25: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN26: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN27: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN28: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN29: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN30: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN31: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN32: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN33: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN34: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN35: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN36: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN37: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN38: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN39: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN40: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN41: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN42: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN43: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN44: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN45: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN46: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN47: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN48: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN49: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN50: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN51: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN52: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN53: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN54: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN55: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN56: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN57: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN58: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN59: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN60: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN61: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN62: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN63: ACTION1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR WOF</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040108"</A>0000000020040108 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.LFIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN00: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN01: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN02: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN03: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN04: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN05: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN06: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN07: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN08: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN09: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN10: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN11: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN12: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN13: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN14: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN15: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN16: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN17: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN18: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN19: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN20: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN21: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN22: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN23: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN24: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN25: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN26: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN27: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN28: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN29: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN30: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN31: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN32: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN33: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN34: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN35: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN36: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN37: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN38: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN39: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN40: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN41: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN42: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN43: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN44: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN45: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN46: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN47: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN48: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN49: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN50: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN51: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN52: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN53: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN54: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN55: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN56: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN57: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN58: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN59: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN60: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN61: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN62: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN63: WOF</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020040109"</A>0000000020040109 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_ACTION2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN00: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN01: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN02: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN03: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN04: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN05: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN06: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN07: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN08: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN09: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN10: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN11: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN12: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN13: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN14: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN15: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN16: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN17: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN18: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN19: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN20: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN21: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN22: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN23: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN24: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN25: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN26: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN27: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN28: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN29: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN30: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN31: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN32: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN33: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN34: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN35: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN36: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN37: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN38: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN39: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN40: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN41: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN42: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN43: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN44: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN45: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN46: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN47: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN48: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN49: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN50: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN51: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN52: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN53: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN54: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN55: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN56: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN57: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN58: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN59: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN60: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN61: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN62: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN63: ACTION2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop1 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050000"</A>0000000020050000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.DTS_RESULT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_0_RESULT: Calibrated DTS Result of sensor with id 0. <BR> EQ x50000: CORE0 ISU <BR> EQ x50020: CORE2 ISU <BR> N0,N1,PAUE,PAUW: DTS0 <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_2_RESULT: Calibrated DTS Result of sensor with id 2. <BR> EQ x50000: CORE0 L3 <BR> EQ x50020: CORE2 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop2 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050001"</A>0000000020050001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.DTS_RESULT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(48:95) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_4_RESULT: Calibrated DTS Result of sensor with id 4. <BR> EQ x50001: CORE1 ISU <BR> EQ x50021: CORE3 ISU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_5_RESULT: Calibrated DTS Result of sensor with id 5. <BR> EQ x50001: CORE1 VSU <BR> EQ x50021: CORE3 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_6_RESULT: Calibrated DTS Result of sensor with id 6. <BR> EQ x50001: CORE1 L3 <BR> EQ x50021: CORE3 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop3 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050002"</A>0000000020050002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.DTS_RESULT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(96:111) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_8_RESULT: Calibrated DTS Result of sensor with id 8. <BR> EQ x50002: Racetrack <BR> EQ x50022: n/a <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Trace Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050003"</A>0000000020050003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.DTS_TRC_RESULT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPM & DTS enables and cntl's</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005000F"</A>000000002005000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.THERM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.THERM_MODEREG_LT_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(3:5) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DIS_CPM_BUBBLE_CORR: critical path result bubble correction active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_FORCE_THRES_ACT: force tpc_therm_thres_mac clock gating off and activates clocks</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_TRIP_ENA: therm_thres_trip compare enables <BR> 1xx: trip0 - warning <BR> x1x: trip1 - critical <BR> xx1: trip2 - fatal <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_SAMPLE_ENA: 0: no dts sampling, 1: dts sampling is enabled and below counter compare match can occur.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_SAMPLE_PULSE_CNT: A 16 MHz sample pulse is feed into an 18 Bit counter, <BR> with the therm_sample_pulse_cnt it is possible to select a highorder bit of the counter <BR> to enable a resolutions of sampling dtss between 2.5 us and 80 ms. <BR> An edge detection circuit detects the rising edge of the selected counter bit and this triggers a dts sample <BR> 0000: 16 ms <BR> 0001: 8 ms <BR> 0010: 4 ms <BR> 0011: 2 ms <BR> 0100: 1 ms <BR> 0101: 0.5 ms <BR> 0110: 250 us <BR> 0111: 125 us <BR> 1000: 62 .5us <BR> 1001: 31.3 us <BR> 1010: 15.6 us <BR> 1011: 7.8 us <BR> 1100: 3.9 us <BR> 1101: 2 us <BR> 1110: 1 us <BR> 1111: 0.5 us <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_MODE_ENA: forces max or min mode in threshold unit: <BR> 00: is off <BR> 11: is ilegal <BR> 10: max mode <BR> 01: min mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_MODE: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_SEL: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_OVERFLOW_MASK: 0 - therm_overflow_err will be enabled <BR> 1 - therm_overflow_err will be disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_MODE_UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_READ_SEL: selects which dts result will be provided with pcb read addr_v(3): <BR> 0000: DTS 0 <BR> 0001: DTS 1 <BR> 0010: DTS 2 <BR> 0100: DTS 4 <BR> 0101: DTS 5 <BR> 0110: DTS 6 <BR> 1000: DTS 8 <BR> 1111: Worst Case Sensor <BR> <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L1: loop1 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 0 <BR> 1xxx: DTS 0 available <BR> x1xx: DTS 1 available <BR> xx1x: DTS 2 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L2: loop2 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 4 <BR> 1xxx: DTS 4 available <BR> x1xx: DTS 5 available <BR> xx1x: DTS 6 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L3: dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 8 <BR> 1xxx: DTS 8 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050010"</A>0000000020050010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_8_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_HOLD_SAMPLE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_V_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE: forces skitter to hold current sample</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SKITTER_STICKINESS: if '0' accumulation mode, '1' samples new value each cycle and resets sticky value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_MODE_UNUSED1: unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_DBGTRIG_SEL: bit0: hold_on_trigger0 <BR> bit1: _on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_RESET_TRIG_SEL: bit0: reset_sticky_on_trigger0 <BR> bit1: reset_sticky_on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_SAMPLE_GUTS: selects guts to measure: <BR> 00: guts1 <BR> 01: guts2 <BR> 10: guts3 <BR> 11: guts4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE_WITH_TRIGGER: forces skitter to hold current sample on dbg trigger, this has highest priority</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_DATA_V_LT: if '1' the data requested by a skitter force read register has finished and data is present in skitter data register in the collector macro. The data be read by any combination of V25/V26/V27 pcb reads</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050011"</A>0000000020050011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.INJECT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.INJECT_REG_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_TRIP: 00: no injection <BR> 01: warning trip level injection <BR> 10: crtical trip level injection <BR> 11: fatal trip level injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_MODE: 00: no injection <BR> 01: injection on the next dts sample <BR> 10: solid injection for the next dts samples till bit setting changes <BR> 11: not used <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Control / Force Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050012"</A>0000000020050012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.F_SHIFT_SENSOR [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_trip_history</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_pulse_cnt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_rd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_wr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l1results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l2results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l3results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_measure_volt_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_measure_volt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_shift_sensor</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thermal Error Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050013"</A>0000000020050013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.ERR_STATUS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(8:10) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.COUNT_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.RUN_STATE_LT_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.SHIFT_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.SHIFT_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.READ_STATE_LT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.WRITE_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.SAMPLE_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.MEASURE_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.READ_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.COMP.WRITE_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PWR_STATUS(15) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>serial_shiftcnt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>therm_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_forcereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_init_version_reg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>volt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_clksrcreg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_overflow_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_valid_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>timeout_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_skitter_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pcb_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sample_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>measure_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Force Read Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050014"</A>0000000020050014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_FORCE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_FORCEREG_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>F_SKITTER_READ: Forces the read of that particular skitter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Clock src control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050016"</A>0000000020050016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_36_INST.LATC.L2(36:37) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_CLKSRC: selects clock to measure: <BR> 000: local mesh clock <BR> 001: external pin skitter_c1_1_in <BR> 010: local d1clk only if d_mode = 1 <BR> 011: external pin skitter_c1_2_in <BR> 100: local lclk only if d_mode = 1 <BR> 101: external pin skitter_c1_3_in <BR> 110: unused <BR> 111: external pin skitter_c1_4_in <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_DELAY_SELECT: To select delay to be added <BR> between clock source mux <BR> and inverter chain(base line <BR> delay is 12.2psec) of skitter0. <BR> 00 - No delay <BR> 01 - 0.6psec <BR> 10 - 1.8psec <BR> 11 - 5 psec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit0:63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050019"</A>0000000020050019 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit32:95</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005001A"</A>000000002005001A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(32:95) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit64:127</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005001B"</A>000000002005001B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(64:127) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Timestamp Counter Read</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005001C"</A>000000002005001C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop1 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050020"</A>0000000020050020 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_RESULT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_0_RESULT: Calibrated DTS Result of sensor with id 0. <BR> EQ x50000: CORE0 ISU <BR> EQ x50020: CORE2 ISU <BR> N0,N1,PAUE,PAUW: DTS0 <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_2_RESULT: Calibrated DTS Result of sensor with id 2. <BR> EQ x50000: CORE0 L3 <BR> EQ x50020: CORE2 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop2 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050021"</A>0000000020050021 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_RESULT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(48:95) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_4_RESULT: Calibrated DTS Result of sensor with id 4. <BR> EQ x50001: CORE1 ISU <BR> EQ x50021: CORE3 ISU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_5_RESULT: Calibrated DTS Result of sensor with id 5. <BR> EQ x50001: CORE1 VSU <BR> EQ x50021: CORE3 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_6_RESULT: Calibrated DTS Result of sensor with id 6. <BR> EQ x50001: CORE1 L3 <BR> EQ x50021: CORE3 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop3 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050022"</A>0000000020050022 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_RESULT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(96:111) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_8_RESULT: Calibrated DTS Result of sensor with id 8. <BR> EQ x50002: Racetrack <BR> EQ x50022: n/a <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Trace Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050023"</A>0000000020050023 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_TRC_RESULT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPM & DTS enables and cntl's</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005002F"</A>000000002005002F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.THERM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.THERM_MODEREG_LT_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(3:5) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DIS_CPM_BUBBLE_CORR: critical path result bubble correction active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_FORCE_THRES_ACT: force tpc_therm_thres_mac clock gating off and activates clocks</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_TRIP_ENA: therm_thres_trip compare enables <BR> 1xx: trip0 - warning <BR> x1x: trip1 - critical <BR> xx1: trip2 - fatal <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_SAMPLE_ENA: 0: no dts sampling, 1: dts sampling is enabled and below counter compare match can occur.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_SAMPLE_PULSE_CNT: A 16 MHz sample pulse is feed into an 18 Bit counter, <BR> with the therm_sample_pulse_cnt it is possible to select a highorder bit of the counter <BR> to enable a resolutions of sampling dtss between 2.5 us and 80 ms. <BR> An edge detection circuit detects the rising edge of the selected counter bit and this triggers a dts sample <BR> 0000: 16 ms <BR> 0001: 8 ms <BR> 0010: 4 ms <BR> 0011: 2 ms <BR> 0100: 1 ms <BR> 0101: 0.5 ms <BR> 0110: 250 us <BR> 0111: 125 us <BR> 1000: 62 .5us <BR> 1001: 31.3 us <BR> 1010: 15.6 us <BR> 1011: 7.8 us <BR> 1100: 3.9 us <BR> 1101: 2 us <BR> 1110: 1 us <BR> 1111: 0.5 us <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_MODE_ENA: forces max or min mode in threshold unit: <BR> 00: is off <BR> 11: is ilegal <BR> 10: max mode <BR> 01: min mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_MODE: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_SEL: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_OVERFLOW_MASK: 0 - therm_overflow_err will be enabled <BR> 1 - therm_overflow_err will be disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_MODE_UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_READ_SEL: selects which dts result will be provided with pcb read addr_v(3): <BR> 0000: DTS 0 <BR> 0001: DTS 1 <BR> 0010: DTS 2 <BR> 0100: DTS 4 <BR> 0101: DTS 5 <BR> 0110: DTS 6 <BR> 1000: DTS 8 <BR> 1111: Worst Case Sensor <BR> <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L1: loop1 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 0 <BR> 1xxx: DTS 0 available <BR> x1xx: DTS 1 available <BR> xx1x: DTS 2 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L2: loop2 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 4 <BR> 1xxx: DTS 4 available <BR> x1xx: DTS 5 available <BR> xx1x: DTS 6 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L3: dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 8 <BR> 1xxx: DTS 8 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050030"</A>0000000020050030 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_MODEREG_LT_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_MODEREG_LT_8_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_HOLD_SAMPLE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_DATA_V_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE: forces skitter to hold current sample</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SKITTER_STICKINESS: if '0' accumulation mode, '1' samples new value each cycle and resets sticky value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_MODE_UNUSED1: unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_DBGTRIG_SEL: bit0: hold_on_trigger0 <BR> bit1: _on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_RESET_TRIG_SEL: bit0: reset_sticky_on_trigger0 <BR> bit1: reset_sticky_on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_SAMPLE_GUTS: selects guts to measure: <BR> 00: guts1 <BR> 01: guts2 <BR> 10: guts3 <BR> 11: guts4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE_WITH_TRIGGER: forces skitter to hold current sample on dbg trigger, this has highest priority</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_DATA_V_LT: if '1' the data requested by a skitter force read register has finished and data is present in skitter data register in the collector macro. The data be read by any combination of V25/V26/V27 pcb reads</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050031"</A>0000000020050031 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.INJECT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.INJECT_REG_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_TRIP: 00: no injection <BR> 01: warning trip level injection <BR> 10: crtical trip level injection <BR> 11: fatal trip level injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_MODE: 00: no injection <BR> 01: injection on the next dts sample <BR> 10: solid injection for the next dts samples till bit setting changes <BR> 11: not used <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Control / Force Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050032"</A>0000000020050032 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.F_SHIFT_SENSOR [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_trip_history</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_pulse_cnt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_rd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_wr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l1results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l2results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l3results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_measure_volt_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_measure_volt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_shift_sensor</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thermal Error Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050033"</A>0000000020050033 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.ERR_STATUS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(8:10) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.COUNT_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.RUN_STATE_LT_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.SHIFT_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.SHIFT_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.READ_STATE_LT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.WRITE_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.SAMPLE_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.MEASURE_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.READ_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.COMP.WRITE_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PWR_STATUS(15) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>serial_shiftcnt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>therm_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_forcereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_init_version_reg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>volt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_clksrcreg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_overflow_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_valid_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>timeout_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_skitter_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pcb_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sample_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>measure_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Force Read Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050034"</A>0000000020050034 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_FORCE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_FORCEREG_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>F_SKITTER_READ: Forces the read of that particular skitter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Clock src control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050036"</A>0000000020050036 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_CLKSRC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_CLKSRCREG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_CLKSRCREG_LT_36_INST.LATC.L2(36:37) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_CLKSRC: selects clock to measure: <BR> 000: local mesh clock <BR> 001: external pin skitter_c1_1_in <BR> 010: local d1clk only if d_mode = 1 <BR> 011: external pin skitter_c1_2_in <BR> 100: local lclk only if d_mode = 1 <BR> 101: external pin skitter_c1_3_in <BR> 110: unused <BR> 111: external pin skitter_c1_4_in <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_DELAY_SELECT: To select delay to be added <BR> between clock source mux <BR> and inverter chain(base line <BR> delay is 12.2psec) of skitter0. <BR> 00 - No delay <BR> 01 - 0.6psec <BR> 10 - 1.8psec <BR> 11 - 5 psec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit0:63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020050039"</A>0000000020050039 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit32:95</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005003A"</A>000000002005003A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(32:95) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit64:127</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005003B"</A>000000002005003B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(64:127) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Timestamp Counter Read</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002005003C"</A>000000002005003C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.THERM.WSUB2.TIMESTAMP_COUNTER_READ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.THERM.WSUB2.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Powerbus Topology Xlate Table Register0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0040"</A>00000000200E0040 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_PBTXTR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>These 4 contiguous registers define the topology ID translation table for the QME, using Powerbus address 15:19 to lookup the initial scope to use Entry 0..31 across these four registers. <BR>Note: this register is SCOM-only, not local register accessible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PBTXTR0_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY_VALID: Valid for each Entry nibble below, where n is the last nibble of the SCOM address <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY0: Scope for Entry(n*8 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY1: Scope for Entry(n*8 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY2: Scope for Entry(n*8 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY3: Scope for Entry(n*8 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY4: Scope for Entry(n*8 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY5: Scope for Entry(n*8 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY6: Scope for Entry(n*8 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR0_ENTRY7: Scope for Entry(n*8 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Powerbus Topology Xlate Table Register1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0041"</A>00000000200E0041 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_PBTXTR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>These 4 contiguous registers define the topology ID translation table for the QME, using Powerbus address 15:19 to lookup the initial scope to use Entry 0..31 across these four registers. <BR>Note: this register is SCOM-only, not local register accessible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PBTXTR1_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY_VALID: Valid for each Entry nibble below, where n is the last nibble of the SCOM address <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY0: Scope for Entry(n*8 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY1: Scope for Entry(n*8 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY2: Scope for Entry(n*8 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY3: Scope for Entry(n*8 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY4: Scope for Entry(n*8 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY5: Scope for Entry(n*8 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY6: Scope for Entry(n*8 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR1_ENTRY7: Scope for Entry(n*8 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Powerbus Topology Xlate Table Register2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0042"</A>00000000200E0042 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_PBTXTR2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>These 4 contiguous registers define the topology ID translation table for the QME, using Powerbus address 15:19 to lookup the initial scope to use Entry 0..31 across these four registers. <BR>Note: this register is SCOM-only, not local register accessible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PBTXTR2_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY_VALID: Valid for each Entry nibble below, where n is the last nibble of the SCOM address <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY0: Scope for Entry(n*8 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY1: Scope for Entry(n*8 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY2: Scope for Entry(n*8 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY3: Scope for Entry(n*8 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY4: Scope for Entry(n*8 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY5: Scope for Entry(n*8 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY6: Scope for Entry(n*8 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR2_ENTRY7: Scope for Entry(n*8 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Powerbus Topology Xlate Table Register3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0043"</A>00000000200E0043 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_PBTXTR3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>These 4 contiguous registers define the topology ID translation table for the QME, using Powerbus address 15:19 to lookup the initial scope to use Entry 0..31 across these four registers. <BR>Note: this register is SCOM-only, not local register accessible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PBTXTR3_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY_VALID: Valid for each Entry nibble below, where n is the last nibble of the SCOM address <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY0: Scope for Entry(n*8 + 0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY1: Scope for Entry(n*8 + 1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY2: Scope for Entry(n*8 + 2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY3: Scope for Entry(n*8 + 3) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY4: Scope for Entry(n*8 + 4) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY5: Scope for Entry(n*8 + 5) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY6: Scope for Entry(n*8 + 6) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_PBTXTR3_ENTRY7: Scope for Entry(n*8 + 7) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Throttle Threshold Summary Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0138"</A>00000000200E0138 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_TTSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register with a special layout to support gathering throttle threshold summary data from all 8 Quads with a single SCOM Multicast Read-OR.  Note that QME only puts its data in the Byte corresponding to its Quad ID, with all other bits = 0.   Local register reads to this register from QME are never supported. SCOM reads to this register fail if QMCR[TTSR_READ_ENABLE]=0, otherwise the read causes a signal to assert to reset the associated counters in all four CPMS macros, as controlled by the DCCR. <BR>NOTE: this needs manual SIMICS modeling <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.TTSR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD0_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD1_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD2_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD3_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD4_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD5_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD6_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD7_DATA</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Power Proxy Threshold Summary Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E013C"</A>00000000200E013C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_PTSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register with a special layout to support gathering power proxy threshold summary data from all 8 Quads with a single SCOM Multicast Read-OR.  Note that QME only puts its data in the Byte corresponding to its Quad ID, with all other bits = 0.  Local register reads to this register from QME are never supported. SCOM reads to this register fail if QMCR[PTSR_READ_ENABLE]=0, otherwise the read causes a signal to assert to reset the associated counters in all four CPMS macros. <BR>NOTE: this needs manual SIMICS modeling (not plan of record use in base WOF) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PTSR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD0_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD1_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD2_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD3_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD4_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD5_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD6_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QUAD7_DATA</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface XCR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0200"</A>00000000200E0200 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIXCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: External Control Register (XCR) and Count (CTR). <BR>Note this XIR is slightly modified from P9, which did not include CTR. <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.LT_XIR_XCR_CMND.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_CTR.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIXCR_XCR: PPE External Control Register <BR>All external commands to the processor are consolidated into a single field of the writeonly <BR>XCR. <BR>000 - Clear Debug Status <BR>This command clears XSR[TRAP, IAC, RDAC, WDAC] to 0. This command is only implemented and acknowledged when XSR[HS] = 1 (the processor is halted). <BR>001 - Halt <BR>This command sets XSR[HCP], which requests the processor to halt after the execution of the current instruction (if any) is complete. A processor <BR>reporting XSR[HCP] = 1 may still be executing a single previously in-flight, single-stepped or rammed instruction. <BR>XSR[HS] = 1 indicates that the processor is both halted and not executing an <BR>instruction. Executing this command when XSR[HCP] is already 1 has no effect on the operation of the core. <BR>010 - Resume <BR>This command causes a halted processor to resume execution by clearing XSR[HCP]. This command is only implemented and acknowledged when either <BR>XSR[HCP] = 0 (the processor is already running), or XSR[HS] = 1 (the processor is truly halted). <BR>011 - Single-step <BR>This command causes a halted processor to fetch and execute the single instruction addressed by the IAR, unless an asynchronous exception is pending, <BR>in which case no instruction is executed and asynchronous interrupt processing takes place as controlled by the MSR. This command is only implemented <BR>and acknowledged when XSR[HS] = 1 (the processor is truly halted). <BR>100 - Toggle XSR[TRH] <BR>This command toggles (inverts) the value of XSR[TRH]. <BR>101 - Soft Reset <BR>110 - Hard Reset <BR>The 101 and 110 commands initiate a hard or soft reset respectively. Note that there is no provision for holding a PPE 42 core in a reset state. <BR>However, if either of these commands is issued and XSR[HCP] is also 1, then the processor will execute the reset sequence and then halt with the IAR <BR>addressing the system reset interrupt vector. Issuing the 010 (resume) command in this state will then cause the processor to resume execution. <BR>111 - Force Halt <BR>This command forces the core to transition immediately (within two cycles) to the halted state, without necessarily completing the current <BR>instruction, and without synchronizing with the memory subsystem. Force-halting is a method of last resort, and halts the core from any state, <BR>including hung memory access and reset states. A force-halted core is guaranteed to be able to correctly ram any instruction other than a load, store, <BR>cache management instruction or sync. It may be necessary to reset the system in order to single-step, ram a memory access instruction or sync, or <BR>synchronize after ramming or single-stepping. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIXCR_CTR: Count Register. Added for P10. Potentially useful for Debug since can indicate loop iteration or a recent branch target address, depending on compiler <BR>optimization decisions. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface RAMRA</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0204"</A>00000000200E0204 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIRAMRA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Ram Restore Acceleration Register. <BR>Can be used to restore SPRG0 plus Resume (or Single Step) with one command. <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.LT_XIR_XCR_CMND.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_SPRG0.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIXCR_XCR: PPE External Control Register <BR>All external commands to the processor are consolidated into a single field of the writeonly <BR>XCR. <BR>000 - Clear Debug Status <BR>This command clears XSR[TRAP, IAC, RDAC, WDAC] to 0. This command is only implemented and acknowledged when XSR[HS] = 1 (the processor is halted). <BR>001 - Halt <BR>This command sets XSR[HCP], which requests the processor to halt after the execution of the current instruction (if any) is complete. A processor <BR>reporting XSR[HCP] = 1 may still be executing a single previously in-flight, single-stepped or rammed instruction. <BR>XSR[HS] = 1 indicates that the processor is both halted and not executing an <BR>instruction. Executing this command when XSR[HCP] is already 1 has no effect on the operation of the core. <BR>010 - Resume <BR>This command causes a halted processor to resume execution by clearing XSR[HCP]. This command is only implemented and acknowledged when either <BR>XSR[HCP] = 0 (the processor is already running), or XSR[HS] = 1 (the processor is truly halted). <BR>011 - Single-step <BR>This command causes a halted processor to fetch and execute the single instruction addressed by the IAR, unless an asynchronous exception is pending, <BR>in which case no instruction is executed and asynchronous interrupt processing takes place as controlled by the MSR. This command is only implemented <BR>and acknowledged when XSR[HS] = 1 (the processor is truly halted). <BR>100 - Toggle XSR[TRH] <BR>This command toggles (inverts) the value of XSR[TRH]. <BR>101 - Soft Reset <BR>110 - Hard Reset <BR>The 101 and 110 commands initiate a hard or soft reset respectively. Note that there is no provision for holding a PPE 42 core in a reset state. <BR>However, if either of these commands is issued and XSR[HCP] is also 1, then the processor will execute the reset sequence and then halt with the IAR <BR>addressing the system reset interrupt vector. Issuing the 010 (resume) command in this state will then cause the processor to resume execution. <BR>111 - Force Halt <BR>This command forces the core to transition immediately (within two cycles) to the halted state, without necessarily completing the current <BR>instruction, and without synchronizing with the memory subsystem. Force-halting is a method of last resort, and halts the core from any state, <BR>including hung memory access and reset states. A force-halted core is guaranteed to be able to correctly ram any instruction other than a load, store, <BR>cache management instruction or sync. It may be necessary to reset the system in order to single-step, ram a memory access instruction or sync, or <BR>synchronize after ramming or single-stepping. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPRG0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface RAMGA</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0208"</A>00000000200E0208 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIRAMGA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Ram GPR Acceleration Register. <BR>Can be used to modify a GPR with one command (where IR = MFSPRG0 instruction 0xFC2082A6 .. 0xFFD082A6). <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_ISP.LT_IR.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_SPRG0.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIRAMEDR_IR: PPE Instruction Register. Writes cause a RAM operation. <BR>Provides the requested PPE Instruction to execute. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPRG0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface RAMDBG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E020C"</A>00000000200E020C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIRAMDBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Ram & Debug Register. <BR>Read status and data.  Allows write ability to modify only SPRG0 for a subsequent RAM operation. <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.XSR_INT_SPR(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_HC.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_HCP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_RIP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_SIP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_TRAP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_IAC.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_MSR_9_13.LATC.L2(9:11) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_RDAC.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_WDAC.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_MSR_9_13.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_TRH.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_DECODER.FSM_STATE_LATCH.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_MSR_9_13.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_EP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_ISR_24_25.LATC.L2(24:25) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_ISR_28_31.LATC.L2(28:31) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_SPRG0.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_HS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_HC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_HCP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_RIP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_SIP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_TRAP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_IAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_SIB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_RDAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_WDAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_WS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_TRH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_SMS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_LP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_EP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_PTR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_ST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_MFE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_MCS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPRG0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface RAMEDR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0210"</A>00000000200E0210 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIRAMEDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Ram & Error Diagnosis Register. <BR>Can be used to read IR and EDR for debug.  Also provides ability to RAM an instruction without modifying SPRG0. <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_ISP.LT_IR.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_EDR.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIRAMEDR_IR: PPE Instruction Register. Writes cause a RAM operation. <BR>Provides the requested PPE Instruction to execute. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIRAMEDR_EDR: Error Data Register, set on PPE interrupts caused by an error. <BR>See PPE Specification for definition. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface DBGPRO</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0214"</A>00000000200E0214 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIDBGPRO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Debug & Runtime Profiling <BR>Read program location and status. Also used to write XSR & IAR. <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.XSR_INT_SPR(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_HC.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_HCP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_RIP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_SIP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_TRAP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_IAC.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_MSR_9_13.LATC.L2(9:11) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_RDAC.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_WDAC.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_MSR_9_13.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_TRH.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_DECODER.FSM_STATE_LATCH.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_MSR_9_13.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_XSR_EP.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_ISR_24_25.LATC.L2(24:25) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_ISR_28_31.LATC.L2(28:31) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_ISP.LT_IAR.LATC.L2(0:29) [000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_HS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_HC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_HCP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_RIP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_SIP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_TRAP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_IAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_SIB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_RDAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_WDAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_WS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_TRH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_SMS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_LP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_EP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_PTR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_ST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_MFE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSR_MCS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IAR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface SIB Info</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0218"</A>00000000200E0218 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XISIB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the Memory Bolt-ons External Interface Register (XIR) bus: SIB Info for debug <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.INCLUDE_PIBINTF_COMP.PIBINTF_COMP.PIB_ADDR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.INCLUDE_PIBINTF_COMP.PIBINTF_COMP.PIB_R_NW_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.INCLUDE_PIBINTF_COMP.PIBINTF_COMP.PIB_BUSY_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.PIB_IMPRECISE_ERROR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.INCLUDE_PIBINTF_COMP.PIBINTF_COMP.PIB_RSP_INFO_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.INCLUDE_PIBINTF_COMP.PIBINTF_COMP.PIB_RESET_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.IFETCH_PIB_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.PIB_DATAOP_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_ADDR: PIB transaction buffer current or previous transaction byte address <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_R_NW: PIB transaction buffer current or previous transaction type, read if 1 and write if 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_BUSY: Indicates if the transaction buffer is occupied with an ongoing transaction. Busy is cleared when the transaction is completed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_IMPRECISE_ERROR_PENDING: Indicates that the current or previous transaction had an imprecise error. Cleared when it is reported back to PPE. Note: The address of the erroneous <BR>transaction is copied into the SGB address latches such that the PIB interface can continue to service I-fetches (only in case of SBE instance). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:48</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_RSP_INFO: PIB transaction buffer response info. Current or previous transaction got an error on the PIB interface when non-zero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_RESET_PENDING: Indicates if hard reset occurred during an ongoing transcation <BR>and transaction is still pending when set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_IFETCH_PENDING: Indicates a instruction fetch is pending on the PIB interface when set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_DATAOP_PENDING: Indicates a data transaction is pending on the PIB interface when set to 1. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface MEM Info</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E021C"</A>00000000200E021C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIMEM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the Memory Bolt-ons External Interface Register (XIR) bus: Memory Interface Info for debug <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_ADDR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_R_NW_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_BUSY_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_IMPRECISE_ERROR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_BYTE_ENABLE_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_LINE_MODE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_ERROR_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.IFETCH_MEM_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_DATAOP_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_ADDR: MEM transaction buffer current or previous transaction byte address. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_R_NW: MEM transaction buffer current or previous transaction type, read if 1 and write if 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_BUSY: Indicates if the transaction buffer is occupied with an ongoing transaction. Busy is cleared when the transaction is completed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_IMPRECISE_ERROR_PENDING: Indicates that the current or previous transaction had an imprecise error. Cleared when it is reported back to PPE. Note: The address of the erroneous <BR>transaction is copied into the SGB address latches such that the memory interface can continue to service I-fetches. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_BYTE_ENABLE: MEM transaction buffer current or previous transaction byte enables. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_LINE_MODE: MEM transaction buffer current or previous transaction line mode. <BR>Indicates a 32B read request when set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_ERROR: MEM transaction buffer error code. Current or previous transaction got an error on the memory interface when non-zero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_IFETCH_PENDING: Indicates a instruction fetch is pending on the MEM interface when set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_DATAOP_PENDING: Indicates a data transaction is pending on the MEM interface when set to 1. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface SGB Info</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0220"</A>00000000200E0220 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XISGB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the Memory Bolt-ons External Interface Register (XIR) bus: Store Gather Buffer Info for debug <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.STR_GTHR_ADDR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.MEM_IMPRECISE_ERROR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.STR_GTHR_VALID_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.STR_GTHR_FLUSH_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ADDRESS</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_IMPRECISE_ERROR_PENDING: Indicates that the current or previous transaction had an imprecise error. Cleared when it is reported back to PPE. Note: The address of the erroneous <BR>transaction is copied into the SGB address latches such that the memory interface can continue to service I-fetches. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SGB_BYTE_VALID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SGB_FLUSH_PENDING</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface Icache Info</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0224"</A>00000000200E0224 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIICAC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the Memory Bolt-ons External Interface Register (XIR) bus: Instruction Cache Info for debug <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.ICACHE_COMP.ICACHE_TAG_ADDR_LATCH.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.ICACHE_COMP.ICACHE_ERR_LATCH.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.IFETCH_PIB_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.IFETCH_MEM_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.MIB.ICACHE_COMP.ICACHE_VALID_LATCH.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ICACHE_TAG_ADDR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ICACHE_ERR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XISIB_PIB_IFETCH_PENDING: Indicates a instruction fetch is pending on the PIB interface when set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIMEM_MEM_IFETCH_PENDING: Indicates a instruction fetch is pending on the MEM interface when set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ICACHE_VALID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface DBGINF</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E023C"</A>00000000200E023C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIDBGINF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Debug Information (register 15) <BR>New for P10.  Read registers containing the most recent program address information, the Save & Restore (most recent interrupt) and Link Register (most recent branch & link for procedure calls). <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_SRR0.LATC.L2(0:29) [000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_SPR.LT_LR.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIDBGINF_SRR0_TOP: Top 30 bits of PPE Save & Restore Register 0 <BR>(only 0:29 implemented) <BR>Contains address of the most recent interrupt taken. <BR>Potentially useful during debug. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIDBGINF_LR: PPE Link Register. <BR>Contains address of the instruction following the most recent Branch with Link instruction executed, to give an idea from whence the code recently <BR>came. Potentially useful during debug. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0280"</A>00000000200E0280 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 0 (GPR0 & GPR1) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR0.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR1.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR0_GPR0: General Purpose Register 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR0_GPR1: General Purpose Register 1 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0284"</A>00000000200E0284 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 2 (GPR2 & GPR3) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR2.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR3.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR2_GPR2: General Purpose Register 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR2_GPR3: General Purpose Register 3 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0288"</A>00000000200E0288 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 4 (GPR4 & GPR5) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR4.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR5.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR4_GPR4: General Purpose Register 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR4_GPR5: General Purpose Register 5 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E028C"</A>00000000200E028C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 6 (GPR6 & GPR7) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR6.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR7.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR6_GPR6: General Purpose Register 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR6_GPR7: General Purpose Register 7 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR8</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0290"</A>00000000200E0290 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR8</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 8 (GPR8 & GPR9) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR8.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR9.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR8_GPR8: General Purpose Register 8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR8_GPR9: General Purpose Register 9 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDRX</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0294"</A>00000000200E0294 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDRX</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: <BR>Virtual Doubleword X (GPR10 & GPR13) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR10.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR13.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDRX_GPR10: General Purpose Register 10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDRX_GPR13: General Purpose Register 13 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR28</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E0298"</A>00000000200E0298 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR28</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 28 (GPR28 & GPR29) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR28.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR29.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR28_GPR28: General Purpose Register 28 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR28_GPR29: General Purpose Register 29 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME External Interface VDR30</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200E029C"</A>00000000200E029C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_SCOM_XIVDR30</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Access to the PPE cores External Interface Register (XIR) bus: Virtual Doubleword 30 (GPR30 & GPR31) <BR>Note: this register is SCOM-only, not local register accessible. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR30.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.PPE_COMP.PPE.I_C_PPE42_GPR.LT_GPR31.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR30_GPR30: General Purpose Register 30 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCOM_XIVDR30_GPR31: General Purpose Register 31 <BR></small></TD></TR>
</TABLE>
<BR>




<A NAME="listing"><strong>Address listing</strong></A><BR>
Back to <A HREF="#top">top</A><BR>
<A HREF="#00000001C0000000">00000001C0000000 PCBSLEQ.QME.QME_LFIR</A><BR>
<A HREF="#00000001C0000010">00000001C0000010 PCBSLEQ.QME.QME_LFIR</A><BR>
<A HREF="#00000001C0000020">00000001C0000020 PCBSLEQ.QME.QME_LFIR</A><BR>
<A HREF="#00000000200E0000">00000000200E0000 PCBSLEQ.QME.QME_LFIR</A><BR>
<A HREF="#00000000200E0001">00000000200E0001 PCBSLEQ.QME.QME_LFIR</A><BR>
<A HREF="#00000000200E0002">00000000200E0002 PCBSLEQ.QME.QME_LFIR</A><BR>
<A HREF="#00000001C0000040">00000001C0000040 PCBSLEQ.QME.QME_LFIRMASK</A><BR>
<A HREF="#00000001C0000050">00000001C0000050 PCBSLEQ.QME.QME_LFIRMASK</A><BR>
<A HREF="#00000001C0000060">00000001C0000060 PCBSLEQ.QME.QME_LFIRMASK</A><BR>
<A HREF="#00000000200E0004">00000000200E0004 PCBSLEQ.QME.QME_LFIRMASK</A><BR>
<A HREF="#00000000200E0005">00000000200E0005 PCBSLEQ.QME.QME_LFIRMASK</A><BR>
<A HREF="#00000000200E0006">00000000200E0006 PCBSLEQ.QME.QME_LFIRMASK</A><BR>
<A HREF="#00000001C0000080">00000001C0000080 PCBSLEQ.QME.QME_LFIRACT0</A><BR>
<A HREF="#00000000200E0008">00000000200E0008 PCBSLEQ.QME.QME_LFIRACT0</A><BR>
<A HREF="#00000001C00000C0">00000001C00000C0 PCBSLEQ.QME.QME_LFIRACT1</A><BR>
<A HREF="#00000000200E000C">00000000200E000C PCBSLEQ.QME.QME_LFIRACT1</A><BR>
<A HREF="#00000001C0000100">00000001C0000100 PCBSLEQ.QME.QME_ERR</A><BR>
<A HREF="#00000000200E0010">00000000200E0010 PCBSLEQ.QME.QME_ERR</A><BR>
<A HREF="#00000001C0000300">00000001C0000300 PCBSLEQ.QME.QME_PIG</A><BR>
<A HREF="#00000000200E0030">00000000200E0030 PCBSLEQ.QME.QME_PIG</A><BR>
<A HREF="#00000001C0000340">00000001C0000340 PCBSLEQ.QME.QME_PCBSID</A><BR>
<A HREF="#00000000200E0034">00000000200E0034 PCBSLEQ.QME.QME_PCBSID</A><BR>
<A HREF="#00000001C0000380">00000001C0000380 PCBSLEQ.QME.QME_PCBSII</A><BR>
<A HREF="#00000000200E0038">00000000200E0038 PCBSLEQ.QME.QME_PCBSII</A><BR>
<A HREF="#00000001C00003C0">00000001C00003C0 PCBSLEQ.QME.QME_PCBQBI</A><BR>
<A HREF="#00000000200E003C">00000000200E003C PCBSLEQ.QME.QME_PCBQBI</A><BR>
<A HREF="#00000001C0000440">00000001C0000440 PCBSLEQ.QME.QME_PBCR</A><BR>
<A HREF="#00000001C0000460">00000001C0000460 PCBSLEQ.QME.QME_PBCR</A><BR>
<A HREF="#00000001C0000470">00000001C0000470 PCBSLEQ.QME.QME_PBCR</A><BR>
<A HREF="#00000000200E0044">00000000200E0044 PCBSLEQ.QME.QME_PBCR</A><BR>
<A HREF="#00000000200E0046">00000000200E0046 PCBSLEQ.QME.QME_PBCR</A><BR>
<A HREF="#00000000200E0047">00000000200E0047 PCBSLEQ.QME.QME_PBCR</A><BR>
<A HREF="#00000001C0000500">00000001C0000500 PCBSLEQ.QME.QME_PPEBAR</A><BR>
<A HREF="#00000000200E0050">00000000200E0050 PCBSLEQ.QME.QME_PPEBAR</A><BR>
<A HREF="#00000001C0000600">00000001C0000600 PCBSLEQ.QME.QME_BCEBAR0</A><BR>
<A HREF="#00000000200E0060">00000000200E0060 PCBSLEQ.QME.QME_BCEBAR0</A><BR>
<A HREF="#00000001C0000640">00000001C0000640 PCBSLEQ.QME.QME_BCEBAR1</A><BR>
<A HREF="#00000000200E0064">00000000200E0064 PCBSLEQ.QME.QME_BCEBAR1</A><BR>
<A HREF="#00000001C0000680">00000001C0000680 PCBSLEQ.QME.QME_BCECSR</A><BR>
<A HREF="#00000000200E0068">00000000200E0068 PCBSLEQ.QME.QME_BCECSR</A><BR>
<A HREF="#00000001C0000700">00000001C0000700 PCBSLEQ.QME.QME_QSCR</A><BR>
<A HREF="#00000001C0000720">00000001C0000720 PCBSLEQ.QME.QME_QSCR</A><BR>
<A HREF="#00000001C0000730">00000001C0000730 PCBSLEQ.QME.QME_QSCR</A><BR>
<A HREF="#00000000200E0070">00000000200E0070 PCBSLEQ.QME.QME_QSCR</A><BR>
<A HREF="#00000000200E0072">00000000200E0072 PCBSLEQ.QME.QME_QSCR</A><BR>
<A HREF="#00000000200E0073">00000000200E0073 PCBSLEQ.QME.QME_QSCR</A><BR>
<A HREF="#00000001C0000740">00000001C0000740 PCBSLEQ.QME.QME_QSAR</A><BR>
<A HREF="#00000000200E0074">00000000200E0074 PCBSLEQ.QME.QME_QSAR</A><BR>
<A HREF="#00000001C0000780">00000001C0000780 PCBSLEQ.QME.QME_QSDR</A><BR>
<A HREF="#00000000200E0078">00000000200E0078 PCBSLEQ.QME.QME_QSDR</A><BR>
<A HREF="#00000001C0000800">00000001C0000800 PCBSLEQ.QME.QME_QHB</A><BR>
<A HREF="#00000000200E0080">00000000200E0080 PCBSLEQ.QME.QME_QHB</A><BR>
<A HREF="#00000001C0000840">00000001C0000840 PCBSLEQ.QME.QME_RVCR</A><BR>
<A HREF="#00000000200E0084">00000000200E0084 PCBSLEQ.QME.QME_RVCR</A><BR>
<A HREF="#00000001C0000880">00000001C0000880 PCBSLEQ.QME.QME_QMCR</A><BR>
<A HREF="#00000001C00008A0">00000001C00008A0 PCBSLEQ.QME.QME_QMCR</A><BR>
<A HREF="#00000001C00008B0">00000001C00008B0 PCBSLEQ.QME.QME_QMCR</A><BR>
<A HREF="#00000000200E0088">00000000200E0088 PCBSLEQ.QME.QME_QMCR</A><BR>
<A HREF="#00000000200E008A">00000000200E008A PCBSLEQ.QME.QME_QMCR</A><BR>
<A HREF="#00000000200E008B">00000000200E008B PCBSLEQ.QME.QME_QMCR</A><BR>
<A HREF="#00000001C0000900">00000001C0000900 PCBSLEQ.QME.QME_SWPR0</A><BR>
<A HREF="#00000000200E0090">00000000200E0090 PCBSLEQ.QME.QME_SWPR0</A><BR>
<A HREF="#00000001C0000940">00000001C0000940 PCBSLEQ.QME.QME_SWPR1</A><BR>
<A HREF="#00000000200E0094">00000000200E0094 PCBSLEQ.QME.QME_SWPR1</A><BR>
<A HREF="#00000001C0000980">00000001C0000980 PCBSLEQ.QME.QME_THOR</A><BR>
<A HREF="#00000000200E0098">00000000200E0098 PCBSLEQ.QME.QME_THOR</A><BR>
<A HREF="#00000001C0001000">00000001C0001000 PCBSLEQ.QME.QME_DB0</A><BR>
<A HREF="#00000000200E0100">00000000200E0100 PCBSLEQ.QME.QME_DB0</A><BR>
<A HREF="#00000001C0001040">00000001C0001040 PCBSLEQ.QME.QME_DB1</A><BR>
<A HREF="#00000000200E0104">00000000200E0104 PCBSLEQ.QME.QME_DB1</A><BR>
<A HREF="#00000001C0001080">00000001C0001080 PCBSLEQ.QME.QME_DB2</A><BR>
<A HREF="#00000000200E0108">00000000200E0108 PCBSLEQ.QME.QME_DB2</A><BR>
<A HREF="#00000001C00010C0">00000001C00010C0 PCBSLEQ.QME.QME_DB3</A><BR>
<A HREF="#00000000200E010C">00000000200E010C PCBSLEQ.QME.QME_DB3</A><BR>
<A HREF="#00000001C0001100">00000001C0001100 PCBSLEQ.QME.QME_DB4</A><BR>
<A HREF="#00000000200E0110">00000000200E0110 PCBSLEQ.QME.QME_DB4</A><BR>
<A HREF="#00000001C0001200">00000001C0001200 PCBSLEQ.QME.QME_FLAGS</A><BR>
<A HREF="#00000001C0001220">00000001C0001220 PCBSLEQ.QME.QME_FLAGS</A><BR>
<A HREF="#00000001C0001230">00000001C0001230 PCBSLEQ.QME.QME_FLAGS</A><BR>
<A HREF="#00000000200E0120">00000000200E0120 PCBSLEQ.QME.QME_FLAGS</A><BR>
<A HREF="#00000000200E0122">00000000200E0122 PCBSLEQ.QME.QME_FLAGS</A><BR>
<A HREF="#00000000200E0123">00000000200E0123 PCBSLEQ.QME.QME_FLAGS</A><BR>
<A HREF="#00000001C0001240">00000001C0001240 PCBSLEQ.QME.QME_SCRA</A><BR>
<A HREF="#00000001C0001260">00000001C0001260 PCBSLEQ.QME.QME_SCRA</A><BR>
<A HREF="#00000001C0001270">00000001C0001270 PCBSLEQ.QME.QME_SCRA</A><BR>
<A HREF="#00000000200E0124">00000000200E0124 PCBSLEQ.QME.QME_SCRA</A><BR>
<A HREF="#00000000200E0126">00000000200E0126 PCBSLEQ.QME.QME_SCRA</A><BR>
<A HREF="#00000000200E0127">00000000200E0127 PCBSLEQ.QME.QME_SCRA</A><BR>
<A HREF="#00000001C0001280">00000001C0001280 PCBSLEQ.QME.QME_SCRB</A><BR>
<A HREF="#00000001C00012A0">00000001C00012A0 PCBSLEQ.QME.QME_SCRB</A><BR>
<A HREF="#00000001C00012B0">00000001C00012B0 PCBSLEQ.QME.QME_SCRB</A><BR>
<A HREF="#00000000200E0128">00000000200E0128 PCBSLEQ.QME.QME_SCRB</A><BR>
<A HREF="#00000000200E012A">00000000200E012A PCBSLEQ.QME.QME_SCRB</A><BR>
<A HREF="#00000000200E012B">00000000200E012B PCBSLEQ.QME.QME_SCRB</A><BR>
<A HREF="#00000001C0001300">00000001C0001300 PCBSLEQ.QME.QME_PSREQ</A><BR>
<A HREF="#00000000200E0130">00000000200E0130 PCBSLEQ.QME.QME_PSREQ</A><BR>
<A HREF="#00000001C0001340">00000001C0001340 PCBSLEQ.QME.QME_PSSUM</A><BR>
<A HREF="#00000000200E0134">00000000200E0134 PCBSLEQ.QME.QME_PSSUM</A><BR>
<A HREF="#00000001C0001400">00000001C0001400 PCBSLEQ.QME.QME_SSDR</A><BR>
<A HREF="#00000000200E0140">00000000200E0140 PCBSLEQ.QME.QME_SSDR</A><BR>
<A HREF="#00000001C0001440">00000001C0001440 PCBSLEQ.QME.QME_SCDR</A><BR>
<A HREF="#00000000200E0144">00000000200E0144 PCBSLEQ.QME.QME_SCDR</A><BR>
<A HREF="#00000001C0001480">00000001C0001480 PCBSLEQ.QME.QME_PLSR</A><BR>
<A HREF="#00000000200E0148">00000000200E0148 PCBSLEQ.QME.QME_PLSR</A><BR>
<A HREF="#00000001C00014C0">00000001C00014C0 PCBSLEQ.QME.QME_SWHR</A><BR>
<A HREF="#00000000200E014C">00000000200E014C PCBSLEQ.QME.QME_SWHR</A><BR>
<A HREF="#00000001C0001700">00000001C0001700 PCBSLEQ.QME.QME_DUCR</A><BR>
<A HREF="#00000000200E0170">00000000200E0170 PCBSLEQ.QME.QME_DUCR</A><BR>
<A HREF="#00000001C0001740">00000001C0001740 PCBSLEQ.QME.QME_WCOR</A><BR>
<A HREF="#00000000200E0174">00000000200E0174 PCBSLEQ.QME.QME_WCOR</A><BR>
<A HREF="#00000001C0001780">00000001C0001780 PCBSLEQ.QME.QME_FTXR</A><BR>
<A HREF="#00000000200E0178">00000000200E0178 PCBSLEQ.QME.QME_FTXR</A><BR>
<A HREF="#00000001C00017C0">00000001C00017C0 PCBSLEQ.QME.QME_RCOCR</A><BR>
<A HREF="#00000000200E017C">00000000200E017C PCBSLEQ.QME.QME_RCOCR</A><BR>
<A HREF="#00000001C0001800">00000001C0001800 PCBSLEQ.QME.QME_RCMR</A><BR>
<A HREF="#00000001C0001820">00000001C0001820 PCBSLEQ.QME.QME_RCMR</A><BR>
<A HREF="#00000001C0001830">00000001C0001830 PCBSLEQ.QME.QME_RCMR</A><BR>
<A HREF="#00000000200E0180">00000000200E0180 PCBSLEQ.QME.QME_RCMR</A><BR>
<A HREF="#00000000200E0182">00000000200E0182 PCBSLEQ.QME.QME_RCMR</A><BR>
<A HREF="#00000000200E0183">00000000200E0183 PCBSLEQ.QME.QME_RCMR</A><BR>
<A HREF="#00000001C0001840">00000001C0001840 PCBSLEQ.QME.QME_RCSCR</A><BR>
<A HREF="#00000001C0001860">00000001C0001860 PCBSLEQ.QME.QME_RCSCR</A><BR>
<A HREF="#00000001C0001870">00000001C0001870 PCBSLEQ.QME.QME_RCSCR</A><BR>
<A HREF="#00000000200E0184">00000000200E0184 PCBSLEQ.QME.QME_RCSCR</A><BR>
<A HREF="#00000000200E0186">00000000200E0186 PCBSLEQ.QME.QME_RCSCR</A><BR>
<A HREF="#00000000200E0187">00000000200E0187 PCBSLEQ.QME.QME_RCSCR</A><BR>
<A HREF="#00000001C0001880">00000001C0001880 PCBSLEQ.QME.QME_RCPTR</A><BR>
<A HREF="#00000000200E0188">00000000200E0188 PCBSLEQ.QME.QME_RCPTR</A><BR>
<A HREF="#00000001C00018C0">00000001C00018C0 PCBSLEQ.QME.QME_RCIMR</A><BR>
<A HREF="#00000000200E018C">00000000200E018C PCBSLEQ.QME.QME_RCIMR</A><BR>
<A HREF="#00000001C0001900">00000001C0001900 PCBSLEQ.QME.QME_RCTAR0</A><BR>
<A HREF="#00000000200E0190">00000000200E0190 PCBSLEQ.QME.QME_RCTAR0</A><BR>
<A HREF="#00000001C0001940">00000001C0001940 PCBSLEQ.QME.QME_RCTAR1</A><BR>
<A HREF="#00000000200E0194">00000000200E0194 PCBSLEQ.QME.QME_RCTAR1</A><BR>
<A HREF="#00000001C0001980">00000001C0001980 PCBSLEQ.QME.QME_RCTAR2</A><BR>
<A HREF="#00000000200E0198">00000000200E0198 PCBSLEQ.QME.QME_RCTAR2</A><BR>
<A HREF="#00000001C00019C0">00000001C00019C0 PCBSLEQ.QME.QME_RCTAR3</A><BR>
<A HREF="#00000000200E019C">00000000200E019C PCBSLEQ.QME.QME_RCTAR3</A><BR>
<A HREF="#00000001C0001A00">00000001C0001A00 PCBSLEQ.QME.QME_QHTMODE</A><BR>
<A HREF="#00000000200E01A0">00000000200E01A0 PCBSLEQ.QME.QME_QHTMODE</A><BR>
<A HREF="#00000001C0001A40">00000001C0001A40 PCBSLEQ.QME.QME_QHTMEM</A><BR>
<A HREF="#00000000200E01A4">00000000200E01A4 PCBSLEQ.QME.QME_QHTMEM</A><BR>
<A HREF="#00000001C0001AC0">00000001C0001AC0 PCBSLEQ.QME.QME_QHTLAST</A><BR>
<A HREF="#00000000200E01AC">00000000200E01AC PCBSLEQ.QME.QME_QHTLAST</A><BR>
<A HREF="#00000001C0001B00">00000001C0001B00 PCBSLEQ.QME.QME_QHTTRIG</A><BR>
<A HREF="#00000000200E01B0">00000000200E01B0 PCBSLEQ.QME.QME_QHTTRIG</A><BR>
<A HREF="#00000001C0002400">00000001C0002400 PCBSLEQ.QME.QME_TSEL</A><BR>
<A HREF="#00000000200E0240">00000000200E0240 PCBSLEQ.QME.QME_TSEL</A><BR>
<A HREF="#00000001C0002440">00000001C0002440 PCBSLEQ.QME.QME_PPEDBG</A><BR>
<A HREF="#00000001C0002460">00000001C0002460 PCBSLEQ.QME.QME_PPEDBG</A><BR>
<A HREF="#00000001C0002470">00000001C0002470 PCBSLEQ.QME.QME_PPEDBG</A><BR>
<A HREF="#00000000200E0244">00000000200E0244 PCBSLEQ.QME.QME_PPEDBG</A><BR>
<A HREF="#00000000200E0246">00000000200E0246 PCBSLEQ.QME.QME_PPEDBG</A><BR>
<A HREF="#00000000200E0247">00000000200E0247 PCBSLEQ.QME.QME_PPEDBG</A><BR>
<A HREF="#00000001C0002480">00000001C0002480 PCBSLEQ.QME.QME_TBR</A><BR>
<A HREF="#00000000200E0248">00000000200E0248 PCBSLEQ.QME.QME_TBR</A><BR>
<A HREF="#00000001C0002500">00000001C0002500 PCBSLEQ.QME.QME_DERP</A><BR>
<A HREF="#00000000200E0250">00000000200E0250 PCBSLEQ.QME.QME_DERP</A><BR>
<A HREF="#00000001C0002540">00000001C0002540 PCBSLEQ.QME.QME_DORP</A><BR>
<A HREF="#00000000200E0254">00000000200E0254 PCBSLEQ.QME.QME_DORP</A><BR>
<A HREF="#00000001C0002600">00000001C0002600 PCBSLEQ.QME.QME_EISR</A><BR>
<A HREF="#00000001C0002620">00000001C0002620 PCBSLEQ.QME.QME_EISR</A><BR>
<A HREF="#00000001C0002630">00000001C0002630 PCBSLEQ.QME.QME_EISR</A><BR>
<A HREF="#00000000200E0260">00000000200E0260 PCBSLEQ.QME.QME_EISR</A><BR>
<A HREF="#00000000200E0262">00000000200E0262 PCBSLEQ.QME.QME_EISR</A><BR>
<A HREF="#00000000200E0263">00000000200E0263 PCBSLEQ.QME.QME_EISR</A><BR>
<A HREF="#00000001C0002640">00000001C0002640 PCBSLEQ.QME.QME_EIMR</A><BR>
<A HREF="#00000001C0002660">00000001C0002660 PCBSLEQ.QME.QME_EIMR</A><BR>
<A HREF="#00000001C0002670">00000001C0002670 PCBSLEQ.QME.QME_EIMR</A><BR>
<A HREF="#00000000200E0264">00000000200E0264 PCBSLEQ.QME.QME_EIMR</A><BR>
<A HREF="#00000000200E0266">00000000200E0266 PCBSLEQ.QME.QME_EIMR</A><BR>
<A HREF="#00000000200E0267">00000000200E0267 PCBSLEQ.QME.QME_EIMR</A><BR>
<A HREF="#00000001C0002680">00000001C0002680 PCBSLEQ.QME.QME_EIPR</A><BR>
<A HREF="#00000001C00026A0">00000001C00026A0 PCBSLEQ.QME.QME_EIPR</A><BR>
<A HREF="#00000001C00026B0">00000001C00026B0 PCBSLEQ.QME.QME_EIPR</A><BR>
<A HREF="#00000000200E0268">00000000200E0268 PCBSLEQ.QME.QME_EIPR</A><BR>
<A HREF="#00000000200E026A">00000000200E026A PCBSLEQ.QME.QME_EIPR</A><BR>
<A HREF="#00000000200E026B">00000000200E026B PCBSLEQ.QME.QME_EIPR</A><BR>
<A HREF="#00000001C00026C0">00000001C00026C0 PCBSLEQ.QME.QME_EITR</A><BR>
<A HREF="#00000001C00026E0">00000001C00026E0 PCBSLEQ.QME.QME_EITR</A><BR>
<A HREF="#00000001C00026F0">00000001C00026F0 PCBSLEQ.QME.QME_EITR</A><BR>
<A HREF="#00000000200E026C">00000000200E026C PCBSLEQ.QME.QME_EITR</A><BR>
<A HREF="#00000000200E026E">00000000200E026E PCBSLEQ.QME.QME_EITR</A><BR>
<A HREF="#00000000200E026F">00000000200E026F PCBSLEQ.QME.QME_EITR</A><BR>
<A HREF="#00000001C0002700">00000001C0002700 PCBSLEQ.QME.QME_EISTR</A><BR>
<A HREF="#00000000200E0270">00000000200E0270 PCBSLEQ.QME.QME_EISTR</A><BR>
<A HREF="#00000001C0002740">00000001C0002740 PCBSLEQ.QME.QME_EINR</A><BR>
<A HREF="#00000000200E0274">00000000200E0274 PCBSLEQ.QME.QME_EINR</A><BR>
<A HREF="#00000001C0003000">00000001C0003000 PCBSLEQ.QME.QME_CRCR</A><BR>
<A HREF="#00000000200E0300">00000000200E0300 PCBSLEQ.QME.QME_CRCR</A><BR>
<A HREF="#0000000020000000">0000000020000000 TPEQP.TPCL3.CPLT_CTRL0</A><BR>
<A HREF="#0000000020000010">0000000020000010 TPEQP.TPCL3.CPLT_CTRL0</A><BR>
<A HREF="#0000000020000020">0000000020000020 TPEQP.TPCL3.CPLT_CTRL0</A><BR>
<A HREF="#0000000020000001">0000000020000001 TPEQP.TPCL3.CPLT_CTRL1</A><BR>
<A HREF="#0000000020000011">0000000020000011 TPEQP.TPCL3.CPLT_CTRL1</A><BR>
<A HREF="#0000000020000021">0000000020000021 TPEQP.TPCL3.CPLT_CTRL1</A><BR>
<A HREF="#0000000020000002">0000000020000002 TPEQP.TPCL3.CPLT_CTRL2</A><BR>
<A HREF="#0000000020000012">0000000020000012 TPEQP.TPCL3.CPLT_CTRL2</A><BR>
<A HREF="#0000000020000022">0000000020000022 TPEQP.TPCL3.CPLT_CTRL2</A><BR>
<A HREF="#0000000020000003">0000000020000003 TPEQP.TPCL3.CPLT_CTRL3</A><BR>
<A HREF="#0000000020000013">0000000020000013 TPEQP.TPCL3.CPLT_CTRL3</A><BR>
<A HREF="#0000000020000023">0000000020000023 TPEQP.TPCL3.CPLT_CTRL3</A><BR>
<A HREF="#0000000020000004">0000000020000004 TPEQP.TPCL3.CPLT_CTRL4</A><BR>
<A HREF="#0000000020000014">0000000020000014 TPEQP.TPCL3.CPLT_CTRL4</A><BR>
<A HREF="#0000000020000024">0000000020000024 TPEQP.TPCL3.CPLT_CTRL4</A><BR>
<A HREF="#0000000020000005">0000000020000005 TPEQP.TPCL3.CPLT_CTRL5</A><BR>
<A HREF="#0000000020000015">0000000020000015 TPEQP.TPCL3.CPLT_CTRL5</A><BR>
<A HREF="#0000000020000025">0000000020000025 TPEQP.TPCL3.CPLT_CTRL5</A><BR>
<A HREF="#0000000020000008">0000000020000008 TPEQP.TPCL3.CPLT_CONF0</A><BR>
<A HREF="#0000000020000018">0000000020000018 TPEQP.TPCL3.CPLT_CONF0</A><BR>
<A HREF="#0000000020000028">0000000020000028 TPEQP.TPCL3.CPLT_CONF0</A><BR>
<A HREF="#0000000020000009">0000000020000009 TPEQP.TPCL3.CPLT_CONF1</A><BR>
<A HREF="#0000000020000019">0000000020000019 TPEQP.TPCL3.CPLT_CONF1</A><BR>
<A HREF="#0000000020000029">0000000020000029 TPEQP.TPCL3.CPLT_CONF1</A><BR>
<A HREF="#0000000020000100">0000000020000100 TPEQP.TPCL3.CPLT_STAT0</A><BR>
<A HREF="#0000000020000101">0000000020000101 TPEQP.TPCL3.CPLT_MASK0</A><BR>
<A HREF="#00000000200003FE">00000000200003FE TPEQP.TPCL3.CTRL_PROTECT_MODE_REG</A><BR>
<A HREF="#00000000200003FF">00000000200003FF TPEQP.TPCL3.CTRL_ATOMIC_LOCK_REG</A><BR>
<A HREF="#0000000020030000">0000000020030000 TPEQP.TPCL3.SYNC_CONFIG</A><BR>
<A HREF="#0000000020030001">0000000020030001 TPEQP.TPCL3.OPCG_ALIGN</A><BR>
<A HREF="#0000000020030002">0000000020030002 TPEQP.TPCL3.OPCG_REG0</A><BR>
<A HREF="#0000000020030003">0000000020030003 TPEQP.TPCL3.OPCG_REG1</A><BR>
<A HREF="#0000000020030004">0000000020030004 TPEQP.TPCL3.OPCG_REG2</A><BR>
<A HREF="#0000000020030005">0000000020030005 TPEQP.TPCL3.SCAN_REGION_TYPE</A><BR>
<A HREF="#0000000020030006">0000000020030006 TPEQP.TPCL3.CLK_REGION</A><BR>
<A HREF="#0000000020030008">0000000020030008 TPEQP.TPCL3.CLOCK_STAT_SL</A><BR>
<A HREF="#0000000020030009">0000000020030009 TPEQP.TPCL3.CLOCK_STAT_NSL</A><BR>
<A HREF="#000000002003000A">000000002003000A TPEQP.TPCL3.CLOCK_STAT_ARY</A><BR>
<A HREF="#000000002003000B">000000002003000B TPEQP.TPCL3.BIST</A><BR>
<A HREF="#000000002003000C">000000002003000C TPEQP.TPCL3.XSTOP1</A><BR>
<A HREF="#000000002003000D">000000002003000D TPEQP.TPCL3.XSTOP2</A><BR>
<A HREF="#000000002003000E">000000002003000E TPEQP.TPCL3.XSTOP3</A><BR>
<A HREF="#000000002003000F">000000002003000F TPEQP.TPCL3.ERROR_STATUS</A><BR>
<A HREF="#0000000020030010">0000000020030010 TPEQP.TPCL3.OPCG_CAPT1</A><BR>
<A HREF="#0000000020030011">0000000020030011 TPEQP.TPCL3.OPCG_CAPT2</A><BR>
<A HREF="#0000000020030012">0000000020030012 TPEQP.TPCL3.OPCG_CAPT3</A><BR>
<A HREF="#0000000020030013">0000000020030013 TPEQP.TPCL3.DBG_CBS_CC</A><BR>
<A HREF="#0000000020030014">0000000020030014 TPEQP.TPCL3.XSTOP4</A><BR>
<A HREF="#0000000020030015">0000000020030015 TPEQP.TPCL3.XSTOP5</A><BR>
<A HREF="#0000000020030016">0000000020030016 TPEQP.TPCL3.REGION_CCFLUSH_STATUS</A><BR>
<A HREF="#0000000020030020">0000000020030020 TPEQP.TPCL3.PCB_OPCG_GO</A><BR>
<A HREF="#0000000020030028">0000000020030028 TPEQP.TPCL3.PHASE_COUNTER_RESET</A><BR>
<A HREF="#0000000020030030">0000000020030030 TPEQP.TPCL3.PCB_OPCG_STOP</A><BR>
<A HREF="#00000000200303FE">00000000200303FE TPEQP.TPCL3.CC_PROTECT_MODE_REG</A><BR>
<A HREF="#00000000200303FF">00000000200303FF TPEQP.TPCL3.CC_ATOMIC_LOCK_REG</A><BR>
<A HREF="#0000000020038000">0000000020038000 TPEQP.TPCL3.SCAN32</A><BR>
<A HREF="#0000000020039000">0000000020039000 TPEQP.TPCL3.SCAN_LONG_ROTATE</A><BR>
<A HREF="#000000002003A000">000000002003A000 TPEQP.TPCL3.SCAN_UPDATEDR</A><BR>
<A HREF="#000000002003B000">000000002003B000 TPEQP.TPCL3.SCAN_UPDATEDR_LONG</A><BR>
<A HREF="#000000002003C000">000000002003C000 TPEQP.TPCL3.SCAN_CAPTUREDR</A><BR>
<A HREF="#000000002003D000">000000002003D000 TPEQP.TPCL3.SCAN_CAPTUREDR_LONG</A><BR>
<A HREF="#000000002003E000">000000002003E000 TPEQP.TPCL3.SCAN64</A><BR>
<A HREF="#000000002003F000">000000002003F000 TPEQP.TPCL3.SCAN64CONTSCAN</A><BR>
<A HREF="#0000000020040000">0000000020040000 TPEQP.TPCL3.XSTOP</A><BR>
<A HREF="#0000000020040001">0000000020040001 TPEQP.TPCL3.RECOV</A><BR>
<A HREF="#0000000020040002">0000000020040002 TPEQP.TPCL3.SPATTN</A><BR>
<A HREF="#0000000020040003">0000000020040003 TPEQP.TPCL3.LOCAL_XSTOP</A><BR>
<A HREF="#0000000020040004">0000000020040004 TPEQP.TPCL3.HOSTATTN</A><BR>
<A HREF="#0000000020040010">0000000020040010 TPEQP.TPCL3.XSTOP_UNMASKED</A><BR>
<A HREF="#0000000020040011">0000000020040011 TPEQP.TPCL3.RECOV_UNMASKED</A><BR>
<A HREF="#0000000020040012">0000000020040012 TPEQP.TPCL3.SPATTN_UNMASKED</A><BR>
<A HREF="#0000000020040013">0000000020040013 TPEQP.TPCL3.LOCAL_XSTOP_UNMASKED</A><BR>
<A HREF="#0000000020040014">0000000020040014 TPEQP.TPCL3.HOSTATTN_UNMASKED</A><BR>
<A HREF="#0000000020040021">0000000020040021 TPEQP.TPCL3.WOF</A><BR>
<A HREF="#0000000020040040">0000000020040040 TPEQP.TPCL3.XSTOP_MASK</A><BR>
<A HREF="#0000000020040050">0000000020040050 TPEQP.TPCL3.XSTOP_MASK</A><BR>
<A HREF="#0000000020040060">0000000020040060 TPEQP.TPCL3.XSTOP_MASK</A><BR>
<A HREF="#0000000020040041">0000000020040041 TPEQP.TPCL3.RECOV_MASK</A><BR>
<A HREF="#0000000020040051">0000000020040051 TPEQP.TPCL3.RECOV_MASK</A><BR>
<A HREF="#0000000020040061">0000000020040061 TPEQP.TPCL3.RECOV_MASK</A><BR>
<A HREF="#0000000020040042">0000000020040042 TPEQP.TPCL3.SPATTN_MASK</A><BR>
<A HREF="#0000000020040052">0000000020040052 TPEQP.TPCL3.SPATTN_MASK</A><BR>
<A HREF="#0000000020040062">0000000020040062 TPEQP.TPCL3.SPATTN_MASK</A><BR>
<A HREF="#0000000020040043">0000000020040043 TPEQP.TPCL3.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000020040053">0000000020040053 TPEQP.TPCL3.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000020040063">0000000020040063 TPEQP.TPCL3.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000020040044">0000000020040044 TPEQP.TPCL3.HOSTATTN_MASK</A><BR>
<A HREF="#0000000020040054">0000000020040054 TPEQP.TPCL3.HOSTATTN_MASK</A><BR>
<A HREF="#0000000020040064">0000000020040064 TPEQP.TPCL3.HOSTATTN_MASK</A><BR>
<A HREF="#0000000020040080">0000000020040080 TPEQP.TPCL3.EPS.FIR.ANY_LOCAL_ERR_MASK</A><BR>
<A HREF="#0000000020040081">0000000020040081 TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</A><BR>
<A HREF="#0000000020040082">0000000020040082 TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</A><BR>
<A HREF="#0000000020040083">0000000020040083 TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</A><BR>
<A HREF="#0000000020040084">0000000020040084 TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</A><BR>
<A HREF="#0000000020040085">0000000020040085 TPEQP.TPCL3.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</A><BR>
<A HREF="#0000000020040088">0000000020040088 TPEQP.TPCL3.EPS.FIR.MODE_REG</A><BR>
<A HREF="#0000000020040100">0000000020040100 TPEQP.TPCL3.LOCAL_FIR</A><BR>
<A HREF="#0000000020040101">0000000020040101 TPEQP.TPCL3.LOCAL_FIR</A><BR>
<A HREF="#0000000020040102">0000000020040102 TPEQP.TPCL3.LOCAL_FIR</A><BR>
<A HREF="#0000000020040103">0000000020040103 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000020040104">0000000020040104 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000020040105">0000000020040105 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000020040106">0000000020040106 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_ACTION0</A><BR>
<A HREF="#0000000020040107">0000000020040107 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_ACTION1</A><BR>
<A HREF="#0000000020040108">0000000020040108 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_WOF</A><BR>
<A HREF="#0000000020040109">0000000020040109 TPEQP.TPCL3.EPS.FIR.LOCAL_FIR_ACTION2</A><BR>
<A HREF="#0000000020050000">0000000020050000 TPEQP.TPCL3.EPS.THERM.WSUB.DTS_RESULT0</A><BR>
<A HREF="#0000000020050001">0000000020050001 TPEQP.TPCL3.EPS.THERM.WSUB.DTS_RESULT1</A><BR>
<A HREF="#0000000020050002">0000000020050002 TPEQP.TPCL3.EPS.THERM.WSUB.DTS_RESULT2</A><BR>
<A HREF="#0000000020050003">0000000020050003 TPEQP.TPCL3.EPS.THERM.WSUB.DTS_TRC_RESULT</A><BR>
<A HREF="#000000002005000F">000000002005000F TPEQP.TPCL3.EPS.THERM.WSUB.THERM_MODE_REG</A><BR>
<A HREF="#0000000020050010">0000000020050010 TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_MODE_REG</A><BR>
<A HREF="#0000000020050011">0000000020050011 TPEQP.TPCL3.EPS.THERM.WSUB.INJECT_REG</A><BR>
<A HREF="#0000000020050012">0000000020050012 TPEQP.TPCL3.EPS.THERM.WSUB.CONTROL_REG</A><BR>
<A HREF="#0000000020050013">0000000020050013 TPEQP.TPCL3.EPS.THERM.WSUB.ERR_STATUS_REG</A><BR>
<A HREF="#0000000020050014">0000000020050014 TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_FORCE_REG</A><BR>
<A HREF="#0000000020050016">0000000020050016 TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</A><BR>
<A HREF="#0000000020050019">0000000020050019 TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_DATA0</A><BR>
<A HREF="#000000002005001A">000000002005001A TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_DATA1</A><BR>
<A HREF="#000000002005001B">000000002005001B TPEQP.TPCL3.EPS.THERM.WSUB.SKITTER_DATA2</A><BR>
<A HREF="#000000002005001C">000000002005001C TPEQP.TPCL3.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</A><BR>
<A HREF="#0000000020050020">0000000020050020 TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_RESULT0</A><BR>
<A HREF="#0000000020050021">0000000020050021 TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_RESULT1</A><BR>
<A HREF="#0000000020050022">0000000020050022 TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_RESULT2</A><BR>
<A HREF="#0000000020050023">0000000020050023 TPEQP.TPCL3.EPS.THERM.WSUB2.DTS_TRC_RESULT</A><BR>
<A HREF="#000000002005002F">000000002005002F TPEQP.TPCL3.EPS.THERM.WSUB2.THERM_MODE_REG</A><BR>
<A HREF="#0000000020050030">0000000020050030 TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_MODE_REG</A><BR>
<A HREF="#0000000020050031">0000000020050031 TPEQP.TPCL3.EPS.THERM.WSUB2.INJECT_REG</A><BR>
<A HREF="#0000000020050032">0000000020050032 TPEQP.TPCL3.EPS.THERM.WSUB2.CONTROL_REG</A><BR>
<A HREF="#0000000020050033">0000000020050033 TPEQP.TPCL3.EPS.THERM.WSUB2.ERR_STATUS_REG</A><BR>
<A HREF="#0000000020050034">0000000020050034 TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_FORCE_REG</A><BR>
<A HREF="#0000000020050036">0000000020050036 TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_CLKSRC_REG</A><BR>
<A HREF="#0000000020050039">0000000020050039 TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_DATA0</A><BR>
<A HREF="#000000002005003A">000000002005003A TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_DATA1</A><BR>
<A HREF="#000000002005003B">000000002005003B TPEQP.TPCL3.EPS.THERM.WSUB2.SKITTER_DATA2</A><BR>
<A HREF="#000000002005003C">000000002005003C TPEQP.TPCL3.EPS.THERM.WSUB2.TIMESTAMP_COUNTER_READ</A><BR>
<A HREF="#00000000200E0040">00000000200E0040 PCBSLEQ.QME.QME_SCOM_PBTXTR0</A><BR>
<A HREF="#00000000200E0041">00000000200E0041 PCBSLEQ.QME.QME_SCOM_PBTXTR1</A><BR>
<A HREF="#00000000200E0042">00000000200E0042 PCBSLEQ.QME.QME_SCOM_PBTXTR2</A><BR>
<A HREF="#00000000200E0043">00000000200E0043 PCBSLEQ.QME.QME_SCOM_PBTXTR3</A><BR>
<A HREF="#00000000200E0138">00000000200E0138 PCBSLEQ.QME.QME_TTSR</A><BR>
<A HREF="#00000000200E013C">00000000200E013C PCBSLEQ.QME.QME_PTSR</A><BR>
<A HREF="#00000000200E0200">00000000200E0200 PCBSLEQ.QME.QME_SCOM_XIXCR</A><BR>
<A HREF="#00000000200E0204">00000000200E0204 PCBSLEQ.QME.QME_SCOM_XIRAMRA</A><BR>
<A HREF="#00000000200E0208">00000000200E0208 PCBSLEQ.QME.QME_SCOM_XIRAMGA</A><BR>
<A HREF="#00000000200E020C">00000000200E020C PCBSLEQ.QME.QME_SCOM_XIRAMDBG</A><BR>
<A HREF="#00000000200E0210">00000000200E0210 PCBSLEQ.QME.QME_SCOM_XIRAMEDR</A><BR>
<A HREF="#00000000200E0214">00000000200E0214 PCBSLEQ.QME.QME_SCOM_XIDBGPRO</A><BR>
<A HREF="#00000000200E0218">00000000200E0218 PCBSLEQ.QME.QME_SCOM_XISIB</A><BR>
<A HREF="#00000000200E021C">00000000200E021C PCBSLEQ.QME.QME_SCOM_XIMEM</A><BR>
<A HREF="#00000000200E0220">00000000200E0220 PCBSLEQ.QME.QME_SCOM_XISGB</A><BR>
<A HREF="#00000000200E0224">00000000200E0224 PCBSLEQ.QME.QME_SCOM_XIICAC</A><BR>
<A HREF="#00000000200E023C">00000000200E023C PCBSLEQ.QME.QME_SCOM_XIDBGINF</A><BR>
<A HREF="#00000000200E0280">00000000200E0280 PCBSLEQ.QME.QME_SCOM_XIVDR0</A><BR>
<A HREF="#00000000200E0284">00000000200E0284 PCBSLEQ.QME.QME_SCOM_XIVDR2</A><BR>
<A HREF="#00000000200E0288">00000000200E0288 PCBSLEQ.QME.QME_SCOM_XIVDR4</A><BR>
<A HREF="#00000000200E028C">00000000200E028C PCBSLEQ.QME.QME_SCOM_XIVDR6</A><BR>
<A HREF="#00000000200E0290">00000000200E0290 PCBSLEQ.QME.QME_SCOM_XIVDR8</A><BR>
<A HREF="#00000000200E0294">00000000200E0294 PCBSLEQ.QME.QME_SCOM_XIVDRX</A><BR>
<A HREF="#00000000200E0298">00000000200E0298 PCBSLEQ.QME.QME_SCOM_XIVDR28</A><BR>
<A HREF="#00000000200E029C">00000000200E029C PCBSLEQ.QME.QME_SCOM_XIVDR30</A><BR>
Back to <A HREF="#top">top</A><BR>
</BODY>
</HTML>
