#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  3 11:47:02 2021
# Process ID: 12260
# Current directory: C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.runs/synth_1/Top_Student.vds
# Journal file: C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 394.445 ; gain = 137.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'adj_clk' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/clk20k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adj_clk' (1#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/clk20k.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse' (2#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (3#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/anode_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (4#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/anode_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'o_led_ctrls' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_level_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:56]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:57]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:58]
WARNING: [Synth 8-6014] Unused sequential element temp_data2_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:60]
INFO: [Synth 8-6155] done synthesizing module 'o_led_ctrls' (5#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'level' does not match port width (16) of module 'o_led_ctrls' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:90]
WARNING: [Synth 8-689] width (6) of port connection 'level' does not match port width (16) of module 'o_led_ctrls' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:91]
INFO: [Synth 8-6157] synthesizing module 'menu' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/background.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/background.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/background.v:6194]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/background.v:12343]
INFO: [Synth 8-6155] done synthesizing module 'menu' (6#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/background.v:23]
INFO: [Synth 8-6157] synthesizing module 'gameone' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:23]
INFO: [Synth 8-6157] synthesizing module 'rain' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rain.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rain.v:30]
INFO: [Synth 8-6155] done synthesizing module 'rain' (7#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rain.v:23]
INFO: [Synth 8-6157] synthesizing module 'rainL' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainL.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainL.v:30]
INFO: [Synth 8-6155] done synthesizing module 'rainL' (8#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainL.v:23]
INFO: [Synth 8-6157] synthesizing module 'rainM' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainM.v:30]
INFO: [Synth 8-6155] done synthesizing module 'rainM' (9#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainM.v:23]
INFO: [Synth 8-6157] synthesizing module 'rainH' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainH.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainH.v:30]
INFO: [Synth 8-6155] done synthesizing module 'rainH' (10#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainH.v:23]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:52]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:54]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:59]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:61]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:63]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:68]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:70]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:72]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gameone' (11#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Gameone.v:23]
INFO: [Synth 8-6157] synthesizing module 'gametwo' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo.v:23]
INFO: [Synth 8-6157] synthesizing module 'gametwo_bg' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:6164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:12312]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:18460]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:24608]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:30756]
INFO: [Synth 8-6155] done synthesizing module 'gametwo_bg' (12#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo_bg.v:1]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo.v:40]
WARNING: [Synth 8-6014] Unused sequential element temp_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gametwo' (13#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gametwo.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_mix' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:21]
INFO: [Synth 8-6157] synthesizing module 'game_background' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_background.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_background.v:30]
INFO: [Synth 8-6155] done synthesizing module 'game_background' (14#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_background.v:23]
INFO: [Synth 8-6157] synthesizing module 'ghost' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/ghost.v:23]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/ghost.v:47]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/ghost.v:48]
INFO: [Synth 8-6155] done synthesizing module 'ghost' (15#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/ghost.v:23]
INFO: [Synth 8-6157] synthesizing module 'man' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/man.v:23]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/man.v:40]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/man.v:41]
WARNING: [Synth 8-6014] Unused sequential element track_index_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/man.v:42]
INFO: [Synth 8-6155] done synthesizing module 'man' (16#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/man.v:23]
INFO: [Synth 8-6157] synthesizing module 'grave' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/grave.v:23]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/grave.v:39]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/grave.v:40]
WARNING: [Synth 8-6014] Unused sequential element track_index_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/grave.v:41]
INFO: [Synth 8-6155] done synthesizing module 'grave' (17#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/grave.v:23]
INFO: [Synth 8-6157] synthesizing module 'score_board' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/score_board.v:22]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/score_board.v:40]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/score_board.v:41]
WARNING: [Synth 8-6014] Unused sequential element track_index_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/score_board.v:42]
WARNING: [Synth 8-6014] Unused sequential element score_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/score_board.v:43]
INFO: [Synth 8-6155] done synthesizing module 'score_board' (18#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/score_board.v:22]
INFO: [Synth 8-6157] synthesizing module 'gameover' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gameover.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gameover' (19#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/gameover.v:23]
INFO: [Synth 8-6157] synthesizing module 'gamewin' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/win.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gamewin' (20#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/win.v:23]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:150]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:151]
WARNING: [Synth 8-6014] Unused sequential element row_diff_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:152]
WARNING: [Synth 8-6014] Unused sequential element col_diff_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:153]
WARNING: [Synth 8-6014] Unused sequential element ear_row_diff_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:158]
WARNING: [Synth 8-6014] Unused sequential element ear_col_diff_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:159]
WARNING: [Synth 8-6014] Unused sequential element squared_row_ear_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:160]
WARNING: [Synth 8-6014] Unused sequential element squared_col_ear_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:161]
WARNING: [Synth 8-6014] Unused sequential element squared_row_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:163]
WARNING: [Synth 8-6014] Unused sequential element squared_col_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:164]
WARNING: [Synth 8-6014] Unused sequential element squared_vol_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:165]
WARNING: [Synth 8-6014] Unused sequential element squared_wave_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:166]
WARNING: [Synth 8-6014] Unused sequential element temp_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:167]
INFO: [Synth 8-6155] done synthesizing module 'game_mix' (21#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:21]
WARNING: [Synth 8-689] width (6) of port connection 'vol_level' does not match port width (16) of module 'game_mix' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:100]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'oled_data3' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'oled_data2' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'oled_data1' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'oled_data4' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'oled_data5' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
WARNING: [Synth 8-567] referenced signal 'oled_data6' should be on the sensitivity list [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:103]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (22#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (23#1) [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3331] design score_board has unconnected port slowclk
WARNING: [Synth 8-3331] design grave has unconnected port slowclk
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[15]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[14]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[13]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[12]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[11]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[10]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[9]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[8]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[7]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[6]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[5]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[4]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[3]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[2]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[1]
WARNING: [Synth 8-3331] design grave has unconnected port mancolour[0]
WARNING: [Synth 8-3331] design man has unconnected port slowclk
WARNING: [Synth 8-3331] design man has unconnected port mancolour[15]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[14]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[13]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[12]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[11]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[10]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[9]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[8]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[7]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[6]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[5]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[4]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[3]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[2]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[1]
WARNING: [Synth 8-3331] design man has unconnected port mancolour[0]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[15]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[14]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[13]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[12]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[11]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[10]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[8]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[6]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[5]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[4]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[3]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[2]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[1]
WARNING: [Synth 8-3331] design game_mix has unconnected port sw[0]
WARNING: [Synth 8-3331] design menu has unconnected port sw[15]
WARNING: [Synth 8-3331] design menu has unconnected port sw[14]
WARNING: [Synth 8-3331] design menu has unconnected port sw[13]
WARNING: [Synth 8-3331] design menu has unconnected port sw[12]
WARNING: [Synth 8-3331] design menu has unconnected port sw[11]
WARNING: [Synth 8-3331] design menu has unconnected port sw[10]
WARNING: [Synth 8-3331] design menu has unconnected port sw[9]
WARNING: [Synth 8-3331] design menu has unconnected port sw[6]
WARNING: [Synth 8-3331] design menu has unconnected port sw[5]
WARNING: [Synth 8-3331] design menu has unconnected port sw[4]
WARNING: [Synth 8-3331] design menu has unconnected port sw[3]
WARNING: [Synth 8-3331] design menu has unconnected port sw[2]
WARNING: [Synth 8-3331] design menu has unconnected port sw[1]
WARNING: [Synth 8-3331] design menu has unconnected port sw[0]
WARNING: [Synth 8-3331] design o_led_ctrls has unconnected port level[15]
WARNING: [Synth 8-3331] design o_led_ctrls has unconnected port level[14]
WARNING: [Synth 8-3331] design o_led_ctrls has unconnected port level[13]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[15]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[14]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[13]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[12]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[11]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[10]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[9]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[8]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[7]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[6]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[5]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[4]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[3]
WARNING: [Synth 8-3331] design anode_control has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 863.395 ; gain = 606.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 863.395 ; gain = 606.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 863.395 ; gain = 606.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1186.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1188.344 ; gain = 931.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1188.344 ; gain = 931.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1188.344 ; gain = 931.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "led_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/o_led_ctrls.v:55]
INFO: [Synth 8-5545] ROM "pos_count1" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pos_count2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pos_count1" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pos_count2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rain.v:31]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainL.v:31]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainM.v:31]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainH.v:31]
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_background.v:31]
INFO: [Synth 8-5545] ROM "frame_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "frame_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_mix.v:152]
INFO: [Synth 8-5544] ROM "waves" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "man_col2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ghost_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "win1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 1188.344 ; gain = 931.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |game_mix         |           1|     32743|
|2     |menu             |           1|     12600|
|3     |Top_Student__GB2 |           1|     11655|
|4     |Top_Student__GB3 |           1|     27877|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   3 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 11    
	   2 Input     13 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 35    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---ROMs : 
	                              ROMs := 5     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 110   
	  12 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	 244 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 4     
	  19 Input     16 Bit        Muxes := 8     
	  30 Input     16 Bit        Muxes := 4     
	  33 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 4     
	  23 Input     16 Bit        Muxes := 4     
	  31 Input     16 Bit        Muxes := 4     
	  22 Input     16 Bit        Muxes := 4     
	   9 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 79    
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	 171 Input      4 Bit        Muxes := 1     
	 126 Input      4 Bit        Muxes := 1     
	 155 Input      4 Bit        Muxes := 1     
	 178 Input      4 Bit        Muxes := 1     
	 121 Input      4 Bit        Muxes := 1     
	 105 Input      4 Bit        Muxes := 1     
	  76 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  43 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module menu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module game_background 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ghost 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
Module man 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	 171 Input      4 Bit        Muxes := 1     
	 126 Input      4 Bit        Muxes := 1     
	 155 Input      4 Bit        Muxes := 1     
	 178 Input      4 Bit        Muxes := 1     
	 121 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module grave 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 244 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module score_board__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  19 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  43 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module score_board__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  19 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  43 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module score_board__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  19 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  43 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module score_board 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  19 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  31 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	  43 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module gameover 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	 105 Input      4 Bit        Muxes := 1     
Module gamewin 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  76 Input      4 Bit        Muxes := 1     
Module adj_clk__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module adj_clk__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module game_mix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 79    
	   2 Input      1 Bit        Muxes := 9     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rain 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rainL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rainM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rainH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module gameone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module o_led_ctrls__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module o_led_ctrls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module adj_clk__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module single_pulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module single_pulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module single_pulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gametwo_bg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module gametwo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
Module single_pulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module single_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module adj_clk__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module adj_clk__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module adj_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "waves" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ghost_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "man_col2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "win1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "custom/pos_count2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "normal/pos_count2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cl3/out_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/clk20k.v:33]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/game_background.v:31]
INFO: [Synth 8-5545] ROM "frame_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP pixel_data2, operation Mode is: A*(B:0x13).
DSP Report: operator pixel_data2 is absorbed into DSP pixel_data2.
DSP Report: Generating DSP pixel_data1, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator pixel_data1 is absorbed into DSP pixel_data1.
DSP Report: Generating DSP pixel_data2, operation Mode is: A*(B:0x13).
DSP Report: operator pixel_data2 is absorbed into DSP pixel_data2.
DSP Report: Generating DSP pixel_data1, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator pixel_data1 is absorbed into DSP pixel_data1.
WARNING: [Synth 8-6014] Unused sequential element gamewin/pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/win.v:31]
INFO: [Synth 8-5546] ROM "gameover/pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamewin/pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "man_col2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "win1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP win5, operation Mode is: A*B.
DSP Report: operator win5 is absorbed into DSP win5.
DSP Report: Generating DSP win6, operation Mode is: A*B.
DSP Report: operator win6 is absorbed into DSP win6.
DSP Report: Generating DSP win5, operation Mode is: PCIN+A*B.
DSP Report: operator win5 is absorbed into DSP win5.
DSP Report: operator win6 is absorbed into DSP win5.
DSP Report: Generating DSP pixel_data7, operation Mode is: A*B.
DSP Report: operator pixel_data7 is absorbed into DSP pixel_data7.
DSP Report: Generating DSP pixel_data6, operation Mode is: PCIN+A*B.
DSP Report: operator pixel_data6 is absorbed into DSP pixel_data6.
DSP Report: operator pixel_data7 is absorbed into DSP pixel_data6.
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rain/pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rain.v:31]
WARNING: [Synth 8-6014] Unused sequential element rainL/pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainL.v:31]
WARNING: [Synth 8-6014] Unused sequential element rainM/pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainM.v:31]
WARNING: [Synth 8-6014] Unused sequential element rainH/pixel_data_reg was removed.  [C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.srcs/sources_1/new/rainH.v:31]
INFO: [Synth 8-5545] ROM "normal/pos_count2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "custom/pos_count2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[1]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[2]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[3]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[4]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[6]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[7]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[8]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[9]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[10]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[12]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu/pixel_data_reg[13]' (FDE) to 'menu/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[0]' (FDSE) to 'gameteam/wavecolour_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[1]' (FD) to 'gameteam/gameover/pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[1]' (FDRE) to 'gameteam/wavecolour_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[2]' (FD) to 'gameteam/gameover/pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[2]' (FDSE) to 'gameteam/wavecolour_reg[3]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[3]' (FD) to 'gameteam/gameover/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[3]' (FDSE) to 'gameteam/wavecolour_reg[5]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[4]' (FD) to 'gameteam/gameover/pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[4]' (FDRE) to 'gameteam/wavecolour_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[5]' (FDSE) to 'gameteam/wavecolour_reg[6]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[6]' (FD) to 'gameteam/gameover/pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[6]' (FDSE) to 'gameteam/wavecolour_reg[8]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[7]' (FD) to 'gameteam/gameover/pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[7]' (FDRE) to 'gameteam/wavecolour_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[8]' (FD) to 'gameteam/gameover/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[8]' (FDSE) to 'gameteam/wavecolour_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[9]' (FD) to 'gameteam/gameover/pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[9]' (FDSE) to 'gameteam/wavecolour_reg[11]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[10]' (FD) to 'gameteam/gameover/pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[10]' (FDRE) to 'gameteam/wavecolour_reg[12]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[11]' (FDSE) to 'gameteam/wavecolour_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[12]' (FD) to 'gameteam/gameover/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[12]' (FDRE) to 'gameteam/wavecolour_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[13]' (FD) to 'gameteam/gameover/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameteam/wavecolour_reg[13]' (FDSE) to 'gameteam/wavecolour_reg[15]'
INFO: [Synth 8-3886] merging instance 'gameteam/gameover/pixel_data_reg[14]' (FD) to 'gameteam/gameover/pixel_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameteam/\wavecolour_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gameteam/\wavecolour_reg[15] )
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[1]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track1/pixel_data_reg[3]' (FDE) to 'gameteam/score_end_track1/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[3]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track1/pixel_data_reg[6]' (FDE) to 'gameteam/score_end_track1/pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[6]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[7]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[9]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track1/pixel_data_reg[12]' (FDE) to 'gameteam/score_end_track1/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[12]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track1/pixel_data_reg[13]' (FDE) to 'gameteam/score_end_track1/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[13]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track1/pixel_data_reg[14]' (FDE) to 'gameteam/score_end_track1/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track2/pixel_data_reg[14]' (FDE) to 'gameteam/score_end_track2/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'gameteam/score_end_track1/pixel_data_reg[1]' (FDE) to 'gameteam/score_end_track1/pixel_data_reg[2]'
WARNING: [Synth 8-3332] Sequential element (wavecolour_reg[15]) is unused and will be removed from module game_mix.
WARNING: [Synth 8-3332] Sequential element (wavecolour_reg[14]) is unused and will be removed from module game_mix.
INFO: [Synth 8-3886] merging instance 'i_0/custom/low_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/med_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/high_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/low_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/med_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/high_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/base_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/border_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/base_reg[0]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/border_reg[0]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/low_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/med_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/high_reg[1]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/low_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/med_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/high_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/base_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/border_reg[1]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/base_reg[1]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/border_reg[1]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/low_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/med_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/high_reg[2]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/low_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/med_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/high_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/base_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/border_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/base_reg[2]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/border_reg[2]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/low_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/med_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/high_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/low_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/med_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/high_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/base_reg[3]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/border_reg[3]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/base_reg[3]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/border_reg[3]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/low_reg[4]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/med_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/high_reg[4]' (FD) to 'i_0/custom/border_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/low_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/med_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/high_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/base_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/custom/border_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/normal/base_reg[4]' (FD) to 'i_0/custom/border_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\normal/base_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\normal/border_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\anode_control/level_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\normal/temp_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\custom/pixel_data_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:42 ; elapsed = 00:06:52 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+----------------------+---------------+----------------+
|Module Name     | RTL Object           | Depth x Width | Implemented As | 
+----------------+----------------------+---------------+----------------+
|menu            | pixel_data           | 8192x1        | LUT            | 
|menu            | pixel_data           | 8192x16       | LUT            | 
|menu            | pixel_data           | 8192x16       | LUT            | 
|menu            | pixel_data           | 8192x16       | LUT            | 
|rain            | pixel_data           | 8192x1        | LUT            | 
|rain            | pixel_data_reg       | 8192x16       | Block RAM      | 
|rainL           | pixel_data           | 8192x1        | LUT            | 
|rainL           | pixel_data_reg       | 8192x16       | Block RAM      | 
|rainM           | pixel_data           | 8192x1        | LUT            | 
|rainM           | pixel_data_reg       | 8192x16       | Block RAM      | 
|rainH           | pixel_data           | 8192x1        | LUT            | 
|rainH           | pixel_data_reg       | 8192x16       | Block RAM      | 
|gametwo_bg      | pixel_data           | 8192x1        | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|game_background | pixel_data           | 8192x1        | LUT            | 
|game_background | pixel_data_reg       | 8192x16       | Block RAM      | 
|menu            | pixel_data           | 8192x1        | LUT            | 
|menu            | pixel_data           | 8192x16       | LUT            | 
|menu            | pixel_data           | 8192x16       | LUT            | 
|menu            | pixel_data           | 8192x16       | LUT            | 
|game_background | pixel_data           | 8192x1        | LUT            | 
|game_background | pixel_data_reg       | 8192x16       | Block RAM      | 
|gameone         | rain/pixel_data      | 8192x1        | LUT            | 
|gameone         | rain/pixel_data_reg  | 8192x16       | Block RAM      | 
|gameone         | rainL/pixel_data_reg | 8192x16       | Block RAM      | 
|gameone         | rainM/pixel_data_reg | 8192x16       | Block RAM      | 
|gameone         | rainH/pixel_data_reg | 8192x16       | Block RAM      | 
|gametwo_bg      | pixel_data           | 8192x1        | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
|gametwo_bg      | pixel_data           | 8192x16       | LUT            | 
+----------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|man         | A*(B:0x13)       | 13     | 5      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|man         | PCIN+(A:0x0):B+C | 30     | 13     | 7      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|grave       | A*(B:0x13)       | 13     | 5      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|grave       | PCIN+(A:0x0):B+C | 30     | 13     | 7      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_mix    | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_mix    | A*B              | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_mix    | PCIN+A*B         | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_mix    | A*B              | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_mix    | PCIN+A*B         | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gameteam/i_0/background/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameteam/i_0/background/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameteam/i_0/background/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameteam/i_0/background/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/gameone/rain/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/gameone/rain/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/gameone/rain/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/gameone/rain/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_1/gameone/rainL/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_1/gameone/rainL/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_1/gameone/rainL/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_1/gameone/rainL/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_2/gameone/rainM/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_2/gameone/rainM/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_2/gameone/rainM/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_2/gameone/rainM/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_3/gameone/rainH/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_3/gameone/rainH/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_3/gameone/rainH/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_3/gameone/rainH/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |game_mix         |           1|      9738|
|2     |menu             |           1|      3145|
|3     |Top_Student__GB2 |           1|      2862|
|4     |Top_Student__GB3 |           1|     15236|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:00 ; elapsed = 00:07:11 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:02 ; elapsed = 00:07:14 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |game_mix         |           1|      9738|
|2     |menu             |           1|      3145|
|3     |Top_Student__GB2 |           1|      2862|
|4     |Top_Student__GB3 |           1|     15236|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gameteam/background/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameteam/background/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameteam/background/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameteam/background/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rain/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rain/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rain/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rain/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainL/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainL/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainL/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainL/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainM/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainM/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainM/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainM/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainH/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainH/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainH/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gameone/rainH/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:10 ; elapsed = 00:07:21 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net pixel_index[2] is driving 20 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[0] is driving 20 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[1] is driving 20 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[5] is driving 20 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[4] is driving 20 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[3] is driving 20 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:12 ; elapsed = 00:07:23 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:12 ; elapsed = 00:07:24 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:13 ; elapsed = 00:07:25 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:13 ; elapsed = 00:07:25 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:15 ; elapsed = 00:07:26 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:15 ; elapsed = 00:07:26 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |CARRY4      |   598|
|3     |DSP48E1     |     6|
|4     |DSP48E1_1   |     2|
|5     |DSP48E1_2   |     1|
|6     |LUT1        |   283|
|7     |LUT2        |  1169|
|8     |LUT3        |   513|
|9     |LUT4        |   667|
|10    |LUT5        |  1369|
|11    |LUT6        |  8591|
|12    |MUXF7       |  2294|
|13    |MUXF8       |   686|
|14    |RAMB36E1    |     1|
|15    |RAMB36E1_1  |     1|
|16    |RAMB36E1_10 |     1|
|17    |RAMB36E1_11 |     1|
|18    |RAMB36E1_12 |     1|
|19    |RAMB36E1_13 |     1|
|20    |RAMB36E1_14 |     1|
|21    |RAMB36E1_15 |     1|
|22    |RAMB36E1_16 |     1|
|23    |RAMB36E1_17 |     1|
|24    |RAMB36E1_18 |     1|
|25    |RAMB36E1_19 |     1|
|26    |RAMB36E1_2  |     1|
|27    |RAMB36E1_3  |     1|
|28    |RAMB36E1_4  |     1|
|29    |RAMB36E1_5  |     1|
|30    |RAMB36E1_6  |     1|
|31    |RAMB36E1_7  |     1|
|32    |RAMB36E1_8  |     1|
|33    |RAMB36E1_9  |     1|
|34    |FDE_1       |    32|
|35    |FDRE        |   807|
|36    |FDSE        |    23|
|37    |IBUF        |    17|
|38    |OBUF        |    36|
+------+------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                | 17118|
|2     |  anode_control      |anode_control   |   493|
|3     |    cl               |adj_clk_11      |    58|
|4     |  c_pulse            |single_pulse    |     3|
|5     |  cl                 |adj_clk         |    58|
|6     |  cl2                |adj_clk_0       |    58|
|7     |  custom             |o_led_ctrls     |   253|
|8     |  d_pulse            |single_pulse_1  |     3|
|9     |  dut1               |Audio_Capture   |    77|
|10    |  dut2               |Oled_Display    | 12756|
|11    |  gameone            |gameone         |   238|
|12    |    rain             |rain            |    19|
|13    |    rainH            |rainH           |     4|
|14    |    rainL            |rainL           |    46|
|15    |    rainM            |rainM           |    42|
|16    |  gameteam           |game_mix        |  2402|
|17    |    background       |game_background |    92|
|18    |    clkghost         |adj_clk_6       |    58|
|19    |    gameover         |gameover        |    72|
|20    |    getghost         |ghost           |    37|
|21    |    getgrave         |grave           |   141|
|22    |    getman           |man             |   656|
|23    |    score_end_track1 |score_board     |    71|
|24    |    score_end_track2 |score_board_7   |    18|
|25    |    score_track1     |score_board_8   |   105|
|26    |    score_track2     |score_board_9   |    61|
|27    |    wave             |adj_clk_10      |    58|
|28    |  gametwo            |gametwo         |   223|
|29    |    bg               |gametwo_bg      |   121|
|30    |  l_pulse            |single_pulse_2  |   119|
|31    |  menu               |menu            |    63|
|32    |  normal             |o_led_ctrls_3   |   122|
|33    |  r_pulse            |single_pulse_4  |     4|
|34    |  u_pulse            |single_pulse_5  |     3|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:15 ; elapsed = 00:07:26 . Memory (MB): peak = 1224.223 ; gain = 967.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:27 ; elapsed = 00:07:04 . Memory (MB): peak = 1224.223 ; gain = 642.516
Synthesis Optimization Complete : Time (s): cpu = 00:07:15 ; elapsed = 00:07:26 . Memory (MB): peak = 1224.223 ; gain = 967.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:21 ; elapsed = 00:07:33 . Memory (MB): peak = 1224.223 ; gain = 980.391
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aksle/Downloads/Telegram Desktop/S3_19_Anderson Leong Ke Sheng_Bui Quang Huy_Archive/Wk8/Wk8.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1224.223 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 11:54:43 2021...
