Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Dec 13 17:29:17 2018
| Host         : LAPTOP-H3O5FJQC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Display_CPU_control_sets_placed.rpt
| Design       : Display_CPU
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    77 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            2 |
|      6 |            1 |
|      8 |           64 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             732 |          434 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              39 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------+------------------------------------+------------------+----------------+
|              Clock Signal              |     Enable Signal    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------+------------------------------------+------------------+----------------+
|  uut/controlunit/ExtSel0               |                      | uut/controlunit/ExtSel_reg_i_2_n_1 |                1 |              1 |
|  uut/insmem/WrRegDSrc07_out            |                      | uut/controlunit/WrRegDSrc0         |                1 |              1 |
|  divider/out[1]                        |                      |                                    |                2 |              3 |
|  uut/controlunit/next_reg[2]_i_2_n_1   |                      |                                    |                1 |              3 |
|  divider/out[0]                        |                      |                                    |                2 |              6 |
|  uut/aluoutdr/DBDROut_reg[31]_17[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_18[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_55[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_28[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_43[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_23[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_19[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_24[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_25[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_51[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_58[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_4[0]     |                      |                                    |                2 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_48[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_49[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_53[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_6[0]     |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_21[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_59[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_61[0]    |                      |                                    |                7 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_34[0]    |                      |                                    |                3 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_29[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_44[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_31[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_36[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_40[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_27[0]    |                      |                                    |                3 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_42[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_46[0]    |                      |                                    |                7 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_47[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_54[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_33[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_50[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_57[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_62[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_39[0]    |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_38[0]    |                      |                                    |                7 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_32[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_35[0]    |                      |                                    |                3 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_5[0]     |                      |                                    |                2 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_20[0]    |                      |                                    |                4 |              8 |
|  uut/aluoutdr/E[0]                     |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_8[0]     |                      |                                    |                4 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_9[0]     |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_10[0]    |                      |                                    |                7 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_12[0]    |                      |                                    |                7 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_16[0]    |                      |                                    |                6 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_13[0]    |                      |                                    |                7 |              8 |
|  uut/controlunit/DBDROut_reg[24]_12[0] |                      |                                    |                5 |              8 |
|  uut/controlunit/DBDROut_reg[24]_4[0]  |                      |                                    |                4 |              8 |
|  uut/controlunit/DBDROut_reg[24]_6[0]  |                      |                                    |                5 |              8 |
|  uut/controlunit/DBDROut_reg[24]_8[0]  |                      |                                    |                3 |              8 |
|  uut/controlunit/DBDROut_reg[24]_9[0]  |                      |                                    |                3 |              8 |
|  uut/controlunit/DBDROut_reg[24]_0[0]  |                      |                                    |                7 |              8 |
|  uut/controlunit/DBDROut_reg[24]_15[0] |                      |                                    |                6 |              8 |
|  uut/controlunit/DBDROut_reg[24]_1[0]  |                      |                                    |                6 |              8 |
|  uut/controlunit/DBDROut_reg[24]_14[0] |                      |                                    |                6 |              8 |
|  uut/controlunit/DBDROut_reg[24]_3[0]  |                      |                                    |                8 |              8 |
|  uut/controlunit/DBDROut_reg[24]_7[0]  |                      |                                    |                3 |              8 |
|  uut/controlunit/DBDROut_reg[24]_5[0]  |                      |                                    |                6 |              8 |
|  uut/controlunit/DBDROut_reg[24]_2[0]  |                      |                                    |                4 |              8 |
|  uut/controlunit/DBDROut_reg[24]_10[0] |                      |                                    |                4 |              8 |
|  uut/controlunit/DBDROut_reg[24]_13[0] |                      |                                    |                5 |              8 |
|  uut/controlunit/DBDROut_reg[24]_11[0] |                      |                                    |                5 |              8 |
|  uut/aluoutdr/DBDROut_reg[31]_14[0]    |                      |                                    |                6 |              8 |
|  uut/display/out1_reg[7]_i_2_n_1       |                      | uut/pc/PC_reg[2]_0                 |                5 |             16 |
|  mclk_IBUF_BUFG                        |                      | uut/pc/PC_reg[2]_0                 |                5 |             19 |
|  divider/out[1]                        |                      | as/change                          |                6 |             20 |
| ~keyOut_BUFG                           |                      |                                    |               19 |             32 |
|  n_0_1787_BUFG                         |                      |                                    |               19 |             32 |
| ~keyOut_BUFG                           | uut/controlunit/E[0] | uut/pc/PC_reg[2]_0                 |               18 |             39 |
|  keyOut_BUFG                           | uut/insmem/p_0_in    |                                    |               12 |             96 |
|  keyOut_BUFG                           |                      |                                    |               65 |            144 |
+----------------------------------------+----------------------+------------------------------------+------------------+----------------+


