AArch64 MTE-LDRSTGLDR
variant=memtag
{
x=1;
0:X0=x:red;
0:X1=x:blue;
1:X0=x;
1:X3=x:red;
}
P0              | P1         ;
L0: LDR X3,[X0] |            ;
    STG X1,[X1] | STG X3,[X0];
L1: LDR X4,[X1] |            ;
    MOV X6,X1   |            ;
    LDG X6,[X1] |            ;
exists ~fault(P0:L0,x) /\ ~fault(P0:L1,x) /\  0:X6=x:red
