# ORC_R32I Synthesizable Unit Specification

Document        | Metadata
:-------------- | :------------------
_Version_       | v0.0.1
_Prepared by_   | Jose R Garcia
_Created_       | 2020/12/25 13:39:12
_Last modified_ | 2020/12/25 13:39:12
_Project_       | ORCs

## Overview

The ORC_R32IMAZicsr is an implementation of the RISC-V 32-bit I,M,A,Z and CSR ISA extensions. It is a single threaded _hart_ capable of booting modern operating systems.

## Table Of Contents

<!-- TOC depthFrom:1 depthTo:6 withLinks:1 updateOnSave:1 orderedList:0 --> - [ORC_R32I Synthesizable Unit Specification](#orcr32i-synthesizable-unit-specification)
  - [Overview](#overview)
  - [Table Of Contents](#table-of-contents)
  - [1 Syntax and Abbreviations](#1-syntax-and-abbreviations)
  - [2 Design](#2-design)
  - [3 Clocks and Resets](#3-clocks-and-resets)
  - [4 Interfaces](#4-interfaces)
    - [4.1 Instruction HBI Master Read](#41-instruction-hbi-master-read)
    - [4.2 Memory and I/O HBI Master Read](#42-memory-and-io-hbi-master-read)
    - [4.3 Memory and I/O HBI Master Write](#43-memory-and-io-hbi-master-write)
  - [5 Generic Parameters](#5-generic-parameters)
  - [6 Register Space](#6-register-space)
    - [6.1 General Register _n_](#61-general-register-n)
  - [7 Directory Structure](#7-directory-structure)
  - [8 Simulation](#8-simulation)
  - [9 Synthesis](#9-synthesis)
  - [10 Build](#10-build)<!-- /TOC -->

 ## 1 Syntax and Abbreviations

Term        | Definition
:---------- | :----------------------------
0b0         | Binary number syntax
0x0000_0000 | Hexadecimal number syntax
bit         | Single binary digit (0 or 1)
BYTE        | 8-bits wide data unit
DWORD       | 32-bits wide data unit
FPGA        | Field Programmable Gate Array
GCD         | Goldschmidt Convergence Division
HART        | Hardware thread
HBI         | Handshake Bus Interface
HCC         | High Computational Cost
ISA         | Instruction Set Architecture
LSB         | Least Significant bit
MSB         | Most Significant bit


## 2 Design

The ORC_R32IMAZicsr is an implementation of the RISC-V 32-bit I,M,A,Z and CSR ISA extensions. It is a single threaded _hart_ capable of booting modern operating systems.

The ORC_R32I uses a Harvard architecture, separating the interface used to access the instruction from the interface used to access external devices. The general purpose register are implemented in single port BRAMs. In order to access the rs1 and rs2 simultaneously to copies of the general purpose register are created. 
The unit consumes instructions as portrayed by Figure 1.

|      ![Top_Level](top_level.png)
| :------------------------------------:
| Figure 1 : Top Level Diagram

The Program Counter process fetches the instructions by asserting the instruction interface strobe signal, thus validating the address signal and waits for the acknowledge to be asserted in response which validates the data signal. 

The unit consumes instructions as portrayed by Figure 1.

|      ![Pipeline](inst_waved.png)
| :------------------------------------:
| Figure 2 : Instruction HBI Read Timing

## 3 Clocks and Resets

Signals        | Initial State | Direction | Definition
:------------- | :-----------: | :-------: | :--------------------------------------------------------------------
`i_clk`        |      N/A      |    In     | Input clock. Streaming interface fall within the domain of this clock
`i_reset_sync` |      N/A      |    In     | Synchronous reset. Used to reset this unit.

## 4 Interfaces

The ORC_R32I employs independent interfaces for reading the memory containing the instructions to be decoded and reading and writing to other devices such as memories and I/O devices.

### 4.1 Instruction HBI Master Read

Signals            | Initial State | Dimension | Direction | Definition
:----------------- | :-----------: | :-------: | :-------: | :-----------------------
`o_inst_read_stb`  |      0b0      |   1-bit   |    Out    | Read request signal.
`i_inst_read_ack`  |      N/A      |   1-bit   |    In     | Read acknowledge signal.
`o_inst_read_addr` |  0x0000_0000  | `[31:0]`  |    Out    | Read Address signal.
`i_inst_read_data` |      N/A      | `[31:0]`  |    In     | Read response data.

### 4.2 Memory and I/O HBI Master Read

Signals              | Initial State | Dimension | Direction | Definition
:------------------- | :-----------: | :-------: | :-------: | :-----------------------
`o_master_read_stb`  |      0b0      |   1-bit   |    Out    | Read request signal.
`i_master_read_ack`  |      N/A      |   1-bit   |    In     | Read acknowledge signal.
`o_master_read_addr` |  0x0000_0000  | `[31:0]`  |    Out    | Read Address signal.
`i_master_read_data` |      N/A      | `[31:0]`  |    In     | Read response data.

### 4.3 Memory and I/O HBI Master Write

Signals                | Initial State | Dimension | Direction | Definition
:--------------------- | :-----------: | :-------: | :-------: | :------------------------
`o_master_write_stb`   |      0b0      |   1-bit   |    Out    | Write request signal.
`i_master_write_ack`   |      N/A      |   1-bit   |    In     | Write acknowledge signal.
`o_master_write_addr`  |  0x0000_0000  | `[31:0]`  |    Out    | Write Address signal.
`i_master_read_data`   |      N/A      | `[31:0]`  |    In     | Write response data.
`o_master_write_sel`   |      0x0      |  `[3:0]`  |    Out    | Write byte enable

## 5 Generic Parameters

Parameters              |   Default   | Description
:---------------------- | :---------: | :---------------------------------------------------
`P_FETCH_COUNTER_RESET` | 0x0000_0000 | Initial address fetched by the Instruction HBI Read.

## 6 Memory Map

 Memory Space | Address Range | Description
:-----------: | :-----------: | :-----------------
 mem0         |      [0:31]   | General Registers.
 mem0         |     [32:37]   | General Registers.

### 6.1 General Register _n_

Bits | Access |    Reset    | Description
:--: | :----: | :---------: | :----------------
31:0 |   RW   | 0x0000_0000 | General register.

## 7 Directory Structure

- `build` _contains build scripts, synthesis scripts, build constraints, build outputs and bitstream_
- `sim` _contains simulation scripts and test bench files_
- `source` _contains source code file (*.v)_

## 8 Simulation

Simulation scripts assumes _Icarus Verilog_ (iverilog) as the simulation tool. From the /sim directory run make. Options available are

Command              | Description
:------------------- | :--------------------------------------------------------------------
`SIM=verilator make` | cleans, compiles and runs the test bench, then it loads the waveform.
`make clean`         | cleans all the compile and simulation products

## 9 Synthesis

Synthesis scripts assume _Yosys_ as the tool for synthesizing code and _Lattice ICE HX-8K_ as the target FPGA device.

Command              | Description
:------------------- | :-----------------------------------------------------
`yosys syn_ice40.ys` | runs synthesis scripts.

## 10 Build

Build scripts are written for the Icestorm tool-chain. The target device is the hx8kboard sold by Lattice.

Command    | Description
:--------- | :-----------------------------------------------------
`make all` | cleans, compiles and runs synthesis and build scripts.
