/***************************************************************************
*     Copyright (c) 2006-2014, Broadcom Corporation*
*     All Rights Reserved*
*     Confidential Property of Broadcom Corporation*
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
***************************************************************************/
/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a list of private power resource IDs that
* represent HW clocks, and function prototypes for controlling
* them.
*
***************************************************************/

#ifndef BCHP_PWR_RESOURCES_PRIV_H__
#define BCHP_PWR_RESOURCES_PRIV_H__

#include "bchp_pwr.h"

/* Private power resource IDs */
#define BCHP_PWR_HW_HVD0_CORE_CLK           0xff000001
#define BCHP_PWR_HW_HVD0_CPU_CLK            0xff000002
#define BCHP_PWR_HW_HVD0_SCB_CLK            0xff000003
#define BCHP_PWR_HW_HVD0_GISB_CLK           0xff000004
#define BCHP_PWR_HW_HVD0_108_54_CLK         0xff000005
#define BCHP_PWR_HW_HVD0_SRAM               0xff000006
#define BCHP_PWR_HW_AIO_CLK                 0xff000007
#define BCHP_PWR_HW_RAAGA0_108_CLK          0xff000008
#define BCHP_PWR_HW_RAAGA0_GISB_CLK         0xff000009
#define BCHP_PWR_HW_VEC_AIO_54_CLK          0xff00000a
#define BCHP_PWR_HW_AIO_SRAM                0xff00000b
#define BCHP_PWR_HW_AUD_DAC                 0xff00000c
#define BCHP_PWR_HW_RAAGA0_SCB_54_CLK       0xff00000d
#define BCHP_PWR_HW_RAAGA0_DSP_CLK          0xff00000e
#define BCHP_PWR_HW_RAAGA0_SRAM             0xff00000f
#define BCHP_PWR_HW_BVN_CLK                 0xff000010
#define BCHP_PWR_HW_BVN_BVB_GISB_CLK        0xff000011
#define BCHP_PWR_HW_BVN_SRAM                0xff000012
#define BCHP_PWR_HW_VDC_DAC                 0xff000013
#define BCHP_PWR_HW_VEC_CLK                 0xff000014
#define BCHP_PWR_HW_VEC_BVB_216_CLK         0xff000015
#define BCHP_PWR_HW_VIP_BVB                 0xff000016
#define BCHP_PWR_HW_VEC_SRAM                0xff000017
#define BCHP_PWR_HW_ITU_656_CLK             0xff000018
#define BCHP_PWR_HW_HDMI_TX0_PHY            0xff000019
#define BCHP_PWR_HW_HDMI_RX0_CLK            0xff00001a
#define BCHP_PWR_HW_XPT_CLK                 0xff00001b
#define BCHP_PWR_HW_XPT_CORE_GISB_CLK       0xff00001c
#define BCHP_PWR_HW_XPT_WAKEUP_CLK          0xff00001d
#define BCHP_PWR_HW_MTSIF_TX0               0xff00001e
#define BCHP_PWR_HW_MTSIF_TX1               0xff00001f
#define BCHP_PWR_HW_HDMI_TX_CLK             0xff000020
#define BCHP_PWR_HW_HDMI_IIC_CLK            0xff000021
#define BCHP_PWR_HW_HDMI_RX0_PHY            0xff000022
#define BCHP_PWR_HW_HDMI_RX0_SRAM           0xff000023
#define BCHP_PWR_HW_M2MC0                   0xff000024
#define BCHP_PWR_HW_M2MC0_SRAM              0xff000025
#define BCHP_PWR_HW_V3D                     0xff000026
#define BCHP_PWR_HW_V3D_SRAM                0xff000027
#define BCHP_PWR_HW_SCD0                    0xff000028
#define BCHP_PWR_HW_SCD1                    0xff000029
#define BCHP_PWR_HW_SID_CORE_CLK            0xff00002a
#define BCHP_PWR_HW_SID_SRAM                0xff00002b
#define BCHP_PWR_HW_RFM                     0xff00002c
#define BCHP_PWR_HW_VIP_SCB                 0xff00002d
#define BCHP_PWR_HW_AFEC0_AFEC1             0xff00002e
#define BCHP_PWR_HW_FE                      0xff00002f
#define BCHP_PWR_HW_AIFMDAC                 0xff000030
#define BCHP_PWR_HW_AIFSAT0                 0xff000031
#define BCHP_PWR_HW_CHAN                    0xff000032
#define BCHP_PWR_HW_FSK_DSEC0               0xff000033
#define BCHP_PWR_HW_FSK_FSK_DIG             0xff000034
#define BCHP_PWR_HW_LEAP                    0xff000035
#define BCHP_PWR_HW_SDS0                    0xff000036
#define BCHP_PWR_HW_SDS1                    0xff000037
#define BCHP_PWR_HW_DUALSDS_SDS0TFEC0       0xff000038
#define BCHP_PWR_HW_DUALSDS_SDS0TFEC1       0xff000039
#define BCHP_PWR_HW_PLL_AVX_CH0             0xff00003a
#define BCHP_PWR_HW_PLL_CPU_CH3             0xff00003b
#define BCHP_PWR_HW_PLL_AVX_CH1             0xff00003c
#define BCHP_PWR_HW_PLL_CPU_CH2             0xff00003d
#define BCHP_PWR_HW_PLL_AVX_CH2             0xff00003e
#define BCHP_PWR_HW_PLL_AVX_CH3             0xff00003f
#define BCHP_PWR_HW_PLL_CPU_CH4             0xff000040
#define BCHP_PWR_HW_PLL_AVX_CH4             0xff000041
#define BCHP_PWR_HW_PLL_CPU_CH5             0xff000042
#define BCHP_PWR_HW_PLL_AVX                 0xff000043
#define BCHP_PWR_HW_AUD_PLL0                0xff000044
#define BCHP_PWR_HW_AUD_PLL1                0xff000045
#define BCHP_PWR_HW_PLL_VCXO_PLL0_CH0       0xff000046
#define BCHP_PWR_HW_PLL_VCXO_PLL0_CH1       0xff000047
#define BCHP_PWR_HW_PLL_VCXO_PLL0_CH2       0xff000048
#define BCHP_PWR_HW_PLL_VCXO_PLL0           0xff000049
#define BCHP_PWR_HW_PLL_VCXO_PLL1_CH0       0xff00004a
#define BCHP_PWR_HW_PLL_VCXO_PLL1_CH1       0xff00004b
#define BCHP_PWR_HW_PLL_VCXO_PLL1_CH2       0xff00004c
#define BCHP_PWR_HW_PLL_VCXO_PLL1           0xff00004d
#define BCHP_PWR_HW_PLL_SCD0_CH0            0xff00004e
#define BCHP_PWR_HW_PLL_SCD0                0xff00004f
#define BCHP_PWR_HW_PLL_SCD1_CH0            0xff000050
#define BCHP_PWR_HW_PLL_SCD1                0xff000051
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH0       0xff000052
#define BCHP_PWR_HW_PLL_CPU_CH1             0xff000053
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH1       0xff000054
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH2       0xff000055
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH3       0xff000056
#define BCHP_PWR_HW_PLL_RAAGA               0xff000057
#define BCHP_PWR_HW_PLL_NETWORK_CH1         0xff000058
#define BCHP_PWR_HW_PLL_LC_CH4              0xff000059
#define BCHP_PWR_MX_SID_CORE_SELECT         0xff00005a
#define BCHP_PWR_MX_HVD_SID0_CPU_SELECT     0xff00005b
#define BCHP_PWR_MX_HVD_SID0_CORE_SELECT    0xff00005c
#define BCHP_PWR_MX_M2MC0_SELECT            0xff00005d
#define BCHP_PWR_MX_V3D_SELECT              0xff00005e
#define BCHP_PWR_MX_RAAGA0_DSP_SELECT       0xff00005f
#define BCHP_PWR_DV_PLL_AVX_CH0             0xff000060
#define BCHP_PWR_DV_PLL_AVX_CH1             0xff000061
#define BCHP_PWR_DV_PLL_AVX_CH2             0xff000062
#define BCHP_PWR_DV_PLL_AVX_CH3             0xff000063
#define BCHP_PWR_DV_PLL_AVX_CH4             0xff000064
#define BCHP_PWR_DV_PLL_CPU_CH2             0xff000065
#define BCHP_PWR_DV_PLL_CPU_CH3             0xff000066
#define BCHP_PWR_DV_PLL_CPU_CH4             0xff000067
#define BCHP_PWR_DV_PLL_CPU_CH5             0xff000068
#define BCHP_PWR_DV_PLL_RAAGA_PLL_CH0       0xff000069
#define BCHP_PWR_DV_PLL_CPU_CH1             0xff00006a

/* This is the link between the public and private interface */
void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate);
void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate);
void BCHP_PWR_P_MUX_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mux, bool set);
void BCHP_PWR_P_DIV_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set);

#define BCHP_PWR_P_NUM_NONLEAFS   67
#define BCHP_PWR_P_NUM_NONLEAFSHW 40
#define BCHP_PWR_P_NUM_LEAFS      49
#define BCHP_PWR_P_NUM_MUXES      6
#define BCHP_PWR_P_NUM_DIVS       11
#define BCHP_PWR_P_NUM_ALLNODES   173

#endif
