Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 30 18:51:03 2025
| Host         : dorn_pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task_q_control_sets_placed.rpt
| Design       : task_q
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            4 |
|     12 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             266 |           41 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
| ~freq625m_BUFG |                                   |                                   |                1 |              2 |
|  clk_IBUF_BUFG |                                   | f0/ctr[4]_i_1_n_0                 |                1 |             10 |
|  d0/CLK        |                                   |                                   |                2 |             10 |
|  d1/CLK        |                                   |                                   |                2 |             10 |
|  d2/CLK        |                                   |                                   |                1 |             10 |
|  freq625m_BUFG |                                   |                                   |                3 |             12 |
|  clk_IBUF_BUFG | d0/debounce_counter[7]_i_2_n_0    | d0/debounce_counter               |                3 |             16 |
|  clk_IBUF_BUFG | d0/pulse_counter                  | d0/debounce_counter               |                2 |             16 |
|  clk_IBUF_BUFG | d1/debounce_counter[7]_i_2__0_n_0 | d1/debounce_counter               |                3 |             16 |
|  clk_IBUF_BUFG | d1/pulse_counter                  | d1/debounce_counter               |                2 |             16 |
|  clk_IBUF_BUFG | d2/pulse_counter                  | d2/debounce_counter               |                2 |             16 |
|  clk_IBUF_BUFG | d2/debounce_counter[7]_i_2__1_n_0 | d2/debounce_counter               |                3 |             16 |
|  freq625m_BUFG |                                   | f1/FSM_onehot_b0_state[4]_i_1_n_0 |                6 |             30 |
|  clk_IBUF_BUFG |                                   |                                   |                8 |             32 |
|  clk_IBUF_BUFG |                                   | d0/clear                          |                5 |             34 |
|  clk_IBUF_BUFG |                                   | d1/tick_1ms_i_1__0_n_0            |                5 |             34 |
|  clk_IBUF_BUFG |                                   | d2/tick_1ms_i_1__1_n_0            |                5 |             34 |
| ~freq625m_BUFG |                                   | f3/frame_counter[16]_i_1_n_0      |                5 |             34 |
| ~freq625m_BUFG | f3/delay[0]_i_1_n_0               |                                   |                5 |             40 |
| ~freq625m_BUFG | f3/FSM_onehot_state[31]_i_1_n_0   |                                   |                9 |             64 |
| ~freq625m_BUFG |                                   | f3/spi_word[39]_i_1_n_0           |               14 |             90 |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+


