# Reading D:/intel_quartus/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intel_quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1 {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Nov 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv 
# -- Compiling module part1
# 
# Top level modules:
# 	part1
# End time: 21:13:47 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1 {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:47 on Nov 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv 
# -- Compiling module tb_part1
# 
# Top level modules:
# 	tb_part1
# End time: 21:13:47 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sr_latch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sr_latch_tb 
# Start time: 21:13:48 on Nov 16,2023
# ** Error: (vsim-3170) Could not find 'sr_latch_tb'.
#         Searched libraries:
#             D:/intel_quartus/modelsim_ase/altera/verilog/altera
#             D:/intel_quartus/modelsim_ase/altera/verilog/220model
#             D:/intel_quartus/modelsim_ase/altera/verilog/sgate
#             D:/intel_quartus/modelsim_ase/altera/verilog/altera_mf
#             D:/intel_quartus/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intel_quartus/modelsim_ase/altera/verilog/cyclonev
#             D:/intel_quartus/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intel_quartus/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/simulation/modelsim/rtl_work
#             C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./part1_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.tb_part1
# vsim work.tb_part1 
# Start time: 21:13:48 on Nov 16,2023
# Loading sv_std.std
# Loading work.tb_part1
# Loading work.part1
# Paste insertion failed: sim:/tb_part1: (vish-4014) No objects found matching '/tb_part1'.
# Paste insertion failed: sim:/tb_part1: (vish-4014) No objects found matching '/tb_part1'.
# Paste insertion failed: sim:/tb_part1: (vish-4014) No objects found matching '/tb_part1'.
# Paste insertion failed: sim:/tb_part1: (vish-4014) No objects found matching '/tb_part1'.
run
# Time=                   5, R=0, S=0, Q=x
# Time=                  15, R=0, S=0, Q=x
# Time=                  25, R=0, S=1, Q=1
# Time=                  35, R=1, S=0, Q=0
# Time=                  45, R=1, S=1, Q=0
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ps.
# End time: 21:17:28 on Nov 16,2023, Elapsed time: 0:03:40
# Errors: 6, Warnings: 0
