{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639505693688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639505693704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:14:53 2021 " "Processing started: Tue Dec 14 19:14:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639505693704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639505693704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639505693704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639505694578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639505694578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639505702665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639505702665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CONTROL " "Found entity 1: ADC_CONTROL" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639505702683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639505702683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_CONTROL " "Elaborating entity \"ADC_CONTROL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639505703272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_DIN ADC_CONTROL.v(37) " "Verilog HDL or VHDL warning at ADC_CONTROL.v(37): object \"ADC_DIN\" assigned a value but never read" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639505703273 "|ADC_CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX_COORD ADC_CONTROL.v(29) " "Output port \"oX_COORD\" at ADC_CONTROL.v(29) has no driver" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639505703275 "|ADC_CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY_COORD ADC_CONTROL.v(30) " "Output port \"oY_COORD\" at ADC_CONTROL.v(30) has no driver" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639505703277 "|ADC_CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oADC_DIN ADC_CONTROL.v(26) " "Output port \"oADC_DIN\" at ADC_CONTROL.v(26) has no driver" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639505703277 "|ADC_CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSCEN ADC_CONTROL.v(28) " "Output port \"oSCEN\" at ADC_CONTROL.v(28) has no driver" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639505703277 "|ADC_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:ADC_CNT1 " "Elaborating entity \"contador\" for hierarchy \"contador:ADC_CNT1\"" {  } { { "ADC_CONTROL.v" "ADC_CNT1" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639505703593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (9)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703622 "|ADC_CONTROL|contador:ADC_CNT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (9)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703622 "|ADC_CONTROL|contador:ADC_CNT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (9)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703622 "|ADC_CONTROL|contador:ADC_CNT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:ADC_CNT1_HALF " "Elaborating entity \"contador\" for hierarchy \"contador:ADC_CNT1_HALF\"" {  } { { "ADC_CONTROL.v" "ADC_CNT1_HALF" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639505703626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (8)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703649 "|ADC_CONTROL|contador:ADC_CNT1_HALF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (8)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703650 "|ADC_CONTROL|contador:ADC_CNT1_HALF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (8)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703650 "|ADC_CONTROL|contador:ADC_CNT1_HALF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:ADC_CNT_80 " "Elaborating entity \"contador\" for hierarchy \"contador:ADC_CNT_80\"" {  } { { "ADC_CONTROL.v" "ADC_CNT_80" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639505703652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (7)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703684 "|ADC_CONTROL|contador:ADC_CNT_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (7)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703684 "|ADC_CONTROL|contador:ADC_CNT_80"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (7)" {  } { { "contador.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639505703684 "|ADC_CONTROL|contador:ADC_CNT_80"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "trans_en " "Net \"trans_en\" is missing source, defaulting to GND" {  } { { "ADC_CONTROL.v" "trans_en" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639505703808 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639505703808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639505705786 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oADC_DIN GND " "Pin \"oADC_DIN\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "oADC_DCLK GND " "Pin \"oADC_DCLK\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oADC_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSCEN GND " "Pin \"oSCEN\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oSCEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[0\] GND " "Pin \"oX_COORD\[0\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[1\] GND " "Pin \"oX_COORD\[1\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[2\] GND " "Pin \"oX_COORD\[2\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[3\] GND " "Pin \"oX_COORD\[3\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[4\] GND " "Pin \"oX_COORD\[4\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[5\] GND " "Pin \"oX_COORD\[5\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[6\] GND " "Pin \"oX_COORD\[6\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[7\] GND " "Pin \"oX_COORD\[7\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[8\] GND " "Pin \"oX_COORD\[8\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[9\] GND " "Pin \"oX_COORD\[9\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[10\] GND " "Pin \"oX_COORD\[10\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX_COORD\[11\] GND " "Pin \"oX_COORD\[11\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oX_COORD[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[0\] GND " "Pin \"oY_COORD\[0\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[1\] GND " "Pin \"oY_COORD\[1\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[2\] GND " "Pin \"oY_COORD\[2\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[3\] GND " "Pin \"oY_COORD\[3\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[4\] GND " "Pin \"oY_COORD\[4\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[5\] GND " "Pin \"oY_COORD\[5\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[6\] GND " "Pin \"oY_COORD\[6\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[7\] GND " "Pin \"oY_COORD\[7\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[8\] GND " "Pin \"oY_COORD\[8\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[9\] GND " "Pin \"oY_COORD\[9\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[10\] GND " "Pin \"oY_COORD\[10\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY_COORD\[11\] GND " "Pin \"oY_COORD\[11\]\" is stuck at GND" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639505705953 "|ADC_CONTROL|oY_COORD[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639505705953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639505706103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639505707259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639505707259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK " "No output dependent on input pin \"iCLK\"" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639505708159 "|ADC_CONTROL|iCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRST_n " "No output dependent on input pin \"iRST_n\"" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639505708159 "|ADC_CONTROL|iRST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iADC_DOUT " "No output dependent on input pin \"iADC_DOUT\"" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639505708159 "|ADC_CONTROL|iADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iADC_BUSY " "No output dependent on input pin \"iADC_BUSY\"" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639505708159 "|ADC_CONTROL|iADC_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iADC_PENIRQ_n " "No output dependent on input pin \"iADC_PENIRQ_n\"" {  } { { "ADC_CONTROL.v" "" { Text "W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica4/ADC_CONTROL.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639505708159 "|ADC_CONTROL|iADC_PENIRQ_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639505708159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639505708159 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639505708159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639505708159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639505708280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:15:08 2021 " "Processing ended: Tue Dec 14 19:15:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639505708280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639505708280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639505708280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639505708280 ""}
