Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:30:21 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2/post_route_timing.rpt
| Design       : my_fifo_2
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
buff2_reg[4]/C                 dout_reg[4]/D                  8.940         
buff2_reg[0]/C                 dout_reg[0]/D                  9.042         
buff1_reg[5]/C                 buff2_reg[5]/D                 9.075         
buff2_reg[8]/C                 dout_reg[8]/D                  9.080         
buff2_reg[7]/C                 dout_reg[7]/D                  9.083         
buff1_reg[8]/C                 buff2_reg[8]/D                 9.089         
buff1_reg[7]/C                 buff2_reg[7]/D                 9.089         
buff2_reg[1]/C                 dout_reg[1]/D                  9.110         
buff1_reg[4]/C                 buff2_reg[4]/D                 9.111         
buff2_reg[2]/C                 dout_reg[2]/D                  9.193         
buff1_reg[1]/C                 buff2_reg[1]/D                 9.198         
buff1_reg[2]/C                 buff2_reg[2]/D                 9.274         
buff1_reg[0]/C                 buff2_reg[0]/D                 9.298         
buff2_reg[3]/C                 dout_reg[3]/D                  9.310         
buff2_reg[6]/C                 dout_reg[6]/D                  9.310         
buff1_reg[3]/C                 buff2_reg[3]/D                 9.337         
buff1_reg[6]/C                 buff2_reg[6]/D                 9.337         
buff2_reg[5]/C                 dout_reg[5]/D                  9.346         



