/*************************************************************************************
 *                                                                                   *
 * Copyright: (c) 2019 Broadcom.                                                     *
 * Broadcom Proprietary and Confidential. All rights reserved.                       *
 */

/*************************************************************************************
 *************************************************************************************
 *                                                                                   *
 *  Revision      :   *
 *                                                                                   *
 *  Description   :  Register access macros for MERLIN7_PCIEG3
 */

/** @file merlin7_pcieg3_fields.h 
 * Register access macros for MERLIN7_PCIEG3 
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#ifndef MERLIN7_PCIEG3_FIELDS_H
#define MERLIN7_PCIEG3_FIELDS_H

#define rd_ams_rx_term_lowzvdd()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,0,15,__ERR)
#define wr_ams_rx_term_lowzvdd(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x8000,15,wr_val)
#define rd_ams_rx_term_lowzgnd()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,1,15,__ERR)
#define wr_ams_rx_term_lowzgnd(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x4000,14,wr_val)
#define rd_ams_rx_term_cmult_ena()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,2,15,__ERR)
#define wr_ams_rx_term_cmult_ena(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x2000,13,wr_val)
#define rd_ams_rx_term_cm_ena()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,3,15,__ERR)
#define wr_ams_rx_term_cm_ena(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x1000,12,wr_val)
#define rd_ams_rx_en_rxck_test()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,4,14,__ERR)
#define wr_ams_rx_en_rxck_test(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0c00,10,wr_val)
#define rd_ams_rx_en_rxck_testport()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,6,15,__ERR)
#define wr_ams_rx_en_rxck_testport(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0200,9,wr_val)
#define rd_ams_rx_spare_0_2()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,7,12,__ERR)
#define wr_ams_rx_spare_0_2(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x01e0,5,wr_val)
#define rd_ams_rx_rcm_sum()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,11,15,__ERR)
#define wr_ams_rx_rcm_sum(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0010,4,wr_val)
#define rd_ams_rx_sigdet_bypass()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,12,15,__ERR)
#define wr_ams_rx_sigdet_bypass(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0008,3,wr_val)
#define rd_ams_rx_sigdet_pwrdn()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,13,15,__ERR)
#define wr_ams_rx_sigdet_pwrdn(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0004,2,wr_val)
#define rd_ams_rx_cm_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,14,15,__ERR)
#define wr_ams_rx_cm_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0002,1,wr_val)
#define rd_ams_rx_sum_pseudo_diff()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd090,15,15,__ERR)
#define wr_ams_rx_sum_pseudo_diff(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd090,0x0001,0,wr_val)
#define rd_ams_rx_curr_dfe_2()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd091,2,13,__ERR)
#define wr_ams_rx_curr_dfe_2(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd091,0x3800,11,wr_val)
#define rd_ams_rx_spare_1_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd091,5,13,__ERR)
#define wr_ams_rx_spare_1_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd091,0x0700,8,wr_val)
#define rd_ams_rx_curr_pi()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd091,8,13,__ERR)
#define wr_ams_rx_curr_pi(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd091,0x00e0,5,wr_val)
#define rd_ams_rx_curr_ctle()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd091,11,13,__ERR)
#define wr_ams_rx_curr_ctle(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd091,0x001c,2,wr_val)
#define rd_ams_rx_vga_en_hgain()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd091,14,15,__ERR)
#define wr_ams_rx_vga_en_hgain(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd091,0x0002,1,wr_val)
#define rd_ams_rx_vga_out_idle()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd091,15,15,__ERR)
#define wr_ams_rx_vga_out_idle(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd091,0x0001,0,wr_val)
#define rd_ams_rx_spare_2_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd092,0,14,__ERR)
#define wr_ams_rx_spare_2_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd092,0xc000,14,wr_val)
#define rd_ams_rx_en_dfe_tap_fb()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd092,2,11,__ERR)
#define wr_ams_rx_en_dfe_tap_fb(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd092,0x3e00,9,wr_val)
#define rd_ams_rx_curr_vga()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd092,7,13,__ERR)
#define wr_ams_rx_curr_vga(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd092,0x01c0,6,wr_val)
#define rd_ams_rx_curr_dfe_summer()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd092,10,13,__ERR)
#define wr_ams_rx_curr_dfe_summer(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd092,0x0038,3,wr_val)
#define rd_ams_rx_curr_dfe_1()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd092,13,13,__ERR)
#define wr_ams_rx_curr_dfe_1(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd092,0x0007,0,wr_val)
#define rd_ams_rx_ll_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,1,15,__ERR)
#define wr_ams_rx_ll_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x4000,14,wr_val)
#define rd_ams_rx_seli1p25dfe()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,2,15,__ERR)
#define wr_ams_rx_seli1p25dfe(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x2000,13,wr_val)
#define rd_ams_rx_i4deadzone()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,3,15,__ERR)
#define wr_ams_rx_i4deadzone(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x1000,12,wr_val)
#define rd_ams_rx_curr_sigdet()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,4,13,__ERR)
#define wr_ams_rx_curr_sigdet(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0e00,9,wr_val)
#define rd_ams_rx_curr_vddr_afe()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,7,13,__ERR)
#define wr_ams_rx_curr_vddr_afe(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x01c0,6,wr_val)
#define rd_ams_rx_os2x_mode_even_odd()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,10,15,__ERR)
#define wr_ams_rx_os2x_mode_even_odd(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0020,5,wr_val)
#define rd_ams_rx_dfe_os2x_mode()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,11,15,__ERR)
#define wr_ams_rx_dfe_os2x_mode(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0010,4,wr_val)
#define rd_ams_rx_en_20b_demux()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,12,15,__ERR)
#define wr_ams_rx_en_20b_demux(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0008,3,wr_val)
#define rd_ams_rx_en_clk16()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,13,15,__ERR)
#define wr_ams_rx_en_clk16(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0004,2,wr_val)
#define rd_ams_rx_en_clk33()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,14,15,__ERR)
#define wr_ams_rx_en_clk33(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0002,1,wr_val)
#define rd_ams_rx_en_vcctrl()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd093,15,15,__ERR)
#define wr_ams_rx_en_vcctrl(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd093,0x0001,0,wr_val)
#define rd_ams_rx_vga_pon()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd094,0,12,__ERR)
#define wr_ams_rx_vga_pon(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd094,0xf000,12,wr_val)
#define rd_ams_rx_oc_2x()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd094,4,15,__ERR)
#define wr_ams_rx_oc_2x(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd094,0x0800,11,wr_val)
#define rd_ams_rx_spare_4_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd094,5,13,__ERR)
#define wr_ams_rx_spare_4_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd094,0x0700,8,wr_val)
#define rd_ams_rx_en_recclkdiv()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd094,8,15,__ERR)
#define wr_ams_rx_en_recclkdiv(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd094,0x0080,7,wr_val)
#define rd_ams_rx_div3o4o5()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd094,9,14,__ERR)
#define wr_ams_rx_div3o4o5(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd094,0x0060,5,wr_val)
#define rd_ams_rx_recclkdiv()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd094,11,11,__ERR)
#define wr_ams_rx_recclkdiv(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd094,0x001f,0,wr_val)
#define rd_ams_rx_dcc2_phase_flip()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,0,15,__ERR)
#define wr_ams_rx_dcc2_phase_flip(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x8000,15,wr_val)
#define rd_ams_rx_slcr_calib_range_sel()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,1,15,__ERR)
#define wr_ams_rx_slcr_calib_range_sel(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x4000,14,wr_val)
#define rd_ams_rx_pi_pd()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,2,15,__ERR)
#define wr_ams_rx_pi_pd(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x2000,13,wr_val)
#define rd_ams_rx_dcc1_phase_flip()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,3,15,__ERR)
#define wr_ams_rx_dcc1_phase_flip(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x1000,12,wr_val)
#define rd_ams_rx_en_dfeclk()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,4,15,__ERR)
#define wr_ams_rx_en_dfeclk(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x0800,11,wr_val)
#define rd_ams_rx_ctle_gain_ctrl()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,5,12,__ERR)
#define wr_ams_rx_ctle_gain_ctrl(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x0780,7,wr_val)
#define rd_ams_rx_curr_in_offset()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,9,13,__ERR)
#define wr_ams_rx_curr_in_offset(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x0070,4,wr_val)
#define rd_ams_rx_pon()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd095,12,12,__ERR)
#define wr_ams_rx_pon(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd095,0x000f,0,wr_val)
#define rd_ams_rx_sigdet_offset_correction_pos()                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd096,3,11,__ERR)
#define wr_ams_rx_sigdet_offset_correction_pos(wr_val)          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd096,0x1f00,8,wr_val)
#define rd_ams_rx_sigdet_calibration_select()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd096,8,15,__ERR)
#define wr_ams_rx_sigdet_calibration_select(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd096,0x0080,7,wr_val)
#define rd_ams_rx_sum_gain_ctrl()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd096,9,12,__ERR)
#define wr_ams_rx_sum_gain_ctrl(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd096,0x0078,3,wr_val)
#define rd_ams_rx_en_sigdet_calib()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd096,13,15,__ERR)
#define wr_ams_rx_en_sigdet_calib(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd096,0x0004,2,wr_val)
#define rd_ams_rx_hiz_1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd096,14,15,__ERR)
#define wr_ams_rx_hiz_1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd096,0x0002,1,wr_val)
#define rd_ams_rx_m1_sign()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd096,15,15,__ERR)
#define wr_ams_rx_m1_sign(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd096,0x0001,0,wr_val)
#define rd_ams_rx_spare_7_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd097,2,12,__ERR)
#define wr_ams_rx_spare_7_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd097,0x3c00,10,wr_val)
#define rd_ams_rx_sigdet_threshold()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd097,6,11,__ERR)
#define wr_ams_rx_sigdet_threshold(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd097,0x03e0,5,wr_val)
#define rd_ams_rx_sigdet_offset_correction_neg()                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd097,11,11,__ERR)
#define wr_ams_rx_sigdet_offset_correction_neg(wr_val)          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd097,0x001f,0,wr_val)
#define rd_ams_rx_rxpon_sel()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd098,14,15,__ERR)
#define wr_ams_rx_rxpon_sel(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd098,0x0002,1,wr_val)
#define rd_ams_rx_vgapon_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd098,15,15,__ERR)
#define wr_ams_rx_vgapon_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd098,0x0001,0,wr_val)
#define rd_ams_rx_vgapon_mux()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd099,8,12,__ERR)
#define rd_ams_rx_rxpon_mux()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd099,12,12,__ERR)
#define rd_ams_tx_lowlatency_en()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,0,15,__ERR)
#define wr_ams_tx_lowlatency_en(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x8000,15,wr_val)
#define rd_ams_tx_fifo_resetb()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,1,15,__ERR)
#define wr_ams_tx_fifo_resetb(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x4000,14,wr_val)
#define rd_ams_tx_ll_fifo_ctrl()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,2,13,__ERR)
#define wr_ams_tx_ll_fifo_ctrl(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x3800,11,wr_val)
#define rd_ams_tx_ll_fifo_zero_out()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,5,15,__ERR)
#define wr_ams_tx_ll_fifo_zero_out(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0400,10,wr_val)
#define rd_ams_tx_ll_polarity_flip()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,6,15,__ERR)
#define wr_ams_tx_ll_polarity_flip(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0200,9,wr_val)
#define rd_ams_tx_ll_selpath_tx()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,7,15,__ERR)
#define wr_ams_tx_ll_selpath_tx(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0100,8,wr_val)
#define rd_ams_tx_enable_os_2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,8,15,__ERR)
#define wr_ams_tx_enable_os_2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0080,7,wr_val)
#define rd_ams_tx_pon()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,9,12,__ERR)
#define wr_ams_tx_pon(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0078,3,wr_val)
#define rd_ams_tx_ticksel()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,13,14,__ERR)
#define wr_ams_tx_ticksel(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0006,1,wr_val)
#define rd_ams_tx_pwrdn()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a0,15,15,__ERR)
#define wr_ams_tx_pwrdn(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a0,0x0001,0,wr_val)
#define rd_ams_tx_en_slow()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,1,12,__ERR)
#define wr_ams_tx_en_slow(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x7800,11,wr_val)
#define rd_ams_tx_en_wclk33()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,5,15,__ERR)
#define wr_ams_tx_en_wclk33(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0400,10,wr_val)
#define rd_ams_tx_en_wclk20()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,6,15,__ERR)
#define wr_ams_tx_en_wclk20(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0200,9,wr_val)
#define rd_ams_tx_en_wclk16()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,7,15,__ERR)
#define wr_ams_tx_en_wclk16(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0100,8,wr_val)
#define rd_ams_tx_testclk_ena()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,8,15,__ERR)
#define wr_ams_tx_testclk_ena(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0080,7,wr_val)
#define rd_ams_tx_testsel()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,9,14,__ERR)
#define wr_ams_tx_testsel(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0060,5,wr_val)
#define rd_ams_tx_cntrl_rxdetect_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,11,15,__ERR)
#define wr_ams_tx_cntrl_rxdetect_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0010,4,wr_val)
#define rd_ams_tx_rxdtct_th_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,12,14,__ERR)
#define wr_ams_tx_rxdtct_th_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x000c,2,wr_val)
#define rd_ams_tx_en_high_current()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,14,15,__ERR)
#define wr_ams_tx_en_high_current(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0002,1,wr_val)
#define rd_ams_tx_enable_os_4()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a1,15,15,__ERR)
#define wr_ams_tx_enable_os_4(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a1,0x0001,0,wr_val)
#define rd_ams_tx_fifo_phsdetect_mode()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a2,1,15,__ERR)
#define wr_ams_tx_fifo_phsdetect_mode(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a2,0x4000,14,wr_val)
#define rd_ams_tx_ibias_pibuf_cntl()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a2,2,13,__ERR)
#define wr_ams_tx_ibias_pibuf_cntl(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a2,0x3800,11,wr_val)
#define rd_ams_tx_ibias_pi_cntl()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a2,5,13,__ERR)
#define wr_ams_tx_ibias_pi_cntl(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a2,0x0700,8,wr_val)
#define rd_ams_tx_ibias_opamp_cntl()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a2,8,13,__ERR)
#define wr_ams_tx_ibias_opamp_cntl(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a2,0x00e0,5,wr_val)
#define rd_ams_tx_dcc_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a2,11,15,__ERR)
#define wr_ams_tx_dcc_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a2,0x0010,4,wr_val)
#define rd_ams_tx_en_hpf()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a2,12,12,__ERR)
#define wr_ams_tx_en_hpf(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a2,0x000f,0,wr_val)
#define rd_ams_tx_refcalm()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a3,2,12,__ERR)
#define wr_ams_tx_refcalm(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a3,0x3c00,10,wr_val)
#define rd_ams_tx_refcalp()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a3,6,12,__ERR)
#define wr_ams_tx_refcalp(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a3,0x03c0,6,wr_val)
#define rd_ams_tx_refcalshunt()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a3,10,12,__ERR)
#define wr_ams_tx_refcalshunt(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a3,0x003c,2,wr_val)
#define rd_ams_tx_spare_3_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a3,14,14,__ERR)
#define wr_ams_tx_spare_3_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a3,0x0003,0,wr_val)
#define rd_ams_tx_shntpost2_post2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a4,0,12,__ERR)
#define wr_ams_tx_shntpost2_post2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a4,0xf000,12,wr_val)
#define rd_ams_tx_shntpost1_post1pre()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a4,4,10,__ERR)
#define wr_ams_tx_shntpost1_post1pre(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a4,0x0fc0,6,wr_val)
#define rd_ams_tx_shntpre_post1pre()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a4,10,10,__ERR)
#define wr_ams_tx_shntpre_post1pre(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a4,0x003f,0,wr_val)
#define rd_ams_tx_post2to1()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a5,2,15,__ERR)
#define wr_ams_tx_post2to1(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a5,0x2000,13,wr_val)
#define rd_ams_tx_en_pre()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a5,3,15,__ERR)
#define wr_ams_tx_en_pre(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a5,0x1000,12,wr_val)
#define rd_ams_tx_en_post1()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a5,4,15,__ERR)
#define wr_ams_tx_en_post1(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0800,11,wr_val)
#define rd_ams_tx_en_post2()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a5,5,15,__ERR)
#define wr_ams_tx_en_post2(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a5,0x0400,10,wr_val)
#define rd_ams_tx_shntmain_post2()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a5,6,12,__ERR)
#define wr_ams_tx_shntmain_post2(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a5,0x03c0,6,wr_val)
#define rd_ams_tx_shntmain_post1pre()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a5,10,10,__ERR)
#define wr_ams_tx_shntmain_post1pre(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a5,0x003f,0,wr_val)
#define rd_ams_tx_shntpost1_post1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a6,0,11,__ERR)
#define wr_ams_tx_shntpost1_post1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a6,0xf800,11,wr_val)
#define rd_ams_tx_dis_cal()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a6,5,11,__ERR)
#define wr_ams_tx_dis_cal(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a6,0x07c0,6,wr_val)
#define rd_ams_tx_spare_6_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a6,10,12,__ERR)
#define wr_ams_tx_spare_6_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a6,0x003c,2,wr_val)
#define rd_ams_tx_pd_phasedet()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a6,14,15,__ERR)
#define wr_ams_tx_pd_phasedet(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a6,0x0002,1,wr_val)
#define rd_ams_tx_en_shuntmode()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a6,15,15,__ERR)
#define wr_ams_tx_en_shuntmode(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a6,0x0001,0,wr_val)
#define rd_ams_tx_refcalpcs()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a7,3,12,__ERR)
#define wr_ams_tx_refcalpcs(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a7,0x1e00,9,wr_val)
#define rd_ams_tx_refcalmcs()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a7,7,12,__ERR)
#define wr_ams_tx_refcalmcs(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a7,0x01e0,5,wr_val)
#define rd_ams_tx_shntmain_post1()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a7,11,11,__ERR)
#define wr_ams_tx_shntmain_post1(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a7,0x001f,0,wr_val)
#define rd_ams_tx_spare_8_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a8,7,8,__ERR)
#define wr_ams_tx_spare_8_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a8,0x01fe,1,wr_val)
#define rd_ams_tx_shnten_main()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a8,15,15,__ERR)
#define wr_ams_tx_shnten_main(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a8,0x0001,0,wr_val)
#define rd_ams_tx_sel_txmaster()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a9,12,15,__ERR)
#define wr_ams_tx_sel_txmaster(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a9,0x0008,3,wr_val)
#define rd_ams_tx_auto_ll_selpath_tx_dis()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a9,13,15,__ERR)
#define wr_ams_tx_auto_ll_selpath_tx_dis(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a9,0x0004,2,wr_val)
#define rd_ams_tx_txpon_sel()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0a9,14,15,__ERR)
#define wr_ams_tx_txpon_sel(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0a9,0x0002,1,wr_val)
#define rd_ams_tx_rescal()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0aa,8,12,__ERR)
#define rd_ams_tx_txpon_mux()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0aa,12,12,__ERR)
#define rdc_ams_pll_cpar()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b0,0,14,__ERR)
#define wrc_ams_pll_cpar(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b0,0xc000,14,wr_val)
#define rdc_ams_pll_term_cm_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b0,2,15,__ERR)
#define wrc_ams_pll_term_cm_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b0,0x2000,13,wr_val)
#define rdc_ams_pll_spare_0_1()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b0,3,15,__ERR)
#define wrc_ams_pll_spare_0_1(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b0,0x1000,12,wr_val)
#define rdc_ams_pll_rpar()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b0,4,13,__ERR)
#define wrc_ams_pll_rpar(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b0,0x0e00,9,wr_val)
#define rdc_ams_pll_lc_refclk_adj_1_0()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b0,7,14,__ERR)
#define wrc_ams_pll_lc_refclk_adj_1_0(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b0,0x0180,7,wr_val)
#define rdc_ams_pll_spare_0_0()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b0,9,9,__ERR)
#define wrc_ams_pll_spare_0_0(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b0,0x007f,0,wr_val)
#define rdc_ams_pll_en_hcur_vco()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,0,15,__ERR)
#define wrc_ams_pll_en_hcur_vco(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x8000,15,wr_val)
#define rdc_ams_pll_enb_10t()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,1,15,__ERR)
#define wrc_ams_pll_enb_10t(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x4000,14,wr_val)
#define rdc_ams_pll_enb_8t()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,2,15,__ERR)
#define wrc_ams_pll_enb_8t(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x2000,13,wr_val)
#define rdc_ams_pll_vco_range()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,3,9,__ERR)
#define wrc_ams_pll_vco_range(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x1fc0,6,wr_val)
#define rdc_ams_pll_en_8p5g_vco()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,10,15,__ERR)
#define wrc_ams_pll_en_8p5g_vco(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x0020,5,wr_val)
#define rdc_ams_pll_spare_1_0()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,11,15,__ERR)
#define wrc_ams_pll_spare_1_0(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x0010,4,wr_val)
#define rdc_ams_pll_curr_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b1,12,12,__ERR)
#define wrc_ams_pll_curr_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b1,0x000f,0,wr_val)
#define rdc_ams_pll_en_i4iqbuf()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,0,14,__ERR)
#define wrc_ams_pll_en_i4iqbuf(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0xc000,14,wr_val)
#define rdc_ams_pll_vcobuf_pon()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,2,12,__ERR)
#define wrc_ams_pll_vcobuf_pon(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0x3c00,10,wr_val)
#define rdc_ams_pll_clkvco_cal_invert()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,6,15,__ERR)
#define wrc_ams_pll_clkvco_cal_invert(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0x0200,9,wr_val)
#define rdc_ams_pll_en_cmos_refclk_ch_hiz()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,7,15,__ERR)
#define wrc_ams_pll_en_cmos_refclk_ch_hiz(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0x0100,8,wr_val)
#define rdc_ams_pll_calib_adj()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,8,13,__ERR)
#define wrc_ams_pll_calib_adj(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0x00e0,5,wr_val)
#define rdc_ams_pll_en_8p5g()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,11,15,__ERR)
#define wrc_ams_pll_en_8p5g(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0x0010,4,wr_val)
#define rdc_ams_pll_vco_pon()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b2,12,12,__ERR)
#define wrc_ams_pll_vco_pon(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b2,0x000f,0,wr_val)
#define rdc_ams_pll_en_mmd_halfrate()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,0,15,__ERR)
#define wrc_ams_pll_en_mmd_halfrate(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x8000,15,wr_val)
#define rdc_ams_pll_cp_bias()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,1,13,__ERR)
#define wrc_ams_pll_cp_bias(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x7000,12,wr_val)
#define rdc_ams_pll_spare_3_0()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,4,15,__ERR)
#define wrc_ams_pll_spare_3_0(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0800,11,wr_val)
#define rdc_ams_pll_ref_cmos_hz()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,5,15,__ERR)
#define wrc_ams_pll_ref_cmos_hz(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0400,10,wr_val)
#define rdc_ams_pll_ref_cml_pd()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,6,15,__ERR)
#define wrc_ams_pll_ref_cml_pd(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0200,9,wr_val)
#define rdc_ams_pll_clksel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,7,15,__ERR)
#define wrc_ams_pll_clksel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0100,8,wr_val)
#define rdc_ams_pll_en_rclk_refout()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,8,15,__ERR)
#define wrc_ams_pll_en_rclk_refout(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0080,7,wr_val)
#define rdc_ams_pll_en_cmos_refout_overwr()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,9,15,__ERR)
#define wrc_ams_pll_en_cmos_refout_overwr(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0040,6,wr_val)
#define rdc_ams_pll_en_cml_refout_overwr()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,10,15,__ERR)
#define wrc_ams_pll_en_cml_refout_overwr(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0020,5,wr_val)
#define rdc_ams_pll_en_test_frac_clk()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,11,15,__ERR)
#define wrc_ams_pll_en_test_frac_clk(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0010,4,wr_val)
#define rdc_ams_pll_enb_16t()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,12,15,__ERR)
#define wrc_ams_pll_enb_16t(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0008,3,wr_val)
#define rdc_ams_pll_band_iqbuf_ctr()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b3,13,13,__ERR)
#define wrc_ams_pll_band_iqbuf_ctr(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b3,0x0007,0,wr_val)
#define rdc_ams_pll_test_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,1,13,__ERR)
#define wrc_ams_pll_test_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x7000,12,wr_val)
#define rdc_ams_pll_test_amp()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,4,14,__ERR)
#define wrc_ams_pll_test_amp(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0c00,10,wr_val)
#define rdc_ams_pll_vco_test_clk_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,6,15,__ERR)
#define wrc_ams_pll_vco_test_clk_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0200,9,wr_val)
#define rdc_ams_pll_bias_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,7,15,__ERR)
#define wrc_ams_pll_bias_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0100,8,wr_val)
#define rdc_ams_pll_spare4_2()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,8,15,__ERR)
#define wrc_ams_pll_spare4_2(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0080,7,wr_val)
#define rdc_ams_pll_bias_vdd_sel()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,9,14,__ERR)
#define wrc_ams_pll_bias_vdd_sel(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0060,5,wr_val)
#define rdc_ams_pll_spare4_1()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,11,15,__ERR)
#define wrc_ams_pll_spare4_1(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0010,4,wr_val)
#define rdc_ams_pll_cp_opamp_bias()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,12,14,__ERR)
#define wrc_ams_pll_cp_opamp_bias(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x000c,2,wr_val)
#define rdc_ams_pll_lc_refclk_adj_3_2()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b4,14,14,__ERR)
#define wrc_ams_pll_lc_refclk_adj_3_2(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b4,0x0003,0,wr_val)
#define rdc_ams_pll_refdiv_test_sel()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,3,13,__ERR)
#define wrc_ams_pll_refdiv_test_sel(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x1c00,10,wr_val)
#define rdc_ams_pll_pwdb_extr_d2c()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,6,15,__ERR)
#define wrc_ams_pll_pwdb_extr_d2c(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0200,9,wr_val)
#define rdc_ams_pll_en_refout_div()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,7,15,__ERR)
#define wrc_ams_pll_en_refout_div(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0100,8,wr_val)
#define rdc_ams_pll_pwrdn()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,8,15,__ERR)
#define wrc_ams_pll_pwrdn(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0080,7,wr_val)
#define rdc_ams_pll_term_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,9,14,__ERR)
#define wrc_ams_pll_term_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0060,5,wr_val)
#define rdc_ams_pll_test_sel_overwrite()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,11,15,__ERR)
#define wrc_ams_pll_test_sel_overwrite(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0010,4,wr_val)
#define rdc_ams_pll_test_vc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,12,15,__ERR)
#define wrc_ams_pll_test_vc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0008,3,wr_val)
#define rdc_ams_pll_refout_div_sel()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b5,13,13,__ERR)
#define wrc_ams_pll_refout_div_sel(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b5,0x0007,0,wr_val)
#define rdc_ams_pll_i_ndiv_frac_l()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,0,12,__ERR)
#define wrc_ams_pll_i_ndiv_frac_l(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0xf000,12,wr_val)
#define rdc_ams_pll_pfd_offset()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,4,14,__ERR)
#define wrc_ams_pll_pfd_offset(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0x0c00,10,wr_val)
#define rdc_ams_pll_spare6_1()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,6,15,__ERR)
#define wrc_ams_pll_spare6_1(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0x0200,9,wr_val)
#define rdc_ams_pll_pfd_offset_enlarge()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,7,15,__ERR)
#define wrc_ams_pll_pfd_offset_enlarge(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0x0100,8,wr_val)
#define rdc_ams_pll_vco_i_boost()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,8,14,__ERR)
#define wrc_ams_pll_vco_i_boost(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0x00c0,6,wr_val)
#define rdc_ams_pll_vco_gm_boost()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,10,14,__ERR)
#define wrc_ams_pll_vco_gm_boost(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0x0030,4,wr_val)
#define rdc_ams_pll_pon()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b6,12,12,__ERR)
#define wrc_ams_pll_pon(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b6,0x000f,0,wr_val)
#define rdc_ams_pll_i_ndiv_frac_h()                             _merlin7_pcieg3_pmd_rde_field(sa__, 0xd0b7,2,2,__ERR)
#define wrc_ams_pll_i_ndiv_frac_h(wr_val)                       merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd0b7,0x3fff,0,wr_val)
#define rdc_ams_pll_i_ndiv_dither_en()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b8,0,15,__ERR)
#define wrc_ams_pll_i_ndiv_dither_en(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b8,0x8000,15,wr_val)
#define rdc_ams_pll_i_pll_sdm_pwrdnb()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b8,1,15,__ERR)
#define wrc_ams_pll_i_pll_sdm_pwrdnb(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b8,0x4000,14,wr_val)
#define rdc_ams_pll_vcofb_div()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b8,2,14,__ERR)
#define wrc_ams_pll_vcofb_div(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b8,0x3000,12,wr_val)
#define rdc_ams_pll_cml_refclk_bias()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b8,4,14,__ERR)
#define wrc_ams_pll_cml_refclk_bias(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b8,0x0c00,10,wr_val)
#define rdc_ams_pll_i_ndiv_int()                                _merlin7_pcieg3_pmd_rde_field(sa__, 0xd0b8,6,6,__ERR)
#define wrc_ams_pll_i_ndiv_int(wr_val)                          merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd0b8,0x03ff,0,wr_val)
#define rdc_ams_pll_cml_refclk_adj()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,0,14,__ERR)
#define wrc_ams_pll_cml_refclk_adj(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0xc000,14,wr_val)
#define rdc_ams_pll_bias_iq_ctrl()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,2,13,__ERR)
#define wrc_ams_pll_bias_iq_ctrl(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0x3800,11,wr_val)
#define rdc_ams_pll_bias_div_ctrl()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,5,13,__ERR)
#define wrc_ams_pll_bias_div_ctrl(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0x0700,8,wr_val)
#define rdc_ams_pll_vco_supply_adj()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,8,15,__ERR)
#define wrc_ams_pll_vco_supply_adj(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0x0080,7,wr_val)
#define rdc_ams_pll_sel_fp3cap()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,9,12,__ERR)
#define wrc_ams_pll_sel_fp3cap(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0x0078,3,wr_val)
#define rdc_ams_pll_i_pll_frac_mode()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,13,14,__ERR)
#define wrc_ams_pll_i_pll_frac_mode(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0x0006,1,wr_val)
#define rdc_ams_pll_mmd_resetb()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0b9,15,15,__ERR)
#define wrc_ams_pll_mmd_resetb(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0b9,0x0001,0,wr_val)
#define rdc_ams_pll_tx_clkmaster_ovrd()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0ba,5,15,__ERR)
#define wrc_ams_pll_tx_clkmaster_ovrd(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0ba,0x0400,10,wr_val)
#define rdc_ams_pll_tx_clkmaster_ctrl_a()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0ba,6,14,__ERR)
#define wrc_ams_pll_tx_clkmaster_ctrl_a(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0ba,0x0300,8,wr_val)
#define rdc_ams_pll_tx_clkmaster_ctrl_b()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0ba,8,14,__ERR)
#define wrc_ams_pll_tx_clkmaster_ctrl_b(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0ba,0x00c0,6,wr_val)
#define rdc_ams_pll_refclk_in_bias()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0ba,10,10,__ERR)
#define wrc_ams_pll_refclk_in_bias(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0ba,0x003f,0,wr_val)
#define rdc_ams_pll_refclk_term_frc()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0be,12,15,__ERR)
#define wrc_ams_pll_refclk_term_frc(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0be,0x0008,3,wr_val)
#define rdc_ams_pll_refclk_div_frc()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0be,13,15,__ERR)
#define wrc_ams_pll_refclk_div_frc(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0be,0x0004,2,wr_val)
#define rdc_ams_pll_refclk_div2_frc_val()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0be,14,15,__ERR)
#define wrc_ams_pll_refclk_div2_frc_val(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0be,0x0002,1,wr_val)
#define rdc_ams_pll_refclk_div4_frc_val()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0be,15,15,__ERR)
#define wrc_ams_pll_refclk_div4_frc_val(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0be,0x0001,0,wr_val)
#define rdc_ams_pll_afe_rev_id()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0bf,12,12,__ERR)
#define rdc_tx_lane_addr_0()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd150,3,11,__ERR)
#define wrc_tx_lane_addr_0(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd150,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_0()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd150,11,11,__ERR)
#define wrc_rx_lane_addr_0(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd150,0x001f,0,wr_val)
#define rdc_tx_lane_addr_1()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd151,3,11,__ERR)
#define wrc_tx_lane_addr_1(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd151,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_1()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd151,11,11,__ERR)
#define wrc_rx_lane_addr_1(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd151,0x001f,0,wr_val)
#define rdc_tx_lane_addr_2()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd152,3,11,__ERR)
#define wrc_tx_lane_addr_2(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd152,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_2()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd152,11,11,__ERR)
#define wrc_rx_lane_addr_2(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd152,0x001f,0,wr_val)
#define rdc_tx_lane_addr_3()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd153,3,11,__ERR)
#define wrc_tx_lane_addr_3(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd153,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_3()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd153,11,11,__ERR)
#define wrc_rx_lane_addr_3(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd153,0x001f,0,wr_val)
#define rdc_revid_rev_letter()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f0,0,14,__ERR)
#define rdc_revid_rev_number()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f0,2,13,__ERR)
#define rdc_revid_bonding()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f0,5,14,__ERR)
#define rdc_revid_process()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f0,7,13,__ERR)
#define rdc_revid_model()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f0,10,10,__ERR)
#define rdc_revid_multiplicity()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,0,12,__ERR)
#define rdc_revid_mdio()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,10,15,__ERR)
#define rdc_revid_micro()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,11,15,__ERR)
#define rdc_revid_cl72()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,12,15,__ERR)
#define rdc_revid_pir()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,13,15,__ERR)
#define rdc_revid_llp()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,14,15,__ERR)
#define rdc_revid_eee()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fa,15,15,__ERR)
#define rdc_revid2()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0fe,12,12,__ERR)
#define rdc_ana_txclk_reset_enable()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f1,0,15,__ERR)
#define wrc_ana_txclk_reset_enable(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f1,0x8000,15,wr_val)
#define rdc_core_s_rstb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f1,15,15,__ERR)
#define wrc_core_s_rstb(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f1,0x0001,0,wr_val)
#define rdc_disable_ack_timeout()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,0,15,__ERR)
#define wrc_disable_ack_timeout(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x8000,15,wr_val)
#define rdc_pmd_vcoclk16_vld_frc_val()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,5,15,__ERR)
#define wrc_pmd_vcoclk16_vld_frc_val(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0400,10,wr_val)
#define rdc_pmd_vcoclk16_vld_frc()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,6,15,__ERR)
#define wrc_pmd_vcoclk16_vld_frc(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0200,9,wr_val)
#define rdc_vcoclk16_s_comclk_frc_on()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,7,15,__ERR)
#define wrc_vcoclk16_s_comclk_frc_on(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0100,8,wr_val)
#define rdc_vcoclk16_s_comclk_sel()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,8,15,__ERR)
#define wrc_vcoclk16_s_comclk_sel(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0080,7,wr_val)
#define rdc_pmd_mdio_trans_pkill()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,10,15,__ERR)
#define wrc_pmd_mdio_trans_pkill(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0020,5,wr_val)
#define rdc_sup_rst_seq_frc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,11,15,__ERR)
#define wrc_sup_rst_seq_frc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0010,4,wr_val)
#define rdc_sup_rst_seq_frc_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,12,15,__ERR)
#define wrc_sup_rst_seq_frc_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0008,3,wr_val)
#define rdc_pmd_core_dp_h_rstb_pkill()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f2,14,15,__ERR)
#define wrc_pmd_core_dp_h_rstb_pkill(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f2,0x0002,1,wr_val)
#define rdc_maskdata()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f3,__ERR)
#define wrc_maskdata(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f3,wr_val)
#define rdc_uc_active()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f4,0,15,__ERR)
#define wrc_uc_active(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f4,0x8000,15,wr_val)
#define rdc_afe_s_pll_pwrdn()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f4,1,15,__ERR)
#define wrc_afe_s_pll_pwrdn(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f4,0x4000,14,wr_val)
#define rdc_core_dp_s_rstb()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f4,2,15,__ERR)
#define wrc_core_dp_s_rstb(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f4,0x2000,13,wr_val)
#define rdc_maskdata_bus_assign()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f4,4,14,__ERR)
#define wrc_maskdata_bus_assign(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f4,0x0c00,10,wr_val)
#define rdc_heartbeat_count_1us()                               _merlin7_pcieg3_pmd_rde_field(sa__, 0xd0f4,6,6,__ERR)
#define wrc_heartbeat_count_1us(wr_val)                         merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd0f4,0x03ff,0,wr_val)
#define rdc_uc_ack_core_dp_reset()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f5,14,15,__ERR)
#define wrc_uc_ack_core_dp_reset(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f5,0x0002,1,wr_val)
#define rdc_uc_ack_core_cfg_done()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f5,15,15,__ERR)
#define wrc_uc_ack_core_cfg_done(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f5,0x0001,0,wr_val)
#define rdc_lane_reset_released()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f8,1,15,__ERR)
#define rdc_lane_reset_released_index()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f8,3,11,__ERR)
#define rdc_tx_lane_reset_released()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f8,0,15,__ERR)
#define rdc_tx_lane_reset_released_index()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f8,8,11,__ERR)
#define rdc_core_dp_reset_state()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f8,13,13,__ERR)
#define rdc_core_reg_reset_occurred()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f6,15,15,__ERR)
#define wrc_core_reg_reset_occurred(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f6,0x0001,0,wr_val)
#define rdc_rst_seq_dis_flt_mode()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f7,0,14,__ERR)
#define wrc_rst_seq_dis_flt_mode(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f7,0xc000,14,wr_val)
#define rdc_pwrdn_seq_timer()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f7,4,13,__ERR)
#define wrc_pwrdn_seq_timer(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f7,0x0e00,9,wr_val)
#define rdc_dsc_pwrdn_seq_timer()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f7,7,13,__ERR)
#define wrc_dsc_pwrdn_seq_timer(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f7,0x01c0,6,wr_val)
#define rdc_dsc_rst_seq_timer()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f7,10,13,__ERR)
#define wrc_dsc_rst_seq_timer(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f7,0x0038,3,wr_val)
#define rdc_rst_seq_timer()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0f7,13,13,__ERR)
#define wrc_rst_seq_timer(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0f7,0x0007,0,wr_val)
#define rdc_pmd_core_mode()                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f9,__ERR)
#define rd_cdr_integ_reg()                                      _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd005,0,0,__ERR)
#define rd_cdr_phase_err()                                      _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd006,10,10,__ERR)
#define rd_cnt_bin_p1_dreg()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd007,1,9,__ERR)
#define rd_cnt_bin_d_dreg()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd007,9,9,__ERR)
#define rd_cnt_bin_m1_preg()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd008,1,9,__ERR)
#define rd_cnt_bin_p1_preg()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd008,9,9,__ERR)
#define rd_cnt_bin_d_mreg()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd009,1,9,__ERR)
#define rd_cnt_bin_m1_mreg()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd009,9,9,__ERR)
#define rd_cnt_d_minus_p1()                                     _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd00a,0,8,__ERR)
#define rd_cnt_d_minus_m1()                                     _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd00a,8,8,__ERR)
#define rd_cdr_lm_thr_sel()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,5,13,__ERR)
#define wr_cdr_lm_thr_sel(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0700,8,wr_val)
#define rd_cdr_freq_override_en()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,8,15,__ERR)
#define wr_cdr_freq_override_en(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0080,7,wr_val)
#define rd_cdr_integ_sat_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,9,15,__ERR)
#define wr_cdr_integ_sat_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0040,6,wr_val)
#define rd_cdr_phase_err_frz()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,10,15,__ERR)
#define wr_cdr_phase_err_frz(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0020,5,wr_val)
#define rd_cdr_integ_reg_clr()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,11,15,__ERR)
#define wr_cdr_integ_reg_clr(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0010,4,wr_val)
#define rd_cdr_freq_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,13,15,__ERR)
#define wr_cdr_freq_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0004,2,wr_val)
#define rd_br_pd_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,14,15,__ERR)
#define wr_br_pd_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0002,1,wr_val)
#define rd_cdr_phase_sat_ctrl()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd001,15,15,__ERR)
#define wr_cdr_phase_sat_ctrl(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd001,0x0001,0,wr_val)
#define rd_cdr_freq_override_val()                              _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd002,0,1,__ERR)
#define wr_cdr_freq_override_val(wr_val)                        merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd002,0xfffe,1,wr_val)
#define rd_dfe_vga_unfreeze()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd002,15,15,__ERR)
#define wr_dfe_vga_unfreeze(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd002,0x0001,0,wr_val)
#define rd_osx2p_pherr_gain()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd003,6,14,__ERR)
#define wr_osx2p_pherr_gain(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd003,0x0300,8,wr_val)
#define rd_pattern_sel()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd003,8,12,__ERR)
#define wr_pattern_sel(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd003,0x00f0,4,wr_val)
#define rd_phase_err_offset_mult_2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd003,14,15,__ERR)
#define wr_phase_err_offset_mult_2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd003,0x0002,1,wr_val)
#define rd_cdr_zero_polarity()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd003,15,15,__ERR)
#define wr_cdr_zero_polarity(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd003,0x0001,0,wr_val)
#define rd_edge_count_refless_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,0,15,__ERR)
#define wr_edge_count_refless_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x8000,15,wr_val)
#define rd_trnsum_eye_closure_err_sel()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,2,14,__ERR)
#define wr_trnsum_eye_closure_err_sel(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x3000,12,wr_val)
#define rd_swap_lms_data()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,4,15,__ERR)
#define wr_swap_lms_data(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x0800,11,wr_val)
#define rd_swap_lms_m1()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,5,15,__ERR)
#define wr_swap_lms_m1(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x0400,10,wr_val)
#define rd_trnsum_prbs_sel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,9,14,__ERR)
#define wr_trnsum_prbs_sel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x0060,5,wr_val)
#define rd_trnsum_eye_close_prev_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,11,15,__ERR)
#define wr_trnsum_eye_close_prev_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x0010,4,wr_val)
#define rd_trnsum_pattern_match_sel()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,12,14,__ERR)
#define wr_trnsum_pattern_match_sel(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x000c,2,wr_val)
#define rd_trnsum_disable_sm_clear()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,14,15,__ERR)
#define wr_trnsum_disable_sm_clear(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x0002,1,wr_val)
#define rd_trnsum_clr_sc()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00b,15,15,__ERR)
#define wr_trnsum_clr_sc(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00b,0x0001,0,wr_val)
#define rd_rx_pi_manual_reset()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd004,0,15,__ERR)
#define wr_rx_pi_manual_reset(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd004,0x8000,15,wr_val)
#define rd_rx_pi_slicers_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd004,1,13,__ERR)
#define wr_rx_pi_slicers_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd004,0x7000,12,wr_val)
#define rd_rx_pi_manual_mode()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd004,4,15,__ERR)
#define wr_rx_pi_manual_mode(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd004,0x0800,11,wr_val)
#define rd_rx_pi_phase_step_dir()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd004,5,15,__ERR)
#define wr_rx_pi_phase_step_dir(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd004,0x0400,10,wr_val)
#define rd_rx_pi_manual_strobe()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd004,6,15,__ERR)
#define wr_rx_pi_manual_strobe(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd004,0x0200,9,wr_val)
#define rd_rx_pi_phase_step_cnt()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd004,9,9,__ERR)
#define wr_rx_pi_phase_step_cnt(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd004,0x007f,0,wr_val)
#define rd_uc_dsc_supp_info()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00d,0,8,__ERR)
#define wr_uc_dsc_supp_info(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00d,0xff00,8,wr_val)
#define rd_uc_dsc_ready_for_cmd()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00d,8,15,__ERR)
#define wr_uc_dsc_ready_for_cmd(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00d,0x0080,7,wr_val)
#define rd_uc_dsc_error_found()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00d,9,15,__ERR)
#define wr_uc_dsc_error_found(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00d,0x0040,6,wr_val)
#define rd_uc_dsc_gp_uc_req()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd00d,10,10,__ERR)
#define wr_uc_dsc_gp_uc_req(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd00d,0x003f,0,wr_val)
#define rd_uc_dsc_data()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd00e,__ERR)
#define wr_uc_dsc_data(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd00e,wr_val)
#define rd_uc_facq_ack()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,15,15,__ERR)
#define wr_uc_facq_ack(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0001,0,wr_val)
#define rd_eee_mode_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,14,15,__ERR)
#define wr_eee_mode_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0002,1,wr_val)
#define rd_eee_quiet_rx_afe_pwrdwn_val()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,13,15,__ERR)
#define wr_eee_quiet_rx_afe_pwrdwn_val(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0004,2,wr_val)
#define rd_ignore_rx_mode()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,12,15,__ERR)
#define wr_ignore_rx_mode(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0008,3,wr_val)
#define rd_cl72_timer_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,11,15,__ERR)
#define wr_cl72_timer_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0010,4,wr_val)
#define rd_uc_tune_en()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,10,15,__ERR)
#define wr_uc_tune_en(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0020,5,wr_val)
#define rd_hw_tune_en()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,9,15,__ERR)
#define wr_hw_tune_en(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0040,6,wr_val)
#define rd_uc_trnsum_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,8,15,__ERR)
#define wr_uc_trnsum_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0080,7,wr_val)
#define rd_eee_measure_en()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,7,15,__ERR)
#define wr_eee_measure_en(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0100,8,wr_val)
#define rd_slicer_cal_done_clear()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,6,15,__ERR)
#define wr_slicer_cal_done_clear(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0200,9,wr_val)
#define rd_slicer_cal_bypass()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,5,15,__ERR)
#define wr_slicer_cal_bypass(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0400,10,wr_val)
#define rd_uc_ack_dsc_eee_done()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,4,15,__ERR)
#define wr_uc_ack_dsc_eee_done(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x0800,11,wr_val)
#define rd_uc_ack_dsc_restart()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,2,15,__ERR)
#define wr_uc_ack_dsc_restart(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x2000,13,wr_val)
#define rd_uc_ack_dsc_config()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,1,15,__ERR)
#define wr_uc_ack_dsc_config(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x4000,14,wr_val)
#define rd_set_meas_incomplete()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd010,0,15,__ERR)
#define wr_set_meas_incomplete(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd010,0x8000,15,wr_val)
#define rd_rx_dsc_lock_frc()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,15,15,__ERR)
#define wr_rx_dsc_lock_frc(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0001,0,wr_val)
#define rd_rx_dsc_lock_frc_val()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,14,15,__ERR)
#define wr_rx_dsc_lock_frc_val(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0002,1,wr_val)
#define rd_dsc_clr_frc()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,13,15,__ERR)
#define wr_dsc_clr_frc(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0004,2,wr_val)
#define rd_dsc_clr_frc_val()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,12,15,__ERR)
#define wr_dsc_clr_frc_val(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0008,3,wr_val)
#define rd_trnsum_frz_frc()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,11,15,__ERR)
#define wr_trnsum_frz_frc(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0010,4,wr_val)
#define rd_trnsum_frz_frc_val()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,10,15,__ERR)
#define wr_trnsum_frz_frc_val(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0020,5,wr_val)
#define rd_timer_done_frc()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,9,15,__ERR)
#define wr_timer_done_frc(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0040,6,wr_val)
#define rd_timer_done_frc_val()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,8,15,__ERR)
#define wr_timer_done_frc_val(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0080,7,wr_val)
#define rd_freq_upd_en_frc()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,7,15,__ERR)
#define wr_freq_upd_en_frc(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0100,8,wr_val)
#define rd_freq_upd_en_frc_val()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,6,15,__ERR)
#define wr_freq_upd_en_frc_val(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0200,9,wr_val)
#define rd_cdr_frz_frc()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,5,15,__ERR)
#define wr_cdr_frz_frc(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0400,10,wr_val)
#define rd_cdr_frz_frc_val()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,4,15,__ERR)
#define wr_cdr_frz_frc_val(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x0800,11,wr_val)
#define rd_trnsum_clr_frc()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,3,15,__ERR)
#define wr_trnsum_clr_frc(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x1000,12,wr_val)
#define rd_trnsum_clr_frc_val()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd011,2,15,__ERR)
#define wr_trnsum_clr_frc_val(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd011,0x2000,13,wr_val)
#define rd_eee_lfsr_cnt()                                       _merlin7_pcieg3_pmd_rde_field(sa__, 0xd012,3,3,__ERR)
#define wr_eee_lfsr_cnt(wr_val)                                 merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd012,0x1fff,0,wr_val)
#define rd_measure_lfsr_cnt()                                   _merlin7_pcieg3_pmd_rde_field(sa__, 0xd013,3,3,__ERR)
#define wr_measure_lfsr_cnt(wr_val)                             merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd013,0x1fff,0,wr_val)
#define rd_acq_cdr_timeout()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd014,11,11,__ERR)
#define wr_acq_cdr_timeout(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd014,0x001f,0,wr_val)
#define rd_cdr_settle_timeout()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd014,6,11,__ERR)
#define wr_cdr_settle_timeout(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd014,0x03e0,5,wr_val)
#define rd_hw_tune_timeout()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd014,1,11,__ERR)
#define wr_hw_tune_timeout(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd014,0x7c00,10,wr_val)
#define rd_measure_timeout()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd015,11,11,__ERR)
#define wr_measure_timeout(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd015,0x001f,0,wr_val)
#define rd_eee_acq_cdr_timeout()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd015,6,11,__ERR)
#define wr_eee_acq_cdr_timeout(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd015,0x03e0,5,wr_val)
#define rd_eee_cdr_settle_timeout()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd015,1,11,__ERR)
#define wr_eee_cdr_settle_timeout(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd015,0x7c00,10,wr_val)
#define rd_eee_hw_tune_timeout()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd016,11,11,__ERR)
#define wr_eee_hw_tune_timeout(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd016,0x001f,0,wr_val)
#define rd_eee_ana_pwr_timeout()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd016,1,11,__ERR)
#define wr_eee_ana_pwr_timeout(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd016,0x7c00,10,wr_val)
#define rd_slicer_cal_timeout()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd016,6,11,__ERR)
#define wr_slicer_cal_timeout(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd016,0x03e0,5,wr_val)
#define rd_cdr_bwsel_integ_acqcdr()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd017,12,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd017,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_eee_acqcdr()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd017,8,12,__ERR)
#define wr_cdr_bwsel_integ_eee_acqcdr(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd017,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_norm()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd017,4,12,__ERR)
#define wr_cdr_bwsel_integ_norm(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd017,0x0f00,8,wr_val)
#define rd_cdr_bwsel_prop_acqcdr()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd017,2,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd017,0x3000,12,wr_val)
#define rd_cdr_bwsel_prop_norm()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd017,0,14,__ERR)
#define wr_cdr_bwsel_prop_norm(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd017,0xc000,14,wr_val)
#define rd_phase_err_offset()                                   _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd018,12,12,__ERR)
#define wr_phase_err_offset(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd018,0x000f,0,wr_val)
#define rd_eee_phase_err_offset()                               _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd018,8,12,__ERR)
#define wr_eee_phase_err_offset(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd018,0x00f0,4,wr_val)
#define rd_phase_err_offset_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd018,6,14,__ERR)
#define wr_phase_err_offset_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd018,0x0300,8,wr_val)
#define rd_eee_phase_err_offset_en()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd018,4,14,__ERR)
#define wr_eee_phase_err_offset_en(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd018,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_eee_acqcdr()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd018,0,14,__ERR)
#define wr_cdr_bwsel_prop_eee_acqcdr(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd018,0xc000,14,wr_val)
#define rd_dcoff_cal_timeout()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd019,1,11,__ERR)
#define wr_dcoff_cal_timeout(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd019,0x7c00,10,wr_val)
#define rd_rx_restart_pmd()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd019,15,15,__ERR)
#define wr_rx_restart_pmd(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd019,0x0001,0,wr_val)
#define rd_rx_restart_pmd_hold()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd019,14,15,__ERR)
#define wr_rx_restart_pmd_hold(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd019,0x0002,1,wr_val)
#define rd_dsc_state_one_hot_0()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd01b,__ERR)
#define rd_dsc_state_one_hot_1()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01c,14,14,__ERR)
#define rd_restart_pi_ext_mode()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01d,15,15,__ERR)
#define rd_restart_sigdet()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01d,14,15,__ERR)
#define rd_restart_pmd_restart()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01d,13,15,__ERR)
#define rd_eee_quiet_from_eee_states()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01d,12,15,__ERR)
#define rd_dsc_state()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01e,0,11,__ERR)
#define rd_dsc_sm_ready_for_cmd()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01e,8,15,__ERR)
#define rd_cdr_lm_outoflock()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01e,9,15,__ERR)
#define rd_dsc_sm_scratch()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01e,5,13,__ERR)
#define rd_dsc_sm_gp_uc_req()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01e,10,10,__ERR)
#define rd_eee_measure_cnt()                                    _merlin7_pcieg3_pmd_rde_field(sa__, 0xd01a,0,7,__ERR)
#define rd_slicer_cal_done()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01a,13,15,__ERR)
#define rd_meas_incomplete()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01a,14,15,__ERR)
#define rd_rx_dsc_lock()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd01a,15,15,__ERR)
#define rd_dfe_1_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,0,15,__ERR)
#define wr_dfe_1_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x8000,15,wr_val)
#define rd_dfe_1_err_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,1,14,__ERR)
#define wr_dfe_1_err_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x6000,13,wr_val)
#define rd_dfe_1_gradient_invert()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,3,15,__ERR)
#define wr_dfe_1_gradient_invert(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x1000,12,wr_val)
#define rd_dfe_1_err_gain()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,4,14,__ERR)
#define wr_dfe_1_err_gain(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x0c00,10,wr_val)
#define rd_dfe_1_inv_m1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,6,15,__ERR)
#define wr_dfe_1_inv_m1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x0200,9,wr_val)
#define rd_dfe_1_inv_p1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,7,15,__ERR)
#define wr_dfe_1_inv_p1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x0100,8,wr_val)
#define rd_dfe_1_cmn_only()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,14,15,__ERR)
#define wr_dfe_1_cmn_only(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x0002,1,wr_val)
#define rd_dfe_1_acc_clr()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd021,15,15,__ERR)
#define wr_dfe_1_acc_clr(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd021,0x0001,0,wr_val)
#define rd_dfe_2_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,0,15,__ERR)
#define wr_dfe_2_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x8000,15,wr_val)
#define rd_dfe_2_err_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,1,14,__ERR)
#define wr_dfe_2_err_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x6000,13,wr_val)
#define rd_dfe_2_gradient_invert()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,3,15,__ERR)
#define wr_dfe_2_gradient_invert(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x1000,12,wr_val)
#define rd_dfe_2_err_gain()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,4,14,__ERR)
#define wr_dfe_2_err_gain(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x0c00,10,wr_val)
#define rd_dfe_2_inv_m1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,6,15,__ERR)
#define wr_dfe_2_inv_m1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x0200,9,wr_val)
#define rd_dfe_2_inv_p1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,7,15,__ERR)
#define wr_dfe_2_inv_p1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x0100,8,wr_val)
#define rd_dfe_2_cmn_only()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,14,15,__ERR)
#define wr_dfe_2_cmn_only(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x0002,1,wr_val)
#define rd_dfe_2_acc_clr()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd022,15,15,__ERR)
#define wr_dfe_2_acc_clr(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd022,0x0001,0,wr_val)
#define rd_dfe_3_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,0,15,__ERR)
#define wr_dfe_3_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x8000,15,wr_val)
#define rd_dfe_3_err_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,1,14,__ERR)
#define wr_dfe_3_err_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x6000,13,wr_val)
#define rd_dfe_3_gradient_invert()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,3,15,__ERR)
#define wr_dfe_3_gradient_invert(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x1000,12,wr_val)
#define rd_dfe_3_err_gain()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,4,14,__ERR)
#define wr_dfe_3_err_gain(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x0c00,10,wr_val)
#define rd_dfe_3_inv_m1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,6,15,__ERR)
#define wr_dfe_3_inv_m1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x0200,9,wr_val)
#define rd_dfe_3_inv_p1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,7,15,__ERR)
#define wr_dfe_3_inv_p1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x0100,8,wr_val)
#define rd_dfe_3_acc_clr()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd023,15,15,__ERR)
#define wr_dfe_3_acc_clr(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd023,0x0001,0,wr_val)
#define rd_dfe_4_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,0,15,__ERR)
#define wr_dfe_4_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x8000,15,wr_val)
#define rd_dfe_4_err_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,1,14,__ERR)
#define wr_dfe_4_err_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x6000,13,wr_val)
#define rd_dfe_4_gradient_invert()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,3,15,__ERR)
#define wr_dfe_4_gradient_invert(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x1000,12,wr_val)
#define rd_dfe_4_err_gain()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,4,14,__ERR)
#define wr_dfe_4_err_gain(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x0c00,10,wr_val)
#define rd_dfe_4_inv_m1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,6,15,__ERR)
#define wr_dfe_4_inv_m1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x0200,9,wr_val)
#define rd_dfe_4_inv_p1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,7,15,__ERR)
#define wr_dfe_4_inv_p1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x0100,8,wr_val)
#define rd_dfe_4_acc_clr()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd024,15,15,__ERR)
#define wr_dfe_4_acc_clr(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd024,0x0001,0,wr_val)
#define rd_dfe_5_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,0,15,__ERR)
#define wr_dfe_5_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x8000,15,wr_val)
#define rd_dfe_5_err_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,1,14,__ERR)
#define wr_dfe_5_err_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x6000,13,wr_val)
#define rd_dfe_5_gradient_invert()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,3,15,__ERR)
#define wr_dfe_5_gradient_invert(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x1000,12,wr_val)
#define rd_dfe_5_err_gain()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,4,14,__ERR)
#define wr_dfe_5_err_gain(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x0c00,10,wr_val)
#define rd_dfe_5_inv_m1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,6,15,__ERR)
#define wr_dfe_5_inv_m1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x0200,9,wr_val)
#define rd_dfe_5_inv_p1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,7,15,__ERR)
#define wr_dfe_5_inv_p1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x0100,8,wr_val)
#define rd_dfe_5_acc_clr()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd025,15,15,__ERR)
#define wr_dfe_5_acc_clr(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd025,0x0001,0,wr_val)
#define rd_dfe_pattern_bit_en()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd026,2,10,__ERR)
#define wr_dfe_pattern_bit_en(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd026,0x3f00,8,wr_val)
#define rd_dfe_pattern()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd026,10,10,__ERR)
#define wr_dfe_pattern(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd026,0x003f,0,wr_val)
#define rd_dfe_acc_hys_en()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,0,15,__ERR)
#define wr_dfe_acc_hys_en(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x8000,15,wr_val)
#define rd_dfe_allow_simult()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,1,15,__ERR)
#define wr_dfe_allow_simult(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x4000,14,wr_val)
#define rd_dfe_update_gain()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,2,15,__ERR)
#define wr_dfe_update_gain(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x2000,13,wr_val)
#define rd_dfe_eye_closure_err_sel()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,8,14,__ERR)
#define wr_dfe_eye_closure_err_sel(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x00c0,6,wr_val)
#define rd_dfe_hw_eye_closure_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,10,15,__ERR)
#define wr_dfe_hw_eye_closure_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x0020,5,wr_val)
#define rd_dfe_leaky_lms_upd_dur()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,11,12,__ERR)
#define wr_dfe_leaky_lms_upd_dur(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x001e,1,wr_val)
#define rd_dfe_leaky_lms_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd020,15,15,__ERR)
#define wr_dfe_leaky_lms_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd020,0x0001,0,wr_val)
#define rd_hwtune_ovr_write_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02b,0,15,__ERR)
#define wr_hwtune_ovr_write_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02b,0x8000,15,wr_val)
#define rd_hwtune_ovr_write_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02b,2,11,__ERR)
#define wr_hwtune_ovr_write_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02b,0x3e00,9,wr_val)
#define rd_hwtune_ovr_write_val()                               _merlin7_pcieg3_pmd_rde_field(sa__, 0xd02b,7,7,__ERR)
#define wr_hwtune_ovr_write_val(wr_val)                         merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd02b,0x01ff,0,wr_val)
#define rd_vga_en()                                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,0,15,__ERR)
#define wr_vga_en(wr_val)                                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x8000,15,wr_val)
#define rd_vga_err_sel()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,1,14,__ERR)
#define wr_vga_err_sel(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x6000,13,wr_val)
#define rd_vga_p1_gradient_invert()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,3,15,__ERR)
#define wr_vga_p1_gradient_invert(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x1000,12,wr_val)
#define rd_vga_err_gain()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,4,14,__ERR)
#define wr_vga_err_gain(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x0c00,10,wr_val)
#define rd_vga_inv_m1()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,6,15,__ERR)
#define wr_vga_inv_m1(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x0200,9,wr_val)
#define rd_vga_inv_p1()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,7,15,__ERR)
#define wr_vga_inv_p1(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x0100,8,wr_val)
#define rd_vga_update_gain()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,8,14,__ERR)
#define wr_vga_update_gain(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x00c0,6,wr_val)
#define rd_vga_affected_by_dfe1()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,11,15,__ERR)
#define wr_vga_affected_by_dfe1(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x0010,4,wr_val)
#define rd_vga_update_style()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,12,14,__ERR)
#define wr_vga_update_style(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x000c,2,wr_val)
#define rd_vga_acc_hys_en()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,14,15,__ERR)
#define wr_vga_acc_hys_en(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x0002,1,wr_val)
#define rd_vga_p1_acc_clr()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02c,15,15,__ERR)
#define wr_vga_p1_acc_clr(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02c,0x0001,0,wr_val)
#define rd_p1_eyediag_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02d,0,15,__ERR)
#define wr_p1_eyediag_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02d,0x8000,15,wr_val)
#define rd_vga_pattern_bit_en()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02d,8,12,__ERR)
#define wr_vga_pattern_bit_en(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02d,0x00f0,4,wr_val)
#define rd_vga_pattern()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02d,12,12,__ERR)
#define wr_vga_pattern(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02d,0x000f,0,wr_val)
#define rd_p1_hwtune_max()                                      _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd02e,0,10,__ERR)
#define wr_p1_hwtune_max(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02e,0xfc00,10,wr_val)
#define rd_p1_off_3levelq_en()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02e,7,15,__ERR)
#define wr_p1_off_3levelq_en(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02e,0x0100,8,wr_val)
#define rd_p1_offset_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02e,8,15,__ERR)
#define wr_p1_offset_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02e,0x0080,7,wr_val)
#define rd_p1_offset()                                          _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd02e,9,9,__ERR)
#define wr_p1_offset(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02e,0x007f,0,wr_val)
#define rd_p1_hwtune_min()                                      _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd027,0,10,__ERR)
#define wr_p1_hwtune_min(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd027,0xfc00,10,wr_val)
#define rd_vga_op_short_norm()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd027,8,15,__ERR)
#define wr_vga_op_short_norm(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd027,0x0080,7,wr_val)
#define rd_vga_op_short_offcal()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd027,9,15,__ERR)
#define wr_vga_op_short_offcal(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd027,0x0040,6,wr_val)
#define rd_vga_hwtune_min()                                     _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd027,10,10,__ERR)
#define wr_vga_hwtune_min(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd027,0x003f,0,wr_val)
#define rd_hw_slicer_offset_grad_inv()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,8,15,__ERR)
#define wr_hw_slicer_offset_grad_inv(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x0080,7,wr_val)
#define rd_hw_slicer_offset_inv_p1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,9,15,__ERR)
#define wr_hw_slicer_offset_inv_p1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x0040,6,wr_val)
#define rd_hw_slicer_offset_inv_m1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,10,15,__ERR)
#define wr_hw_slicer_offset_inv_m1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x0020,5,wr_val)
#define rd_hw_slicer_offset_inv_data()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,11,15,__ERR)
#define wr_hw_slicer_offset_inv_data(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x0010,4,wr_val)
#define rd_hw_slicer_offset_err_gain()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,12,14,__ERR)
#define wr_hw_slicer_offset_err_gain(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x000c,2,wr_val)
#define rd_hw_slicer_offset_hys_en()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,14,15,__ERR)
#define wr_hw_slicer_offset_hys_en(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x0002,1,wr_val)
#define rd_hw_slicer_offset_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd02a,15,15,__ERR)
#define wr_hw_slicer_offset_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd02a,0x0001,0,wr_val)
#define rd_dc_offset_pattern_bit_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,0,12,__ERR)
#define wr_dc_offset_pattern_bit_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0xf000,12,wr_val)
#define rd_dc_offset_pattern()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,4,12,__ERR)
#define wr_dc_offset_pattern(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x0f00,8,wr_val)
#define rd_hw_dc_offset_grad_inv()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,9,15,__ERR)
#define wr_hw_dc_offset_grad_inv(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x0040,6,wr_val)
#define rd_dc_offset_pattern_inv_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,10,15,__ERR)
#define wr_dc_offset_pattern_inv_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x0020,5,wr_val)
#define rd_dc_offset_inv()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,11,15,__ERR)
#define wr_dc_offset_inv(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x0010,4,wr_val)
#define rd_hw_dc_offset_err_gain()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,12,14,__ERR)
#define wr_hw_dc_offset_err_gain(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x000c,2,wr_val)
#define rd_hw_dc_offset_hys_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,14,15,__ERR)
#define wr_hw_dc_offset_hys_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x0002,1,wr_val)
#define rd_dc_offset_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd029,15,15,__ERR)
#define wr_dc_offset_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd029,0x0001,0,wr_val)
#define rd_trnsum_en()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,0,15,__ERR)
#define wr_trnsum_en(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x8000,15,wr_val)
#define rd_trnsum_err_sel()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,1,13,__ERR)
#define wr_trnsum_err_sel(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x7000,12,wr_val)
#define rd_trnsum_random_tapsel_disable()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,4,15,__ERR)
#define wr_trnsum_random_tapsel_disable(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x0800,11,wr_val)
#define rd_trnsum_inv_pattern_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,5,15,__ERR)
#define wr_trnsum_inv_pattern_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x0400,10,wr_val)
#define rd_trnsum_pattern_full_check_off()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,6,15,__ERR)
#define wr_trnsum_pattern_full_check_off(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x0200,9,wr_val)
#define rd_trnsum_edge_pattern_en()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,7,15,__ERR)
#define wr_trnsum_edge_pattern_en(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x0100,8,wr_val)
#define rd_trnsum_gain()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,8,14,__ERR)
#define wr_trnsum_gain(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x00c0,6,wr_val)
#define rd_trnsum_eye_closure_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,10,15,__ERR)
#define wr_trnsum_eye_closure_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x0020,5,wr_val)
#define rd_cdr_qphase_mult_en()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,11,15,__ERR)
#define wr_cdr_qphase_mult_en(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x0010,4,wr_val)
#define rd_trnsum_tap_range_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd030,12,14,__ERR)
#define wr_trnsum_tap_range_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd030,0x000c,2,wr_val)
#define rd_trnsum_pattern()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd031,0,8,__ERR)
#define wr_trnsum_pattern(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd031,0xff00,8,wr_val)
#define rd_trnsum_pattern_bit_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd031,8,8,__ERR)
#define wr_trnsum_pattern_bit_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd031,0x00ff,0,wr_val)
#define rd_trnsum_tap_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd032,0,8,__ERR)
#define wr_trnsum_tap_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd032,0xff00,8,wr_val)
#define rd_trnsum_tap_sign()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd032,8,8,__ERR)
#define wr_trnsum_tap_sign(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd032,0x00ff,0,wr_val)
#define rd_tdr_cycle_bin()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd033,0,12,__ERR)
#define wr_tdr_cycle_bin(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd033,0xf000,12,wr_val)
#define rd_tdr_cycle_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd033,4,12,__ERR)
#define wr_tdr_cycle_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd033,0x0f00,8,wr_val)
#define rd_tdr_trnsum_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd033,8,15,__ERR)
#define wr_tdr_trnsum_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd033,0x0080,7,wr_val)
#define rd_tdr_bit_sel()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd033,9,11,__ERR)
#define wr_tdr_bit_sel(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd033,0x007c,2,wr_val)
#define rd_trnsum_unsigned_flip()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd033,14,15,__ERR)
#define wr_trnsum_unsigned_flip(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd033,0x0002,1,wr_val)
#define rd_trnsum_unsigned_corr()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd033,15,15,__ERR)
#define wr_trnsum_unsigned_corr(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd033,0x0001,0,wr_val)
#define rd_trnsum_e_high()                                      _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd034,0,0,__ERR)
#define rd_trnsum_e_low()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd035,8,8,__ERR)
#define rd_trnsum_o_high()                                      _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd036,0,0,__ERR)
#define rd_trnsum_o_low()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd037,8,8,__ERR)
#define rd_trnsum_high()                                        _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd038,0,0,__ERR)
#define rd_trnsum_low()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd039,6,6,__ERR)
#define rd_p1_wants_to_go_high()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03a,0,15,__ERR)
#define rd_p1_wants_to_go_low()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03a,1,15,__ERR)
#define rd_p1_eyediag_bin()                                     _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd03a,2,10,__ERR)
#define rd_vga_wants_to_go_low()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03a,9,15,__ERR)
#define rd_vga_bin()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03a,10,10,__ERR)
#define rd_dfe_1_wants_negative()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03b,0,15,__ERR)
#define rd_dfe_1_e()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03b,2,13,__ERR)
#define rd_dfe_1_o()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03b,5,13,__ERR)
#define rd_dfe_1_cmn()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03b,10,10,__ERR)
#define rd_dfe_2_e()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03c,2,13,__ERR)
#define rd_dfe_2_o()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03c,5,13,__ERR)
#define rd_dfe_2_se()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03c,9,15,__ERR)
#define rd_dfe_2_so()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03c,10,15,__ERR)
#define rd_dfe_2_cmn()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03c,11,11,__ERR)
#define rd_dfe_5_cmn()                                          _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd03d,0,11,__ERR)
#define rd_dfe_4_cmn()                                          _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd03d,5,11,__ERR)
#define rd_dfe_3_cmn()                                          _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd03d,10,10,__ERR)
#define rd_vga3_ctrl_bin()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03e,4,12,__ERR)
#define rd_vga2_ctrl_bin()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03e,8,12,__ERR)
#define rd_vga1_ctrl_bin()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd03e,12,12,__ERR)
#define rd_pf_hiz()                                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,8,15,__ERR)
#define wr_pf_hiz(wr_val)                                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0080,7,wr_val)
#define rd_m1_thresh_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,9,14,__ERR)
#define wr_m1_thresh_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0060,5,wr_val)
#define rd_m1_thresh_zero()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,11,15,__ERR)
#define wr_m1_thresh_zero(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0010,4,wr_val)
#define rd_p1_thresh_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,12,15,__ERR)
#define wr_p1_thresh_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0008,3,wr_val)
#define rd_en_hgain()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,13,15,__ERR)
#define wr_en_hgain(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0004,2,wr_val)
#define rd_offset_pd()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,14,15,__ERR)
#define wr_offset_pd(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0002,1,wr_val)
#define rd_pd_ch_p1()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd040,15,15,__ERR)
#define wr_pd_ch_p1(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd040,0x0001,0,wr_val)
#define rd_pf_ctrl()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd041,12,12,__ERR)
#define wr_pf_ctrl(wr_val)                                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd041,0x000f,0,wr_val)
#define rd_pf2_lowp_ctrl()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd042,13,13,__ERR)
#define wr_pf2_lowp_ctrl(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd042,0x0007,0,wr_val)
#define rd_data_offset_odd_bin()                                _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd141,10,10,__ERR)
#define rd_data_offset_evn_bin()                                _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd142,10,10,__ERR)
#define rd_p1_offset_odd_bin()                                  _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd143,10,10,__ERR)
#define rd_p1_offset_evn_bin()                                  _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd144,10,10,__ERR)
#define rd_m1_offset_odd_bin()                                  _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd145,10,10,__ERR)
#define rd_m1_offset_evn_bin()                                  _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd146,10,10,__ERR)
#define rd_dc_offset_bin()                                      _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd147,9,9,__ERR)
#define rd_L1_phase_err_offset_en_G2()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,0,14,__ERR)
#define wr_L1_phase_err_offset_en_G2(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0xc000,14,wr_val)
#define rd_L1_phase_err_offset_en_G1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,2,14,__ERR)
#define wr_L1_phase_err_offset_en_G1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x3000,12,wr_val)
#define rd_L0s_phase_err_offset_en_G3()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,4,14,__ERR)
#define wr_L0s_phase_err_offset_en_G3(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x0c00,10,wr_val)
#define rd_L0s_phase_err_offset_en_G2()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,6,14,__ERR)
#define wr_L0s_phase_err_offset_en_G2(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x0300,8,wr_val)
#define rd_L0s_phase_err_offset_en_G1()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,8,14,__ERR)
#define wr_L0s_phase_err_offset_en_G1(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x00c0,6,wr_val)
#define rd_phase_err_offset_en_G3()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,10,14,__ERR)
#define wr_phase_err_offset_en_G3(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x0030,4,wr_val)
#define rd_phase_err_offset_en_G2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,12,14,__ERR)
#define wr_phase_err_offset_en_G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x000c,2,wr_val)
#define rd_phase_err_offset_en_G1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd260,14,14,__ERR)
#define wr_phase_err_offset_en_G1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd260,0x0003,0,wr_val)
#define rd_RxL1Active_frc()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd261,0,15,__ERR)
#define wr_RxL1Active_frc(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd261,0x8000,15,wr_val)
#define rd_RxL1Active_frc_val()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd261,1,15,__ERR)
#define wr_RxL1Active_frc_val(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd261,0x4000,14,wr_val)
#define rd_phase_err_offset_G3()                                _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd261,2,12,__ERR)
#define wr_phase_err_offset_G3(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd261,0x3c00,10,wr_val)
#define rd_phase_err_offset_G2()                                _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd261,6,12,__ERR)
#define wr_phase_err_offset_G2(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd261,0x03c0,6,wr_val)
#define rd_phase_err_offset_G1()                                _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd261,10,12,__ERR)
#define wr_phase_err_offset_G1(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd261,0x003c,2,wr_val)
#define rd_L1_phase_err_offset_en_G3()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd261,14,14,__ERR)
#define wr_L1_phase_err_offset_en_G3(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd261,0x0003,0,wr_val)
#define rd_L1_phase_err_offset_G1()                             _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd262,0,12,__ERR)
#define wr_L1_phase_err_offset_G1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd262,0xf000,12,wr_val)
#define rd_L0s_phase_err_offset_G3()                            _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd262,4,12,__ERR)
#define wr_L0s_phase_err_offset_G3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd262,0x0f00,8,wr_val)
#define rd_L0s_phase_err_offset_G2()                            _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd262,8,12,__ERR)
#define wr_L0s_phase_err_offset_G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd262,0x00f0,4,wr_val)
#define rd_L0s_phase_err_offset_G1()                            _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd262,12,12,__ERR)
#define wr_L0s_phase_err_offset_G1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd262,0x000f,0,wr_val)
#define rd_RxL0sL1Failure_frc()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,0,15,__ERR)
#define wr_RxL0sL1Failure_frc(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x8000,15,wr_val)
#define rd_RxL0sL1Failure_frc_val()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,1,15,__ERR)
#define wr_RxL0sL1Failure_frc_val(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x4000,14,wr_val)
#define rd_dc_offset_frz_frc()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,2,15,__ERR)
#define wr_dc_offset_frz_frc(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x2000,13,wr_val)
#define rd_dc_offset_frz_frc_val()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,3,15,__ERR)
#define wr_dc_offset_frz_frc_val(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x1000,12,wr_val)
#define rd_dfe_frz_frc()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,4,15,__ERR)
#define wr_dfe_frz_frc(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x0800,11,wr_val)
#define rd_dfe_frz_frc_val()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,5,15,__ERR)
#define wr_dfe_frz_frc_val(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x0400,10,wr_val)
#define rd_vga_frz_frc()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,6,15,__ERR)
#define wr_vga_frz_frc(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x0200,9,wr_val)
#define rd_vga_frz_frc_val()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd263,7,15,__ERR)
#define wr_vga_frz_frc_val(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x0100,8,wr_val)
#define rd_L1_phase_err_offset_G3()                             _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd263,8,12,__ERR)
#define wr_L1_phase_err_offset_G3(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x00f0,4,wr_val)
#define rd_L1_phase_err_offset_G2()                             _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd263,12,12,__ERR)
#define wr_L1_phase_err_offset_G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd263,0x000f,0,wr_val)
#define rd_RxL0sActive_frc()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd264,1,15,__ERR)
#define wr_RxL0sActive_frc(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd264,0x4000,14,wr_val)
#define rd_RxL0sActive_frc_val()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd264,2,15,__ERR)
#define wr_RxL0sActive_frc_val(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd264,0x2000,13,wr_val)
#define rd_L0sL1_lfsr_cnt_G2()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd264,3,3,__ERR)
#define wr_L0sL1_lfsr_cnt_G2(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd264,0x1fff,0,wr_val)
#define rd_L0sL1_lfsr_cnt_G3()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd265,3,3,__ERR)
#define wr_L0sL1_lfsr_cnt_G3(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd265,0x1fff,0,wr_val)
#define rd_hwtune_en_G1G2()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd266,0,15,__ERR)
#define wr_hwtune_en_G1G2(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd266,0x8000,15,wr_val)
#define rd_ucuse_en_G1G2()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd266,1,15,__ERR)
#define wr_ucuse_en_G1G2(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd266,0x4000,14,wr_val)
#define rd_use_facq_done_G1G2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd266,2,15,__ERR)
#define wr_use_facq_done_G1G2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd266,0x2000,13,wr_val)
#define rd_norm_lfsr_cnt_G1G2()                                 _merlin7_pcieg3_pmd_rde_field(sa__, 0xd266,3,3,__ERR)
#define wr_norm_lfsr_cnt_G1G2(wr_val)                           merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd266,0x1fff,0,wr_val)
#define rd_facq_en_disable_G3()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd267,0,15,__ERR)
#define wr_facq_en_disable_G3(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd267,0x8000,15,wr_val)
#define rd_facq_en_disable_G2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd267,1,15,__ERR)
#define wr_facq_en_disable_G2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd267,0x4000,14,wr_val)
#define rd_facq_en_disable_G1()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd267,2,15,__ERR)
#define wr_facq_en_disable_G1(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd267,0x2000,13,wr_val)
#define rd_norm_lfsr_cnt_G3()                                   _merlin7_pcieg3_pmd_rde_field(sa__, 0xd267,3,3,__ERR)
#define wr_norm_lfsr_cnt_G3(wr_val)                             merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd267,0x1fff,0,wr_val)
#define rd_cdr_peak_polarity()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd268,0,15,__ERR)
#define wr_cdr_peak_polarity(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd268,0x8000,15,wr_val)
#define rd_L1_cdr_sttl_timeout_G3()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd268,1,11,__ERR)
#define wr_L1_cdr_sttl_timeout_G3(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd268,0x7c00,10,wr_val)
#define rd_L1_cdr_sttl_timeout_G2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd268,6,11,__ERR)
#define wr_L1_cdr_sttl_timeout_G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd268,0x03e0,5,wr_val)
#define rd_L1_cdr_sttl_timeout_G1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd268,11,11,__ERR)
#define wr_L1_cdr_sttl_timeout_G1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd268,0x001f,0,wr_val)
#define rd_dfe_acc_reset()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd269,0,15,__ERR)
#define wr_dfe_acc_reset(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd269,0x8000,15,wr_val)
#define rd_slicer_offset_timeout_G3()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd269,1,11,__ERR)
#define wr_slicer_offset_timeout_G3(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd269,0x7c00,10,wr_val)
#define rd_slicer_offset_timeout_G2()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd269,6,11,__ERR)
#define wr_slicer_offset_timeout_G2(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd269,0x03e0,5,wr_val)
#define rd_slicer_offset_timeout_G1()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd269,11,11,__ERR)
#define wr_slicer_offset_timeout_G1(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd269,0x001f,0,wr_val)
#define rd_dc_offset_timeout_G3()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26a,1,11,__ERR)
#define wr_dc_offset_timeout_G3(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26a,0x7c00,10,wr_val)
#define rd_dc_offset_timeout_G2()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26a,6,11,__ERR)
#define wr_dc_offset_timeout_G2(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26a,0x03e0,5,wr_val)
#define rd_dc_offset_timeout_G1()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26a,11,11,__ERR)
#define wr_dc_offset_timeout_G1(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26a,0x001f,0,wr_val)
#define rd_adj_pi_en()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26b,0,15,__ERR)
#define wr_adj_pi_en(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26b,0x8000,15,wr_val)
#define rd_step_dir()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26b,1,15,__ERR)
#define wr_step_dir(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26b,0x4000,14,wr_val)
#define rd_m1_minus_d_G2()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26b,2,9,__ERR)
#define wr_m1_minus_d_G2(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26b,0x3f80,7,wr_val)
#define rd_m1_minus_d_G1()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26b,9,9,__ERR)
#define wr_m1_minus_d_G1(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26b,0x007f,0,wr_val)
#define rd_dc_offset_use_odd_G3()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26c,4,15,__ERR)
#define wr_dc_offset_use_odd_G3(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26c,0x0800,11,wr_val)
#define rd_dc_offset_use_even_G3()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26c,5,15,__ERR)
#define wr_dc_offset_use_even_G3(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26c,0x0400,10,wr_val)
#define rd_dc_offset_use_odd_G1G2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26c,6,15,__ERR)
#define wr_dc_offset_use_odd_G1G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26c,0x0200,9,wr_val)
#define rd_dc_offset_use_even_G1G2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26c,7,15,__ERR)
#define wr_dc_offset_use_even_G1G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26c,0x0100,8,wr_val)
#define rd_dsc_sm_manual_mode()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26c,8,15,__ERR)
#define wr_dsc_sm_manual_mode(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26c,0x0080,7,wr_val)
#define rd_m1_minus_d_G3()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26c,9,9,__ERR)
#define wr_m1_minus_d_G3(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26c,0x007f,0,wr_val)
#define rd_dsc_sm_tmux_sel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26d,0,15,__ERR)
#define wr_dsc_sm_tmux_sel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26d,0x8000,15,wr_val)
#define rd_cdr_zero_from_m1_slicer_g2()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26d,1,15,__ERR)
#define wr_cdr_zero_from_m1_slicer_g2(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26d,0x4000,14,wr_val)
#define rd_cdr_zero_from_m1_slicer_g1()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26d,2,15,__ERR)
#define wr_cdr_zero_from_m1_slicer_g1(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26d,0x2000,13,wr_val)
#define rd_L0sL1_lfsr_cnt_G1()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd26d,3,3,__ERR)
#define wr_L0sL1_lfsr_cnt_G1(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd26d,0x1fff,0,wr_val)
#define rd_sigdet_frc_init()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,0,15,__ERR)
#define wr_sigdet_frc_init(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x8000,15,wr_val)
#define rd_disable_L0s_exit()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,1,15,__ERR)
#define wr_disable_L0s_exit(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x4000,14,wr_val)
#define rd_disable_L1_exit()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,2,15,__ERR)
#define wr_disable_L1_exit(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x2000,13,wr_val)
#define rd_dsc_slicer_offset_done_frc()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,3,15,__ERR)
#define wr_dsc_slicer_offset_done_frc(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x1000,12,wr_val)
#define rd_dsc_slicer_offset_done_frc_val()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,4,15,__ERR)
#define wr_dsc_slicer_offset_done_frc_val(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x0800,11,wr_val)
#define rd_dsc_slicer_offset_cnt_frc()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,5,15,__ERR)
#define wr_dsc_slicer_offset_cnt_frc(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x0400,10,wr_val)
#define rd_dsc_slicer_offset_cnt_frc_val()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,6,13,__ERR)
#define wr_dsc_slicer_offset_cnt_frc_val(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x0380,7,wr_val)
#define rd_redo_slicer_calibration()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,9,15,__ERR)
#define wr_redo_slicer_calibration(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x0040,6,wr_val)
#define rd_slicer_calibration_mask()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd26e,10,10,__ERR)
#define wr_slicer_calibration_mask(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd26e,0x003f,0,wr_val)
#define rd_cdr_pattern_sel_lock_G3()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd270,0,12,__ERR)
#define wr_cdr_pattern_sel_lock_G3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd270,0xf000,12,wr_val)
#define rd_cdr_pattern_sel_steady_state_G3()                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd270,4,12,__ERR)
#define wr_cdr_pattern_sel_steady_state_G3(wr_val)              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd270,0x0f00,8,wr_val)
#define rd_cdr_pattern_sel_steady_state_G2()                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd270,8,12,__ERR)
#define wr_cdr_pattern_sel_steady_state_G2(wr_val)              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd270,0x00f0,4,wr_val)
#define rd_cdr_pattern_sel_steady_state_G1()                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd270,12,12,__ERR)
#define wr_cdr_pattern_sel_steady_state_G1(wr_val)              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd270,0x000f,0,wr_val)
#define rd_dsc_sm_pause_entry()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd271,0,15,__ERR)
#define wr_dsc_sm_pause_entry(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd271,0x8000,15,wr_val)
#define rd_dsc_sm_pause_exit()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd271,1,15,__ERR)
#define wr_dsc_sm_pause_exit(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd271,0x4000,14,wr_val)
#define rd_dsc_lock_in_uc_tune()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd271,2,13,__ERR)
#define wr_dsc_lock_in_uc_tune(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd271,0x3800,11,wr_val)
#define rd_dsc_lock_in_hw_tune()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd271,5,13,__ERR)
#define wr_dsc_lock_in_hw_tune(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd271,0x0700,8,wr_val)
#define rd_cdr_pattern_sel_lock_G2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd271,8,12,__ERR)
#define wr_cdr_pattern_sel_lock_G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd271,0x00f0,4,wr_val)
#define rd_cdr_pattern_sel_lock_G1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd271,12,12,__ERR)
#define wr_cdr_pattern_sel_lock_G1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd271,0x000f,0,wr_val)
#define rd_dfe_clken_frc()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,0,15,__ERR)
#define wr_dfe_clken_frc(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x8000,15,wr_val)
#define rd_dfe_clken_frc_val()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,1,15,__ERR)
#define wr_dfe_clken_frc_val(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x4000,14,wr_val)
#define rd_rx_pi_step_size_norm_G3()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,2,14,__ERR)
#define wr_rx_pi_step_size_norm_G3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x3000,12,wr_val)
#define rd_rx_pi_step_size_norm_G2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,4,14,__ERR)
#define wr_rx_pi_step_size_norm_G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x0c00,10,wr_val)
#define rd_rx_pi_step_size_norm_G1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,6,14,__ERR)
#define wr_rx_pi_step_size_norm_G1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x0300,8,wr_val)
#define rd_rx_pi_step_size_facq_G3()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,8,14,__ERR)
#define wr_rx_pi_step_size_facq_G3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x00c0,6,wr_val)
#define rd_rx_pi_step_size_facq_G2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,10,14,__ERR)
#define wr_rx_pi_step_size_facq_G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x0030,4,wr_val)
#define rd_rx_pi_step_size_facq_G1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd272,12,14,__ERR)
#define wr_rx_pi_step_size_facq_G1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd272,0x000c,2,wr_val)
#define rd_pcie_g1_condition_mask_e()                           _merlin7_pcieg3_pmd_rde_field(sa__, 0xd273,6,6,__ERR)
#define wr_pcie_g1_condition_mask_e(wr_val)                     merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd273,0x03ff,0,wr_val)
#define rd_pcie_g1_condition_mask_o()                           _merlin7_pcieg3_pmd_rde_field(sa__, 0xd274,6,6,__ERR)
#define wr_pcie_g1_condition_mask_o(wr_val)                     merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd274,0x03ff,0,wr_val)
#define rd_vga_op_short()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd275,12,15,__ERR)
#define rd_RxFastAcqEnable_mux()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd275,13,15,__ERR)
#define rd_RxFastAcqEnable_G1G2()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd275,14,15,__ERR)
#define rd_RxFastAcqEnable_G3()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd275,15,15,__ERR)
#define rd_rx_hist_00()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd280,__ERR)
#define rd_rx_hist_01()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd281,__ERR)
#define rd_rx_hist_02()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd282,__ERR)
#define rd_rx_hist_03()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd283,__ERR)
#define rd_rx_hist_04()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd284,__ERR)
#define rd_rx_hist_05()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd285,__ERR)
#define rd_rx_hist_06()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd286,__ERR)
#define rd_rx_hist_07()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd287,__ERR)
#define rd_rx_hist_08()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd288,__ERR)
#define rd_rx_hist_09()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd289,__ERR)
#define rd_rx_hist_10()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28a,__ERR)
#define rd_rx_hist_11()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28b,__ERR)
#define rd_rx_hist_12()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28c,__ERR)
#define rd_rx_hist_13()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28d,__ERR)
#define rd_rg_hist_clr()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd28e,12,15,__ERR)
#define wr_rg_hist_clr(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd28e,0x0008,3,wr_val)
#define rd_rg_hist_stop()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd28e,13,15,__ERR)
#define wr_rg_hist_stop(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd28e,0x0004,2,wr_val)
#define rd_rg_hist_rd_mux_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd28e,14,14,__ERR)
#define wr_rg_hist_rd_mux_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd28e,0x0003,0,wr_val)
#define rd_uc_adj_pi()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd290,0,15,__ERR)
#define wr_uc_adj_pi(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd290,0x8000,15,wr_val)
#define rd_acq_cdr_timeout_G3()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd290,1,11,__ERR)
#define wr_acq_cdr_timeout_G3(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd290,0x7c00,10,wr_val)
#define rd_acq_cdr_timeout_G2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd290,6,11,__ERR)
#define wr_acq_cdr_timeout_G2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd290,0x03e0,5,wr_val)
#define rd_acq_cdr_timeout_G1()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd290,11,11,__ERR)
#define wr_acq_cdr_timeout_G1(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd290,0x001f,0,wr_val)
#define rd_cdr_settle_timeout_G3()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd291,1,11,__ERR)
#define wr_cdr_settle_timeout_G3(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd291,0x7c00,10,wr_val)
#define rd_cdr_settle_timeout_G2()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd291,6,11,__ERR)
#define wr_cdr_settle_timeout_G2(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd291,0x03e0,5,wr_val)
#define rd_cdr_settle_timeout_G1()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd291,11,11,__ERR)
#define wr_cdr_settle_timeout_G1(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd291,0x001f,0,wr_val)
#define rd_hw_tune_timeout_G3()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd292,1,11,__ERR)
#define wr_hw_tune_timeout_G3(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd292,0x7c00,10,wr_val)
#define rd_hw_tune_timeout_G2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd292,6,11,__ERR)
#define wr_hw_tune_timeout_G2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd292,0x03e0,5,wr_val)
#define rd_hw_tune_timeout_G1()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd292,11,11,__ERR)
#define wr_hw_tune_timeout_G1(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd292,0x001f,0,wr_val)
#define rd_facq_wait_timeout_G3()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd293,1,11,__ERR)
#define wr_facq_wait_timeout_G3(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd293,0x7c00,10,wr_val)
#define rd_facq_wait_timeout_G2()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd293,6,11,__ERR)
#define wr_facq_wait_timeout_G2(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd293,0x03e0,5,wr_val)
#define rd_facq_wait_timeout_G1()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd293,11,11,__ERR)
#define wr_facq_wait_timeout_G1(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd293,0x001f,0,wr_val)
#define rd_L0s_acq_cdr_timeout_G3()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd294,1,11,__ERR)
#define wr_L0s_acq_cdr_timeout_G3(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd294,0x7c00,10,wr_val)
#define rd_L0s_acq_cdr_timeout_G2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd294,6,11,__ERR)
#define wr_L0s_acq_cdr_timeout_G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd294,0x03e0,5,wr_val)
#define rd_L0s_acq_cdr_timeout_G1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd294,11,11,__ERR)
#define wr_L0s_acq_cdr_timeout_G1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd294,0x001f,0,wr_val)
#define rd_L1_acq_cdr_timeout_G3()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd295,1,11,__ERR)
#define wr_L1_acq_cdr_timeout_G3(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd295,0x7c00,10,wr_val)
#define rd_L1_acq_cdr_timeout_G2()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd295,6,11,__ERR)
#define wr_L1_acq_cdr_timeout_G2(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd295,0x03e0,5,wr_val)
#define rd_L1_acq_cdr_timeout_G1()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd295,11,11,__ERR)
#define wr_L1_acq_cdr_timeout_G1(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd295,0x001f,0,wr_val)
#define rd_L0s_cdr_sttl_timeout_G3()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd296,1,11,__ERR)
#define wr_L0s_cdr_sttl_timeout_G3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd296,0x7c00,10,wr_val)
#define rd_L0s_cdr_sttl_timeout_G2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd296,6,11,__ERR)
#define wr_L0s_cdr_sttl_timeout_G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd296,0x03e0,5,wr_val)
#define rd_L0s_cdr_sttl_timeout_G1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd296,11,11,__ERR)
#define wr_L0s_cdr_sttl_timeout_G1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd296,0x001f,0,wr_val)
#define rd_L1_hw_tune_timeout_G3()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd297,1,11,__ERR)
#define wr_L1_hw_tune_timeout_G3(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd297,0x7c00,10,wr_val)
#define rd_L0s_hw_tune_timeout_G3()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd297,6,11,__ERR)
#define wr_L0s_hw_tune_timeout_G3(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd297,0x03e0,5,wr_val)
#define rd_measure_timeout_G3()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd297,11,11,__ERR)
#define wr_measure_timeout_G3(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd297,0x001f,0,wr_val)
#define rd_cdr_bwsel_prop_L0s_acqcdr_G2()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,0,14,__ERR)
#define wr_cdr_bwsel_prop_L0s_acqcdr_G2(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0xc000,14,wr_val)
#define rd_cdr_bwsel_prop_L0s_acqcdr_G1()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,2,14,__ERR)
#define wr_cdr_bwsel_prop_L0s_acqcdr_G1(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x3000,12,wr_val)
#define rd_cdr_bwsel_prop_norm_G3()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,4,14,__ERR)
#define wr_cdr_bwsel_prop_norm_G3(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_norm_G2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,6,14,__ERR)
#define wr_cdr_bwsel_prop_norm_G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x0300,8,wr_val)
#define rd_cdr_bwsel_prop_norm_G1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,8,14,__ERR)
#define wr_cdr_bwsel_prop_norm_G1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x00c0,6,wr_val)
#define rd_cdr_bwsel_prop_acqcdr_G3()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,10,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr_G3(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x0030,4,wr_val)
#define rd_cdr_bwsel_prop_acqcdr_G2()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,12,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr_G2(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x000c,2,wr_val)
#define rd_cdr_bwsel_prop_acqcdr_G1()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd298,14,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr_G1(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd298,0x0003,0,wr_val)
#define rd_cdr_bwsel_prop_L0s_acqcdr_G3()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,14,14,__ERR)
#define wr_cdr_bwsel_prop_L0s_acqcdr_G3(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x0003,0,wr_val)
#define rd_cdr_bwsel_prop_L1_acqcdr_G1()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,12,14,__ERR)
#define wr_cdr_bwsel_prop_L1_acqcdr_G1(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x000c,2,wr_val)
#define rd_cdr_bwsel_prop_L1_acqcdr_G2()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,10,14,__ERR)
#define wr_cdr_bwsel_prop_L1_acqcdr_G2(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x0030,4,wr_val)
#define rd_cdr_bwsel_prop_L1_acqcdr_G3()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,8,14,__ERR)
#define wr_cdr_bwsel_prop_L1_acqcdr_G3(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x00c0,6,wr_val)
#define rd_cdr_bwsel_prop_L0s_cdrsttl_G1()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,6,14,__ERR)
#define wr_cdr_bwsel_prop_L0s_cdrsttl_G1(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x0300,8,wr_val)
#define rd_cdr_bwsel_prop_L0s_cdrsttl_G2()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,4,14,__ERR)
#define wr_cdr_bwsel_prop_L0s_cdrsttl_G2(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_L0s_cdrsttl_G3()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,2,14,__ERR)
#define wr_cdr_bwsel_prop_L0s_cdrsttl_G3(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0x3000,12,wr_val)
#define rd_cdr_bwsel_prop_L1_cdrsttl_G1()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd299,0,14,__ERR)
#define wr_cdr_bwsel_prop_L1_cdrsttl_G1(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd299,0xc000,14,wr_val)
#define rd_cdr_bwsel_integ_acqcdr_G3()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29a,0,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr_G3(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29a,0xf000,12,wr_val)
#define rd_cdr_bwsel_integ_acqcdr_G2()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29a,4,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr_G2(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29a,0x0f00,8,wr_val)
#define rd_cdr_bwsel_integ_acqcdr_G1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29a,8,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr_G1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29a,0x00f0,4,wr_val)
#define rd_cdr_bwsel_prop_L1_cdrsttl_G3()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29a,12,14,__ERR)
#define wr_cdr_bwsel_prop_L1_cdrsttl_G3(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29a,0x000c,2,wr_val)
#define rd_cdr_bwsel_prop_L1_cdrsttl_G2()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29a,14,14,__ERR)
#define wr_cdr_bwsel_prop_L1_cdrsttl_G2(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29a,0x0003,0,wr_val)
#define rd_cdr_bwsel_integ_L0s_acqcdr_G1()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29b,0,12,__ERR)
#define wr_cdr_bwsel_integ_L0s_acqcdr_G1(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29b,0xf000,12,wr_val)
#define rd_cdr_bwsel_integ_norm_G3()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29b,4,12,__ERR)
#define wr_cdr_bwsel_integ_norm_G3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29b,0x0f00,8,wr_val)
#define rd_cdr_bwsel_integ_norm_G2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29b,8,12,__ERR)
#define wr_cdr_bwsel_integ_norm_G2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29b,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_norm_G1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29b,12,12,__ERR)
#define wr_cdr_bwsel_integ_norm_G1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29b,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_L1_acqcdr_G2()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29c,0,12,__ERR)
#define wr_cdr_bwsel_integ_L1_acqcdr_G2(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29c,0xf000,12,wr_val)
#define rd_cdr_bwsel_integ_L1_acqcdr_G1()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29c,4,12,__ERR)
#define wr_cdr_bwsel_integ_L1_acqcdr_G1(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29c,0x0f00,8,wr_val)
#define rd_cdr_bwsel_integ_L0s_acqcdr_G3()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29c,8,12,__ERR)
#define wr_cdr_bwsel_integ_L0s_acqcdr_G3(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29c,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_L0s_acqcdr_G2()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29c,12,12,__ERR)
#define wr_cdr_bwsel_integ_L0s_acqcdr_G2(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29c,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_L0s_cdrsttl_G3()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29d,0,12,__ERR)
#define wr_cdr_bwsel_integ_L0s_cdrsttl_G3(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29d,0xf000,12,wr_val)
#define rd_cdr_bwsel_integ_L0s_cdrsttl_G2()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29d,4,12,__ERR)
#define wr_cdr_bwsel_integ_L0s_cdrsttl_G2(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29d,0x0f00,8,wr_val)
#define rd_cdr_bwsel_integ_L0s_cdrsttl_G1()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29d,8,12,__ERR)
#define wr_cdr_bwsel_integ_L0s_cdrsttl_G1(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29d,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_L1_acqcdr_G3()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29d,12,12,__ERR)
#define wr_cdr_bwsel_integ_L1_acqcdr_G3(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29d,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_L1_cdrsttl_G3()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29e,4,12,__ERR)
#define wr_cdr_bwsel_integ_L1_cdrsttl_G3(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29e,0x0f00,8,wr_val)
#define rd_cdr_bwsel_integ_L1_cdrsttl_G2()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29e,8,12,__ERR)
#define wr_cdr_bwsel_integ_L1_cdrsttl_G2(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29e,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_L1_cdrsttl_G1()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd29e,12,12,__ERR)
#define wr_cdr_bwsel_integ_L1_cdrsttl_G1(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd29e,0x000f,0,wr_val)
#define rdc_mdio_blk_addr()                                     _merlin7_pcieg3_pmd_rde_field(sa__, 0xffdf,1,5,__ERR)
#define wrc_mdio_blk_addr(wr_val)                               merlin7_pcieg3_pmd_mwr_reg(sa__, 0xffdf,0x7ff0,4,wr_val)
#define rdc_mdio_brcst_port_addr()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdc,11,11,__ERR)
#define wrc_mdio_brcst_port_addr(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdc,0x001f,0,wr_val)
#define rdc_mdio_multi_prts_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,0,15,__ERR)
#define wrc_mdio_multi_prts_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x8000,15,wr_val)
#define rdc_mdio_multi_mmds_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,1,15,__ERR)
#define wrc_mdio_multi_mmds_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x4000,14,wr_val)
#define rdc_mdio_dev_pcs_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,9,15,__ERR)
#define wrc_mdio_dev_pcs_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x0040,6,wr_val)
#define rdc_mdio_dev_dte_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,10,15,__ERR)
#define wrc_mdio_dev_dte_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x0020,5,wr_val)
#define rdc_mdio_dev_phy_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,11,15,__ERR)
#define wrc_mdio_dev_phy_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x0010,4,wr_val)
#define rdc_mdio_dev_an_en()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,12,15,__ERR)
#define wrc_mdio_dev_an_en(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x0008,3,wr_val)
#define rdc_mdio_dev_pmd_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,13,15,__ERR)
#define wrc_mdio_dev_pmd_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x0004,2,wr_val)
#define rdc_mdio_dev_cl22_en()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xffdd,15,15,__ERR)
#define wrc_mdio_dev_cl22_en(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xffdd,0x0001,0,wr_val)
#define rdc_mdio_aer()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xffde,__ERR)
#define wrc_mdio_aer(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xffde,wr_val)
#define rdc_micro_core_clk_en()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd200,14,15,__ERR)
#define wrc_micro_core_clk_en(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd200,0x0002,1,wr_val)
#define rdc_micro_master_clk_en()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd200,15,15,__ERR)
#define wrc_micro_master_clk_en(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd200,0x0001,0,wr_val)
#define rdc_micro_pram_if_rstb()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd201,12,15,__ERR)
#define wrc_micro_pram_if_rstb(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd201,0x0008,3,wr_val)
#define rdc_micro_core_rstb()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd201,14,15,__ERR)
#define wrc_micro_core_rstb(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd201,0x0002,1,wr_val)
#define rdc_micro_master_rstb()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd201,15,15,__ERR)
#define wrc_micro_master_rstb(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd201,0x0001,0,wr_val)
#define rdc_micro_autoinc_rdaddr_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd202,2,15,__ERR)
#define wrc_micro_autoinc_rdaddr_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd202,0x2000,13,wr_val)
#define rdc_micro_autoinc_wraddr_en()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd202,3,15,__ERR)
#define wrc_micro_autoinc_wraddr_en(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd202,0x1000,12,wr_val)
#define rdc_micro_ra_init()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd202,6,14,__ERR)
#define wrc_micro_ra_init(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd202,0x0300,8,wr_val)
#define rdc_micro_ra_rddatasize()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd202,10,14,__ERR)
#define wrc_micro_ra_rddatasize(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd202,0x0030,4,wr_val)
#define rdc_micro_ra_wrdatasize()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd202,14,14,__ERR)
#define wrc_micro_ra_wrdatasize(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd202,0x0003,0,wr_val)
#define rdc_micro_ra_initdone()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd203,15,15,__ERR)
#define rdc_micro_ra_wraddr_lsw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd204,__ERR)
#define wrc_micro_ra_wraddr_lsw(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd204,wr_val)
#define rdc_micro_ra_wraddr_msw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd205,__ERR)
#define wrc_micro_ra_wraddr_msw(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd205,wr_val)
#define rdc_micro_ra_wrdata_lsw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd206,__ERR)
#define wrc_micro_ra_wrdata_lsw(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd206,wr_val)
#define rdc_micro_ra_wrdata_msw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd207,__ERR)
#define wrc_micro_ra_wrdata_msw(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd207,wr_val)
#define rdc_micro_ra_rdaddr_lsw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd208,__ERR)
#define wrc_micro_ra_rdaddr_lsw(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd208,wr_val)
#define rdc_micro_ra_rdaddr_msw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd209,__ERR)
#define wrc_micro_ra_rdaddr_msw(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd209,wr_val)
#define rdc_micro_ra_rddata_lsw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20a,__ERR)
#define rdc_micro_ra_rddata_msw()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20b,__ERR)
#define rdc_micro_pramif_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd20c,15,15,__ERR)
#define wrc_micro_pramif_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd20c,0x0001,0,wr_val)
#define rdc_micro_pramif_ahb_wraddr_lsw()                       _merlin7_pcieg3_pmd_rde_field(sa__, 0xd20d,0,2,__ERR)
#define wrc_micro_pramif_ahb_wraddr_lsw(wr_val)                 merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd20d,0xfffc,2,wr_val)
#define rdc_micro_pramif_ahb_wraddr_msw()                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20e,__ERR)
#define wrc_micro_pramif_ahb_wraddr_msw(wr_val)                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd20e,wr_val)
#define rdc_micro_pvt_tempdata_rmi()                            _merlin7_pcieg3_pmd_rde_field(sa__, 0xd210,6,6,__ERR)
#define rdc_micro_rmi_to_micro_mbox0()                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd211,__ERR)
#define wrc_micro_rmi_to_micro_mbox0(wr_val)                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd211,wr_val)
#define rdc_micro_rmi_to_micro_mbox1()                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd212,__ERR)
#define wrc_micro_rmi_to_micro_mbox1(wr_val)                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd212,wr_val)
#define rdc_micro_to_rmi_mbox0()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd213,__ERR)
#define rdc_micro_to_rmi_mbox1()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd214,__ERR)
#define rdc_micro_gen_intr_rmi_mbox1wr()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd215,13,15,__ERR)
#define wrc_micro_gen_intr_rmi_mbox1wr(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd215,0x0004,2,wr_val)
#define rdc_micro_gen_intr_rmi_mbox0wr()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd215,14,15,__ERR)
#define wrc_micro_gen_intr_rmi_mbox0wr(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd215,0x0002,1,wr_val)
#define rdc_micro_rmi_mbox_send_msgin()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd215,15,15,__ERR)
#define wrc_micro_rmi_mbox_send_msgin(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd215,0x0001,0,wr_val)
#define rdc_micro_pmi_hp_ext_ack_timeout_dis()                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd216,11,15,__ERR)
#define wrc_micro_pmi_hp_ext_ack_timeout_dis(wr_val)            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd216,0x0010,4,wr_val)
#define rdc_micro_pmi_hp_ack_timeout_dis()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd216,12,15,__ERR)
#define wrc_micro_pmi_hp_ack_timeout_dis(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd216,0x0008,3,wr_val)
#define rdc_micro_sw_pmi_hp_ext_rstb()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd216,13,15,__ERR)
#define wrc_micro_sw_pmi_hp_ext_rstb(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd216,0x0004,2,wr_val)
#define rdc_micro_sw_pmi_hp_rstb()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd216,14,15,__ERR)
#define wrc_micro_sw_pmi_hp_rstb(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd216,0x0002,1,wr_val)
#define rdc_micro_m0_hresp_en()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd216,15,15,__ERR)
#define wrc_micro_m0_hresp_en(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd216,0x0001,0,wr_val)
#define rdc_micro_pr_default_slave_error()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd217,13,15,__ERR)
#define rdc_micro_rmi_default_slave_error()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd217,14,15,__ERR)
#define rdc_micro_m0_default_slave_error()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd217,15,15,__ERR)
#define rdc_micro_ra_autoinc_nxt_wraddr_lsw()                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd218,__ERR)
#define rdc_micro_ra_autoinc_nxt_rdaddr_lsw()                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd219,__ERR)
#define rdc_micro_pr_autoinc_nxt_wraddr_lsw()                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd21a,__ERR)
#define rdc_micro_pvt_tempdata_frc()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd21b,3,15,__ERR)
#define wrc_micro_pvt_tempdata_frc(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd21b,0x1000,12,wr_val)
#define rdc_micro_pvt_tempdata_frcval()                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd21b,6,6,__ERR)
#define wrc_micro_pvt_tempdata_frcval(wr_val)                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd21b,0x03ff,0,wr_val)
#define rdc_micro_ecc_corrupt()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd220,10,14,__ERR)
#define wrc_micro_ecc_corrupt(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd220,0x0030,4,wr_val)
#define rdc_micro_ecc_frc_disable()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd220,14,15,__ERR)
#define wrc_micro_ecc_frc_disable(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd220,0x0002,1,wr_val)
#define rdc_micro_eccg_mode()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd220,15,15,__ERR)
#define wrc_micro_eccg_mode(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd220,0x0001,0,wr_val)
#define rdc_micro_ra_ecc_wrdata()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd221,9,9,__ERR)
#define wrc_micro_ra_ecc_wrdata(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd221,0x007f,0,wr_val)
#define rdc_micro_code_ram_ecc_address()                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd222,1,1,__ERR)
#define rdc_micro_ra_ecc_rddata()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd223,9,9,__ERR)
#define rdc_micro_code_ram_tm()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd224,9,9,__ERR)
#define wrc_micro_code_ram_tm(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd224,0x007f,0,wr_val)
#define rdc_micro_ignore_m0_code_writes()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd225,0,15,__ERR)
#define wrc_micro_ignore_m0_code_writes(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd225,0x8000,15,wr_val)
#define rdc_micro_ramclk_noninv()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd225,1,15,__ERR)
#define wrc_micro_ramclk_noninv(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd225,0x4000,14,wr_val)
#define rdc_micro_dr_size()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd225,2,10,__ERR)
#define wrc_micro_dr_size(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd225,0x3f00,8,wr_val)
#define rdc_micro_protect_fwcode()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd225,14,15,__ERR)
#define wrc_micro_protect_fwcode(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd225,0x0002,1,wr_val)
#define rdc_micro_dr_looktab_en()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd225,15,15,__ERR)
#define wrc_micro_dr_looktab_en(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd225,0x0001,0,wr_val)
#define rdc_micro_rmi_m0_systemresetreq_status()                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd227,6,15,__ERR)
#define rdc_micro_rmi_m0_lockup_status()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd227,7,15,__ERR)
#define rdc_micro_rmi_ecc_multirow_err_status()                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd227,9,15,__ERR)
#define rdc_micro_rmi_ecc_uncorr_err_status()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd227,10,15,__ERR)
#define rdc_micro_rmi_ecc_corr_err_status()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd227,11,15,__ERR)
#define rdc_micro_rmi_mbox_msgout_status()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd227,15,15,__ERR)
#define rdc_micro_rmi_m0_systemresetreq_intr_en()               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd226,6,15,__ERR)
#define wrc_micro_rmi_m0_systemresetreq_intr_en(wr_val)         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd226,0x0200,9,wr_val)
#define rdc_micro_rmi_m0_lockup_intr_en()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd226,7,15,__ERR)
#define wrc_micro_rmi_m0_lockup_intr_en(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd226,0x0100,8,wr_val)
#define rdc_micro_rmi_ecc_multirow_err_intr_en()                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd226,9,15,__ERR)
#define wrc_micro_rmi_ecc_multirow_err_intr_en(wr_val)          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd226,0x0040,6,wr_val)
#define rdc_micro_rmi_ecc_uncorr_err_intr_en()                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd226,10,15,__ERR)
#define wrc_micro_rmi_ecc_uncorr_err_intr_en(wr_val)            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd226,0x0020,5,wr_val)
#define rdc_micro_rmi_ecc_corr_err_intr_en()                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd226,11,15,__ERR)
#define wrc_micro_rmi_ecc_corr_err_intr_en(wr_val)              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd226,0x0010,4,wr_val)
#define rdc_micro_rmi_mbox_msgout_intr_en()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd226,15,15,__ERR)
#define wrc_micro_rmi_mbox_msgout_intr_en(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd226,0x0001,0,wr_val)
#define rdc_micro_pmi_hp_ext_fast_bktobk_en()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd228,5,15,__ERR)
#define wrc_micro_pmi_hp_ext_fast_bktobk_en(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd228,0x0400,10,wr_val)
#define rdc_micro_pmi_hp_ext_fast_dual_meta_ff_en()             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd228,6,15,__ERR)
#define wrc_micro_pmi_hp_ext_fast_dual_meta_ff_en(wr_val)       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd228,0x0200,9,wr_val)
#define rdc_micro_pmi_hp_ext_fast_read_en()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd228,7,15,__ERR)
#define wrc_micro_pmi_hp_ext_fast_read_en(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd228,0x0100,8,wr_val)
#define rdc_micro_pmi_hp_fast_bktobk_en()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd228,13,15,__ERR)
#define wrc_micro_pmi_hp_fast_bktobk_en(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd228,0x0004,2,wr_val)
#define rdc_micro_pmi_hp_fast_dual_meta_ff_en()                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd228,14,15,__ERR)
#define wrc_micro_pmi_hp_fast_dual_meta_ff_en(wr_val)           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd228,0x0002,1,wr_val)
#define rdc_micro_pmi_hp_fast_read_en()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd228,15,15,__ERR)
#define wrc_micro_pmi_hp_fast_read_en(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd228,0x0001,0,wr_val)
#define rdc_micro_silicon_debug_status_mux_sel()                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd229,14,14,__ERR)
#define wrc_micro_silicon_debug_status_mux_sel(wr_val)          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd229,0x0003,0,wr_val)
#define rdc_micro_silicon_debug_status_muxed_data()             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd22a,__ERR)
#define rd_uc_gen3_rdy()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd240,15,15,__ERR)
#define wr_uc_gen3_rdy(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd240,0x0001,0,wr_val)
#define rd_eval_done()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd241,0,15,__ERR)
#define wr_eval_done(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd241,0x8000,15,wr_val)
#define rd_eval_err_clr()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd241,1,15,__ERR)
#define wr_eval_err_clr(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd241,0x4000,14,wr_val)
#define rd_fdbk_dir_chg()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd241,2,10,__ERR)
#define wr_fdbk_dir_chg(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd241,0x3f00,8,wr_val)
#define rd_fig_merit()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd241,8,8,__ERR)
#define wr_fig_merit(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd241,0x00ff,0,wr_val)
#define rd_pf2_lowp_ctrl_g2()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd242,0,13,__ERR)
#define wr_pf2_lowp_ctrl_g2(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd242,0xe000,13,wr_val)
#define rd_rx_pf_hiz_g2()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd242,3,15,__ERR)
#define wr_rx_pf_hiz_g2(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd242,0x1000,12,wr_val)
#define rd_pf_ctrl_g2()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd242,4,12,__ERR)
#define wr_pf_ctrl_g2(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd242,0x0f00,8,wr_val)
#define rd_pf2_lowp_ctrl_g1()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd242,8,13,__ERR)
#define wr_pf2_lowp_ctrl_g1(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd242,0x00e0,5,wr_val)
#define rd_rx_pf_hiz_g1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd242,11,15,__ERR)
#define wr_rx_pf_hiz_g1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd242,0x0010,4,wr_val)
#define rd_pf_ctrl_g1()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd242,12,12,__ERR)
#define wr_pf_ctrl_g1(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd242,0x000f,0,wr_val)
#define rd_rx_en_dfe_clk_G1G2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd243,2,15,__ERR)
#define wr_rx_en_dfe_clk_G1G2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd243,0x2000,13,wr_val)
#define rd_rx_m1_thresh_zero_G1G2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd243,3,15,__ERR)
#define wr_rx_m1_thresh_zero_G1G2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd243,0x1000,12,wr_val)
#define rd_rx_vga3_ctrl_G1G2()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd243,4,12,__ERR)
#define wr_rx_vga3_ctrl_G1G2(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd243,0x0f00,8,wr_val)
#define rd_rx_vga2_ctrl_G1G2()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd243,8,12,__ERR)
#define wr_rx_vga2_ctrl_G1G2(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd243,0x00f0,4,wr_val)
#define rd_rx_vga1_ctrl_G1G2()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd243,12,12,__ERR)
#define wr_rx_vga1_ctrl_G1G2(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd243,0x000f,0,wr_val)
#define rd_lp_main_coeff()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd244,2,10,__ERR)
#define rd_lp_pre_coeff()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd244,10,10,__ERR)
#define rd_rx_hint()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd245,1,13,__ERR)
#define rd_lp_post_coeff()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd245,10,10,__ERR)
#define rd_tx_lf()                                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd246,2,10,__ERR)
#define rd_lp_fs()                                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd246,10,10,__ERR)
#define rd_err_clr()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd247,12,15,__ERR)
#define rd_eq_done()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd247,13,15,__ERR)
#define rd_eval_err()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd247,14,15,__ERR)
#define rd_eq_eval()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd247,15,15,__ERR)
#define rd_rate_sel()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd250,2,14,__ERR)
#define rd_rx_sigdet()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd250,5,13,__ERR)
#define rd_rx_sigdet_st()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd250,8,13,__ERR)
#define rd_uc_dbg_dsc_state()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd250,11,11,__ERR)
#define rd_micro_dbg1()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd251,0,1,__ERR)
#define wr_micro_dbg1(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd251,0xfffe,1,wr_val)
#define rd_micro_2lane_ena_type()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd251,15,15,__ERR)
#define wr_micro_2lane_ena_type(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd251,0x0001,0,wr_val)
#define rd_micro_dbg2()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd252,__ERR)
#define wr_micro_dbg2(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd252,wr_val)
#define rd_micro_dbg3()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd253,__ERR)
#define wr_micro_dbg3(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd253,wr_val)
#define rd_micro_dbg4()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd254,__ERR)
#define wr_micro_dbg4(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd254,wr_val)
#define rd_micro_dbg5()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd255,__ERR)
#define wr_micro_dbg5(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd255,wr_val)
#define rd_micro_dbg6()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd256,__ERR)
#define wr_micro_dbg6(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd256,wr_val)
#define rd_micro_dbg7()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd257,__ERR)
#define wr_micro_dbg7(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd257,wr_val)
#define rd_micro_dbg8()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd258,__ERR)
#define wr_micro_dbg8(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd258,wr_val)
#define rd_micro_dbg9()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd259,__ERR)
#define wr_micro_dbg9(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd259,wr_val)
#define rd_micro_dbg10()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25a,__ERR)
#define wr_micro_dbg10(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25a,wr_val)
#define rd_micro_dbg11()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25b,__ERR)
#define wr_micro_dbg11(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25b,wr_val)
#define rd_micro_dbg12()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25c,__ERR)
#define wr_micro_dbg12(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25c,wr_val)
#define rd_micro_dbg13()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25d,__ERR)
#define wr_micro_dbg13(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25d,wr_val)
#define rd_micro_dbg14()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25e,__ERR)
#define wr_micro_dbg14(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25e,wr_val)
#define rdc_uc_version()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd230,__ERR)
#define wrc_uc_version(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd230,wr_val)
#define rdc_err_clr3()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,0,15,__ERR)
#define rdc_err_clr2()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,1,15,__ERR)
#define rdc_err_clr1()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,2,15,__ERR)
#define rdc_err_clr0()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,3,15,__ERR)
#define rdc_eq_done_3()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,4,15,__ERR)
#define rdc_eq_done_2()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,5,15,__ERR)
#define rdc_eq_done_1()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,6,15,__ERR)
#define rdc_eq_done_0()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,7,15,__ERR)
#define rdc_eval_err_3()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,8,15,__ERR)
#define rdc_eval_err_2()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,9,15,__ERR)
#define rdc_eval_err_1()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,10,15,__ERR)
#define rdc_eval_err_0()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,11,15,__ERR)
#define rdc_eq_eval_3()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,12,15,__ERR)
#define rdc_eq_eval_2()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,13,15,__ERR)
#define rdc_eq_eval_1()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,14,15,__ERR)
#define rdc_eq_eval_0()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd231,15,15,__ERR)
#define rdc_patt_gen_seq_0()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd100,__ERR)
#define wrc_patt_gen_seq_0(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd100,wr_val)
#define rdc_patt_gen_seq_1()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd101,__ERR)
#define wrc_patt_gen_seq_1(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd101,wr_val)
#define rdc_patt_gen_seq_2()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd102,__ERR)
#define wrc_patt_gen_seq_2(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd102,wr_val)
#define rdc_patt_gen_seq_3()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd103,__ERR)
#define wrc_patt_gen_seq_3(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd103,wr_val)
#define rdc_patt_gen_seq_4()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd104,__ERR)
#define wrc_patt_gen_seq_4(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd104,wr_val)
#define rdc_patt_gen_seq_5()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd105,__ERR)
#define wrc_patt_gen_seq_5(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd105,wr_val)
#define rdc_patt_gen_seq_6()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd106,__ERR)
#define wrc_patt_gen_seq_6(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd106,wr_val)
#define rdc_patt_gen_seq_7()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd107,__ERR)
#define wrc_patt_gen_seq_7(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd107,wr_val)
#define rdc_patt_gen_seq_8()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd108,__ERR)
#define wrc_patt_gen_seq_8(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd108,wr_val)
#define rdc_patt_gen_seq_9()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd109,__ERR)
#define wrc_patt_gen_seq_9(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd109,wr_val)
#define rdc_patt_gen_seq_10()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10a,__ERR)
#define wrc_patt_gen_seq_10(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10a,wr_val)
#define rdc_patt_gen_seq_11()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10b,__ERR)
#define wrc_patt_gen_seq_11(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10b,wr_val)
#define rdc_patt_gen_seq_12()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10c,__ERR)
#define wrc_patt_gen_seq_12(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10c,wr_val)
#define rdc_patt_gen_seq_13()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10d,__ERR)
#define wrc_patt_gen_seq_13(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10d,wr_val)
#define rdc_patt_gen_seq_14()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10e,__ERR)
#define wrc_patt_gen_seq_14(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10e,wr_val)
#define rdexc_rst_sw()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,0,15,__ERR)
#define wrexc_rst_sw(wr_val)                                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x8000,15,wr_val)
#define rdexc_rst_sw_UC()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,1,15,__ERR)
#define wrexc_rst_sw_UC(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x4000,14,wr_val)
#define rdexc_rst_sw_MDIO()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,2,15,__ERR)
#define wrexc_rst_sw_MDIO(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x2000,13,wr_val)
#define rdexc_pwrdwn_sw_10g()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,4,15,__ERR)
#define wrexc_pwrdwn_sw_10g(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x0800,11,wr_val)
#define rdexc_pll_tca_master_frc()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,12,15,__ERR)
#define wrexc_pll_tca_master_frc(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x0008,3,wr_val)
#define rdexc_pll_tca_master_frc_val()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,13,15,__ERR)
#define wrexc_pll_tca_master_frc_val(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x0004,2,wr_val)
#define rdexc_mdio_rx_hiz_disable()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,14,15,__ERR)
#define wrexc_mdio_rx_hiz_disable(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x0002,1,wr_val)
#define rdexc_mdio_ucclk_sel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1000,15,15,__ERR)
#define wrexc_mdio_ucclk_sel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1000,0x0001,0,wr_val)
#define rdexc_rxsigdet()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1003,__ERR)
#define rdexc_ln_status()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1004,__ERR)
#define rdexc_ln_status2()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1005,__ERR)
#define rdexc_mdio_ser_SAM_ovrd()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1006,15,15,__ERR)
#define wrexc_mdio_ser_SAM_ovrd(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1006,0x0001,0,wr_val)
#define rdexc_PllRangeHolding_status()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1007,0,9,__ERR)
#define rdexc_PllRangeHolding_G3_status()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1007,7,9,__ERR)
#define rdexc_rate_sel_status()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1007,14,14,__ERR)
#define rdexc_pgen_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,0,15,__ERR)
#define wrexc_pgen_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x8000,15,wr_val)
#define rdexc_pcmp_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,1,15,__ERR)
#define wrexc_pcmp_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x4000,14,wr_val)
#define rdexc_start_sequencer()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,2,15,__ERR)
#define wrexc_start_sequencer(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x2000,13,wr_val)
#define rdexc_reset_anlg_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,3,15,__ERR)
#define wrexc_reset_anlg_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x1000,12,wr_val)
#define rdexc_pll_bypass_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,8,15,__ERR)
#define wrexc_pll_bypass_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0080,7,wr_val)
#define rdexc_mdio_iddq_ovrd_select()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,9,15,__ERR)
#define wrexc_mdio_iddq_ovrd_select(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0040,6,wr_val)
#define rdexc_mdio_iddq_ovrd_value()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,10,15,__ERR)
#define wrexc_mdio_iddq_ovrd_value(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0020,5,wr_val)
#define rdexc_mdio_cont_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,11,15,__ERR)
#define wrexc_mdio_cont_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0010,4,wr_val)
#define rdexc_cdet_en10g()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,12,15,__ERR)
#define wrexc_cdet_en10g(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0008,3,wr_val)
#define rdexc_eden10g()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,13,15,__ERR)
#define wrexc_eden10g(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0004,2,wr_val)
#define rdexc_dsc_reset_enable()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1100,15,15,__ERR)
#define wrexc_dsc_reset_enable(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1100,0x0001,0,wr_val)
#define rdexc_status()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1101,__ERR)
#define rdexc_enable_uC_freeze()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,8,15,__ERR)
#define wrexc_enable_uC_freeze(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0080,7,wr_val)
#define rdexc_deassert_ResetUc()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,9,15,__ERR)
#define wrexc_deassert_ResetUc(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0040,6,wr_val)
#define rdexc_L1PLLPowerdown_sel()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,10,15,__ERR)
#define wrexc_L1PLLPowerdown_sel(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0020,5,wr_val)
#define rdexc_L1PLLPowerdown_mdio()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,11,15,__ERR)
#define wrexc_L1PLLPowerdown_mdio(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0010,4,wr_val)
#define rdexc_BlockRealignOverride()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,12,15,__ERR)
#define wrexc_BlockRealignOverride(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0008,3,wr_val)
#define rdexc_mdio_G3_BlockRealign()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,13,15,__ERR)
#define wrexc_mdio_G3_BlockRealign(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0004,2,wr_val)
#define rdexc_tx_G3_fts_SDS()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,14,15,__ERR)
#define wrexc_tx_G3_fts_SDS(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0002,1,wr_val)
#define rdexc_tx_G3_fts_no_EIEOS()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1102,15,15,__ERR)
#define wrexc_tx_G3_fts_no_EIEOS(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1102,0x0001,0,wr_val)
#define rdexc_status2()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1103,__ERR)
#define rdexc_gpio_sel()                                          _merlin7_pcieg3_pmd_rde_field(sa__, 0x1104,7,7,__ERR)
#define wrexc_gpio_sel(wr_val)                                    merlin7_pcieg3_pmd_mwr_reg(sa__, 0x1104,0x01ff,0,wr_val)
#define rdexc_mdio_gpio_sts()                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1105,__ERR)
#define rdexc_dbg_lane_sel3()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1106,0,12,__ERR)
#define wrexc_dbg_lane_sel3(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1106,0xf000,12,wr_val)
#define rdexc_dbg_lane_sel2()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1106,4,12,__ERR)
#define wrexc_dbg_lane_sel2(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1106,0x0f00,8,wr_val)
#define rdexc_dbg_lane_sel1()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1106,8,12,__ERR)
#define wrexc_dbg_lane_sel1(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1106,0x00f0,4,wr_val)
#define rdexc_dbg_lane_sel0()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1106,12,12,__ERR)
#define wrexc_dbg_lane_sel0(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1106,0x000f,0,wr_val)
#define rdexc_dbg_lane_sel7()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1107,0,12,__ERR)
#define wrexc_dbg_lane_sel7(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1107,0xf000,12,wr_val)
#define rdexc_dbg_lane_sel6()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1107,4,12,__ERR)
#define wrexc_dbg_lane_sel6(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1107,0x0f00,8,wr_val)
#define rdexc_dbg_lane_sel5()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1107,8,12,__ERR)
#define wrexc_dbg_lane_sel5(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1107,0x00f0,4,wr_val)
#define rdexc_dbg_lane_sel4()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1107,12,12,__ERR)
#define wrexc_dbg_lane_sel4(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1107,0x000f,0,wr_val)
#define rdexc_dbg_lane_sel11()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1108,0,12,__ERR)
#define wrexc_dbg_lane_sel11(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1108,0xf000,12,wr_val)
#define rdexc_dbg_lane_sel10()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1108,4,12,__ERR)
#define wrexc_dbg_lane_sel10(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1108,0x0f00,8,wr_val)
#define rdexc_dbg_lane_sel9()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1108,8,12,__ERR)
#define wrexc_dbg_lane_sel9(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1108,0x00f0,4,wr_val)
#define rdexc_dbg_lane_sel8()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1108,12,12,__ERR)
#define wrexc_dbg_lane_sel8(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1108,0x000f,0,wr_val)
#define rdexc_dbg_lane_sel15()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1109,0,12,__ERR)
#define wrexc_dbg_lane_sel15(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1109,0xf000,12,wr_val)
#define rdexc_dbg_lane_sel14()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1109,4,12,__ERR)
#define wrexc_dbg_lane_sel14(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1109,0x0f00,8,wr_val)
#define rdexc_dbg_lane_sel13()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1109,8,12,__ERR)
#define wrexc_dbg_lane_sel13(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1109,0x00f0,4,wr_val)
#define rdexc_dbg_lane_sel12()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1109,12,12,__ERR)
#define wrexc_dbg_lane_sel12(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1109,0x000f,0,wr_val)
#define rdexc_dbg_info_sel3()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110a,0,12,__ERR)
#define wrexc_dbg_info_sel3(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110a,0xf000,12,wr_val)
#define rdexc_dbg_info_sel2()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110a,4,12,__ERR)
#define wrexc_dbg_info_sel2(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110a,0x0f00,8,wr_val)
#define rdexc_dbg_info_sel1()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110a,8,12,__ERR)
#define wrexc_dbg_info_sel1(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110a,0x00f0,4,wr_val)
#define rdexc_dbg_info_sel0()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110a,12,12,__ERR)
#define wrexc_dbg_info_sel0(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110a,0x000f,0,wr_val)
#define rdexc_dbg_info_sel7()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110b,0,12,__ERR)
#define wrexc_dbg_info_sel7(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110b,0xf000,12,wr_val)
#define rdexc_dbg_info_sel6()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110b,4,12,__ERR)
#define wrexc_dbg_info_sel6(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110b,0x0f00,8,wr_val)
#define rdexc_dbg_info_sel5()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110b,8,12,__ERR)
#define wrexc_dbg_info_sel5(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110b,0x00f0,4,wr_val)
#define rdexc_dbg_info_sel4()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110b,12,12,__ERR)
#define wrexc_dbg_info_sel4(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110b,0x000f,0,wr_val)
#define rdexc_dbg_info_sel11()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110c,0,12,__ERR)
#define wrexc_dbg_info_sel11(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110c,0xf000,12,wr_val)
#define rdexc_dbg_info_sel10()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110c,4,12,__ERR)
#define wrexc_dbg_info_sel10(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110c,0x0f00,8,wr_val)
#define rdexc_dbg_info_sel9()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110c,8,12,__ERR)
#define wrexc_dbg_info_sel9(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110c,0x00f0,4,wr_val)
#define rdexc_dbg_info_sel8()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110c,12,12,__ERR)
#define wrexc_dbg_info_sel8(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110c,0x000f,0,wr_val)
#define rdexc_dbg_info_sel15()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110d,0,12,__ERR)
#define wrexc_dbg_info_sel15(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110d,0xf000,12,wr_val)
#define rdexc_dbg_info_sel14()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110d,4,12,__ERR)
#define wrexc_dbg_info_sel14(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110d,0x0f00,8,wr_val)
#define rdexc_dbg_info_sel13()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110d,8,12,__ERR)
#define wrexc_dbg_info_sel13(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110d,0x00f0,4,wr_val)
#define rdexc_dbg_info_sel12()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110d,12,12,__ERR)
#define wrexc_dbg_info_sel12(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110d,0x000f,0,wr_val)
#define rdexc_dbg_misc_tmux_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110e,14,15,__ERR)
#define wrexc_dbg_misc_tmux_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110e,0x0002,1,wr_val)
#define rdexc_dbg_data_ena()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x110e,15,15,__ERR)
#define wrexc_dbg_data_ena(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x110e,0x0001,0,wr_val)
#define rdexc_lfckcnt()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1200,__ERR)
#define wrexc_lfckcnt(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x1200,wr_val)
#define rdexc_mdio_LTTSM_NoVoltIsland()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1201,0,8,__ERR)
#define wrexc_mdio_LTTSM_NoVoltIsland(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1201,0xff00,8,wr_val)
#define rdexc_mdio_LTTSM_L23Ready()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1201,8,8,__ERR)
#define wrexc_mdio_LTTSM_L23Ready(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1201,0x00ff,0,wr_val)
#define rdexc_mdio_LTTSM_FwPwrDn()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1202,0,8,__ERR)
#define wrexc_mdio_LTTSM_FwPwrDn(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1202,0xff00,8,wr_val)
#define rdexc_mdio_LTTSM_LinkPwrDn()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1202,8,8,__ERR)
#define wrexc_mdio_LTTSM_LinkPwrDn(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1202,0x00ff,0,wr_val)
#define rdexc_mdio_LTTSM_L1NoClkReqPllPwrDn()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1203,0,8,__ERR)
#define wrexc_mdio_LTTSM_L1NoClkReqPllPwrDn(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1203,0xff00,8,wr_val)
#define rdexc_mdio_LTTSM_L1NoClkReq()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1203,8,8,__ERR)
#define wrexc_mdio_LTTSM_L1NoClkReq(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1203,0x00ff,0,wr_val)
#define rdexc_mdio_LTTSM_P0()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1204,0,8,__ERR)
#define wrexc_mdio_LTTSM_P0(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1204,0xff00,8,wr_val)
#define rdexc_mdio_LTTSM_L1ClkReq()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1204,8,8,__ERR)
#define wrexc_mdio_LTTSM_L1ClkReq(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1204,0x00ff,0,wr_val)
#define rdexc_mdio_RefclkSenseBypass()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,0,15,__ERR)
#define wrexc_mdio_RefclkSenseBypass(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x8000,15,wr_val)
#define rdexc_mdio_TxIdleCtrl()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,1,12,__ERR)
#define wrexc_mdio_TxIdleCtrl(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x7800,11,wr_val)
#define rdexc_mdio_ClkReq_tmp()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,5,15,__ERR)
#define wrexc_mdio_ClkReq_tmp(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0400,10,wr_val)
#define rdexc_mdio_ClkReqMdioSel()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,6,15,__ERR)
#define wrexc_mdio_ClkReqMdioSel(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0200,9,wr_val)
#define rdexc_mdio_AuxClkEnable_tmp()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,7,15,__ERR)
#define wrexc_mdio_AuxClkEnable_tmp(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0100,8,wr_val)
#define rdexc_mdio_AuxClkEnableMdioSel()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,8,15,__ERR)
#define wrexc_mdio_AuxClkEnableMdioSel(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0080,7,wr_val)
#define rdexc_mdio_AuxPowerDownP1PllEnableMdioSel()               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,9,15,__ERR)
#define wrexc_mdio_AuxPowerDownP1PllEnableMdioSel(wr_val)         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0040,6,wr_val)
#define rdexc_mdio_LTTSM_L1AnaPwrDnPll()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,10,13,__ERR)
#define wrexc_mdio_LTTSM_L1AnaPwrDnPll(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0038,3,wr_val)
#define rdexc_mdio_LTTSM_L1AnaPwrDn()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1205,13,13,__ERR)
#define wrexc_mdio_LTTSM_L1AnaPwrDn(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1205,0x0007,0,wr_val)
#define rdexc_mdio_pwrdn_pll_timer_dfs()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1206,0,8,__ERR)
#define wrexc_mdio_pwrdn_pll_timer_dfs(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1206,0xff00,8,wr_val)
#define rdexc_mdio_RcPllPd_ovrd()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1206,8,15,__ERR)
#define wrexc_mdio_RcPllPd_ovrd(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1206,0x0080,7,wr_val)
#define rdexc_mdio_RcPllPd_val()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1206,9,15,__ERR)
#define wrexc_mdio_RcPllPd_val(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1206,0x0040,6,wr_val)
#define rdexc_mdio_tx_cmn_mode_force_P2ClkReqEntry_en()           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1206,10,15,__ERR)
#define wrexc_mdio_tx_cmn_mode_force_P2ClkReqEntry_en(wr_val)     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1206,0x0020,5,wr_val)
#define rdexc_mdio_RefclkSense_onecomp()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1206,14,15,__ERR)
#define wrexc_mdio_RefclkSense_onecomp(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1206,0x0002,1,wr_val)
#define rdexc_mdio_RefclkSenseEventClr()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1206,15,15,__ERR)
#define wrexc_mdio_RefclkSenseEventClr(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1206,0x0001,0,wr_val)
#define rdexc_mdio_pwrdn_refclk_timer_dfs()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1207,0,8,__ERR)
#define wrexc_mdio_pwrdn_refclk_timer_dfs(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1207,0xff00,8,wr_val)
#define rdexc_mdio_pwr_mgmt_spare_dfs()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1207,8,12,__ERR)
#define wrexc_mdio_pwr_mgmt_spare_dfs(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1207,0x00f0,4,wr_val)
#define rdexc_mdio_pm_P2_Wait4Pclk_tmr()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1207,12,12,__ERR)
#define wrexc_mdio_pm_P2_Wait4Pclk_tmr(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1207,0x000f,0,wr_val)
#define rdexc_mdio_RefclkSense_M()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1208,__ERR)
#define wrexc_mdio_RefclkSense_M(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x1208,wr_val)
#define rdexc_mdio_RefclkSense_N()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1209,__ERR)
#define wrexc_mdio_RefclkSense_N(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x1209,wr_val)
#define rdexc_mdio_RefclkSenseEventCnt()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x120a,12,12,__ERR)
#define rdexc_mdio_RefclkSenseCnt()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x120b,__ERR)
#define rdexc_mdio_byp_pipe_io()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,0,15,__ERR)
#define wrexc_mdio_byp_pipe_io(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x8000,15,wr_val)
#define rdexc_pwrdown_mdio_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,1,15,__ERR)
#define wrexc_pwrdown_mdio_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x4000,14,wr_val)
#define rdexc_tx_idle_mdio_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,2,15,__ERR)
#define wrexc_tx_idle_mdio_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x2000,13,wr_val)
#define rdexc_rloop_pipe_mdio_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,3,15,__ERR)
#define wrexc_rloop_pipe_mdio_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x1000,12,wr_val)
#define rdexc_gloop_mdio_sel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,4,15,__ERR)
#define wrexc_gloop_mdio_sel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0800,11,wr_val)
#define rdexc_tx_comp_mdio_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,5,15,__ERR)
#define wrexc_tx_comp_mdio_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0400,10,wr_val)
#define rdexc_mdio_RxElectIdleRloopEn()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,8,15,__ERR)
#define wrexc_mdio_RxElectIdleRloopEn(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0080,7,wr_val)
#define rdexc_StandAloneMode_mdio_sel()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,9,15,__ERR)
#define wrexc_StandAloneMode_mdio_sel(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0040,6,wr_val)
#define rdexc_PllTuningBypass_mdio_sel()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,10,15,__ERR)
#define wrexc_PllTuningBypass_mdio_sel(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0020,5,wr_val)
#define rdexc_lfck_rx_sel_mdio_sel()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,11,15,__ERR)
#define wrexc_lfck_rx_sel_mdio_sel(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0010,4,wr_val)
#define rdexc_mdio_DeviceType_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,12,15,__ERR)
#define wrexc_mdio_DeviceType_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0008,3,wr_val)
#define rdexc_mdio_DeviceType()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1300,13,13,__ERR)
#define wrexc_mdio_DeviceType(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1300,0x0007,0,wr_val)
#define rdexc_spares_pcie3_1()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,0,10,__ERR)
#define wrexc_spares_pcie3_1(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0xfc00,10,wr_val)
#define rdexc_mdio_pmi_select_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,6,15,__ERR)
#define wrexc_mdio_pmi_select_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0x0200,9,wr_val)
#define rdexc_mdio_pmi_select_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,7,15,__ERR)
#define wrexc_mdio_pmi_select_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0x0100,8,wr_val)
#define rdexc_mdio_RC_refclk_sel()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,11,15,__ERR)
#define wrexc_mdio_RC_refclk_sel(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0x0010,4,wr_val)
#define rdexc_mdio_RC_refclk_val()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,12,15,__ERR)
#define wrexc_mdio_RC_refclk_val(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0x0008,3,wr_val)
#define rdexc_RateSelect_mdio_sel()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,13,15,__ERR)
#define wrexc_RateSelect_mdio_sel(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0x0004,2,wr_val)
#define rdexc_mdioRateSelect()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1301,14,14,__ERR)
#define wrexc_mdioRateSelect(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1301,0x0003,0,wr_val)
#define rdexc_spares_pcie3_2()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1302,__ERR)
#define wrexc_spares_pcie3_2(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x1302,wr_val)
#define rdexc_mdio_gloop()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1303,__ERR)
#define wrexc_mdio_gloop(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0x1303,wr_val)
#define rdexc_rloop1g()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1304,__ERR)
#define wrexc_rloop1g(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x1304,wr_val)
#define rdexc_mdio_rloop_pipe()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1305,__ERR)
#define wrexc_mdio_rloop_pipe(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0x1305,wr_val)
#define rdexc_gen2_ctrl6()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1306,__ERR)
#define wrexc_gen2_ctrl6(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0x1306,wr_val)
#define rdexc_DisablePmRxFastAcq()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1307,__ERR)
#define wrexc_DisablePmRxFastAcq(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x1307,wr_val)
#define rdexc_mdioRxFastAcqEnable()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1308,__ERR)
#define wrexc_mdioRxFastAcqEnable(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x1308,wr_val)
#define rdexc_mdioRxSeqStart()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1309,__ERR)
#define wrexc_mdioRxSeqStart(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x1309,wr_val)
#define rdexc_mdio_TxElectIdle_r()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130a,__ERR)
#define wrexc_mdio_TxElectIdle_r(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x130a,wr_val)
#define rdexc_mdio_TxComp_r()                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130b,__ERR)
#define wrexc_mdio_TxComp_r(wr_val)                               merlin7_pcieg3_pmd_wr_reg(sa__, 0x130b,wr_val)
#define rdexc_mdio_PowerDown_0()                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130c,__ERR)
#define wrexc_mdio_PowerDown_0(wr_val)                            merlin7_pcieg3_pmd_wr_reg(sa__, 0x130c,wr_val)
#define rdexc_mdio_PowerDown_1()                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130d,__ERR)
#define wrexc_mdio_PowerDown_1(wr_val)                            merlin7_pcieg3_pmd_wr_reg(sa__, 0x130d,wr_val)
#define rdexc_gen2_ctrl14()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130e,__ERR)
#define wrexc_gen2_ctrl14(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x130e,wr_val)
#define rdexc_lane_ctrl0()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1400,__ERR)
#define wrexc_lane_ctrl0(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0x1400,wr_val)
#define rdexc_lane_ctrl1()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1401,__ERR)
#define wrexc_lane_ctrl1(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0x1401,wr_val)
#define rdexc_eden1g()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1402,__ERR)
#define wrexc_eden1g(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1402,wr_val)
#define rdexc_cdet_en1g()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1403,__ERR)
#define wrexc_cdet_en1g(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0x1403,wr_val)
#define rdexc_pwrdwn_rx_r()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1404,__ERR)
#define wrexc_pwrdwn_rx_r(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1404,wr_val)
#define rdexc_pwrdwn_tx_r()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1405,__ERR)
#define wrexc_pwrdwn_tx_r(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1405,wr_val)
#define rdexc_pwrdwn_10g_pll_dis()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1406,14,15,__ERR)
#define wrexc_pwrdwn_10g_pll_dis(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1406,0x0002,1,wr_val)
#define rdexc_pwrdwn_pll_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1406,15,15,__ERR)
#define wrexc_pwrdwn_pll_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1406,0x0001,0,wr_val)
#define rdexc_rst_sw_ln()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1407,__ERR)
#define wrexc_rst_sw_ln(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0x1407,wr_val)
#define rdexc_reset_anlg_r_ln()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1408,__ERR)
#define wrexc_reset_anlg_r_ln(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0x1408,wr_val)
#define rdexc_mdio_cont_en3()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1409,4,15,__ERR)
#define wrexc_mdio_cont_en3(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1409,0x0800,11,wr_val)
#define rdexc_TxBeaconData()                                      _merlin7_pcieg3_pmd_rde_field(sa__, 0x1409,6,6,__ERR)
#define wrexc_TxBeaconData(wr_val)                                merlin7_pcieg3_pmd_mwr_reg(sa__, 0x1409,0x03ff,0,wr_val)
#define rdexc_common_clock_fifo_shrink()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x140a,13,15,__ERR)
#define wrexc_common_clock_fifo_shrink(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x140a,0x0004,2,wr_val)
#define rdexc_gp_in0_disable()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x140a,14,15,__ERR)
#define wrexc_gp_in0_disable(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x140a,0x0002,1,wr_val)
#define rdexc_enable_mdwr4rst()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x140a,15,15,__ERR)
#define wrexc_enable_mdwr4rst(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x140a,0x0001,0,wr_val)
#define rdexc_elastic_autorst_en()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140b,__ERR)
#define wrexc_elastic_autorst_en(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x140b,wr_val)
#define rdexc_comma_adj_fsm_sel()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140c,__ERR)
#define wrexc_comma_adj_fsm_sel(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x140c,wr_val)
#define rdexc_RcvrDetectTimeout()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140d,__ERR)
#define wrexc_RcvrDetectTimeout(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x140d,wr_val)
#define rdexc_lane_ctrl14()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140e,__ERR)
#define wrexc_lane_ctrl14(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x140e,wr_val)
#define rdexc_lane_ctrl15()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1500,__ERR)
#define wrexc_lane_ctrl15(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1500,wr_val)
#define rdexc_prbs_en()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1501,__ERR)
#define wrexc_prbs_en(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x1501,wr_val)
#define rdexc_prbs_inv()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1502,__ERR)
#define wrexc_prbs_inv(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1502,wr_val)
#define rdexc_prbs_order15a()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,0,15,__ERR)
#define wrexc_prbs_order15a(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x8000,15,wr_val)
#define rdexc_prbs_order14a()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,1,15,__ERR)
#define wrexc_prbs_order14a(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x4000,14,wr_val)
#define rdexc_prbs_order13a()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,2,15,__ERR)
#define wrexc_prbs_order13a(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x2000,13,wr_val)
#define rdexc_prbs_order12a()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,3,15,__ERR)
#define wrexc_prbs_order12a(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x1000,12,wr_val)
#define rdexc_prbs_order11a()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,4,15,__ERR)
#define wrexc_prbs_order11a(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0800,11,wr_val)
#define rdexc_prbs_order10a()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,5,15,__ERR)
#define wrexc_prbs_order10a(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0400,10,wr_val)
#define rdexc_prbs_order9a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,6,15,__ERR)
#define wrexc_prbs_order9a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0200,9,wr_val)
#define rdexc_prbs_order8a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,7,15,__ERR)
#define wrexc_prbs_order8a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0100,8,wr_val)
#define rdexc_prbs_order7a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,8,15,__ERR)
#define wrexc_prbs_order7a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0080,7,wr_val)
#define rdexc_prbs_order6a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,9,15,__ERR)
#define wrexc_prbs_order6a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0040,6,wr_val)
#define rdexc_prbs_order5a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,10,15,__ERR)
#define wrexc_prbs_order5a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0020,5,wr_val)
#define rdexc_prbs_order4a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,11,15,__ERR)
#define wrexc_prbs_order4a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0010,4,wr_val)
#define rdexc_prbs_order3a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,12,15,__ERR)
#define wrexc_prbs_order3a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0008,3,wr_val)
#define rdexc_prbs_order2a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,13,15,__ERR)
#define wrexc_prbs_order2a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0004,2,wr_val)
#define rdexc_prbs_order1a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,14,15,__ERR)
#define wrexc_prbs_order1a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0002,1,wr_val)
#define rdexc_prbs_order0a()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1503,15,15,__ERR)
#define wrexc_prbs_order0a(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1503,0x0001,0,wr_val)
#define rdexc_prbs_order7()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,0,14,__ERR)
#define wrexc_prbs_order7(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0xc000,14,wr_val)
#define rdexc_prbs_order6()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,2,14,__ERR)
#define wrexc_prbs_order6(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x3000,12,wr_val)
#define rdexc_prbs_order5()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,4,14,__ERR)
#define wrexc_prbs_order5(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x0c00,10,wr_val)
#define rdexc_prbs_order4()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,6,14,__ERR)
#define wrexc_prbs_order4(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x0300,8,wr_val)
#define rdexc_prbs_order3()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,8,14,__ERR)
#define wrexc_prbs_order3(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x00c0,6,wr_val)
#define rdexc_prbs_order2()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,10,14,__ERR)
#define wrexc_prbs_order2(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x0030,4,wr_val)
#define rdexc_prbs_order1()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,12,14,__ERR)
#define wrexc_prbs_order1(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x000c,2,wr_val)
#define rdexc_prbs_order0()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1504,14,14,__ERR)
#define wrexc_prbs_order0(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1504,0x0003,0,wr_val)
#define rdexc_prbs_order15()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,0,14,__ERR)
#define wrexc_prbs_order15(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0xc000,14,wr_val)
#define rdexc_prbs_order14()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,2,14,__ERR)
#define wrexc_prbs_order14(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x3000,12,wr_val)
#define rdexc_prbs_order13()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,4,14,__ERR)
#define wrexc_prbs_order13(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x0c00,10,wr_val)
#define rdexc_prbs_order12()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,6,14,__ERR)
#define wrexc_prbs_order12(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x0300,8,wr_val)
#define rdexc_prbs_order11()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,8,14,__ERR)
#define wrexc_prbs_order11(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x00c0,6,wr_val)
#define rdexc_prbs_order10()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,10,14,__ERR)
#define wrexc_prbs_order10(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x0030,4,wr_val)
#define rdexc_prbs_order9()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,12,14,__ERR)
#define wrexc_prbs_order9(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x000c,2,wr_val)
#define rdexc_prbs_order8()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1505,14,14,__ERR)
#define wrexc_prbs_order8(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1505,0x0003,0,wr_val)
#define rdexc_lfck_sigdet_sel_mdio_sel()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,0,15,__ERR)
#define wrexc_lfck_sigdet_sel_mdio_sel(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x8000,15,wr_val)
#define rdexc_mdio_lfck_sigdet_sel_cnt0()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,2,15,__ERR)
#define wrexc_mdio_lfck_sigdet_sel_cnt0(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x2000,13,wr_val)
#define rdexc_mdio_lfck_sigdet_sel_refclk()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,3,15,__ERR)
#define wrexc_mdio_lfck_sigdet_sel_refclk(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x1000,12,wr_val)
#define rdexc_ext_pwrdn_dis()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,5,15,__ERR)
#define wrexc_ext_pwrdn_dis(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0400,10,wr_val)
#define rdexc_pwrdn_safe_dis_tmp()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,6,15,__ERR)
#define wrexc_pwrdn_safe_dis_tmp(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0200,9,wr_val)
#define rdexc_pwrdn_clks_en()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,7,15,__ERR)
#define wrexc_pwrdn_clks_en(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0100,8,wr_val)
#define rdexc_pll_lock_rstb_r()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,9,15,__ERR)
#define wrexc_pll_lock_rstb_r(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0040,6,wr_val)
#define rdexc_lfck_bypass()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,10,15,__ERR)
#define wrexc_lfck_bypass(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0020,5,wr_val)
#define rdexc_rx_snoop_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,11,15,__ERR)
#define wrexc_rx_snoop_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0010,4,wr_val)
#define rdexc_mdio_StandAloneMode()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,12,15,__ERR)
#define wrexc_mdio_StandAloneMode(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0008,3,wr_val)
#define rdexc_mdio_PllTuningBypass()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,13,15,__ERR)
#define wrexc_mdio_PllTuningBypass(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0004,2,wr_val)
#define rdexc_mdio_lfck_rx_sel_cnt0()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,14,15,__ERR)
#define wrexc_mdio_lfck_rx_sel_cnt0(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0002,1,wr_val)
#define rdexc_mdio_lfck_rx_sel_refclk()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1506,15,15,__ERR)
#define wrexc_mdio_lfck_rx_sel_refclk(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1506,0x0001,0,wr_val)
#define rdexc_comp_start()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1507,0,15,__ERR)
#define wrexc_comp_start(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1507,0x8000,15,wr_val)
#define rdexc_tmux_sel()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1507,10,10,__ERR)
#define wrexc_tmux_sel(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1507,0x003f,0,wr_val)
#define rdexc_comp_delay3_11()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1508,0,12,__ERR)
#define wrexc_comp_delay3_11(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1508,0xf000,12,wr_val)
#define rdexc_comp_delay2_10()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1508,4,12,__ERR)
#define wrexc_comp_delay2_10(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1508,0x0f00,8,wr_val)
#define rdexc_comp_delay1_9()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1508,8,12,__ERR)
#define wrexc_comp_delay1_9(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1508,0x00f0,4,wr_val)
#define rdexc_comp_delay0_8()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1508,12,12,__ERR)
#define wrexc_comp_delay0_8(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1508,0x000f,0,wr_val)
#define rdexc_comp_delay7_15()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1509,0,12,__ERR)
#define wrexc_comp_delay7_15(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1509,0xf000,12,wr_val)
#define rdexc_comp_delay6_14()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1509,4,12,__ERR)
#define wrexc_comp_delay6_14(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1509,0x0f00,8,wr_val)
#define rdexc_comp_delay5_13()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1509,8,12,__ERR)
#define wrexc_comp_delay5_13(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1509,0x00f0,4,wr_val)
#define rdexc_comp_delay4_12()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1509,12,12,__ERR)
#define wrexc_comp_delay4_12(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1509,0x000f,0,wr_val)
#define rdexc_comp_type()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x150a,__ERR)
#define wrexc_comp_type(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0x150a,wr_val)
#define rdexc_comp_enable()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x150b,__ERR)
#define wrexc_comp_enable(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x150b,wr_val)
#define rdexc_XGXS_fe_tmux()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0x150e,__ERR)
#define rdexc_pmd_rx_dme_en()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1600,0,15,__ERR)
#define wrexc_pmd_rx_dme_en(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1600,0x8000,15,wr_val)
#define rdexc_pmd_rx_mode()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1600,1,15,__ERR)
#define wrexc_pmd_rx_mode(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1600,0x4000,14,wr_val)
#define rdexc_pmd_tx_mode()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1600,2,14,__ERR)
#define wrexc_pmd_tx_mode(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1600,0x3000,12,wr_val)
#define rdexc_pmd_osr_mode_gen3()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1600,4,12,__ERR)
#define wrexc_pmd_osr_mode_gen3(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1600,0x0f00,8,wr_val)
#define rdexc_pmd_osr_mode_gen2()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1600,8,12,__ERR)
#define wrexc_pmd_osr_mode_gen2(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1600,0x00f0,4,wr_val)
#define rdexc_pmd_osr_mode_gen1()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1600,12,12,__ERR)
#define wrexc_pmd_osr_mode_gen1(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1600,0x000f,0,wr_val)
#define rdexc_pcie_pmd_lane_mode()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1601,__ERR)
#define wrexc_pcie_pmd_lane_mode(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x1601,wr_val)
#define rdexc_pcie_pmd_core_mode()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1602,__ERR)
#define wrexc_pcie_pmd_core_mode(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x1602,wr_val)
#define rdexc_mdio_pll_lock_dly()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,4,15,__ERR)
#define wrexc_mdio_pll_lock_dly(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x0800,11,wr_val)
#define rdexc_core_config_frc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,5,15,__ERR)
#define wrexc_core_config_frc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x0400,10,wr_val)
#define rdexc_core_config_frc_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,6,12,__ERR)
#define wrexc_core_config_frc_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x03c0,6,wr_val)
#define rdexc_tca_use_ext_pd()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,10,15,__ERR)
#define wrexc_tca_use_ext_pd(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x0020,5,wr_val)
#define rdexc_ref_cmos_clk_HZ()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,11,15,__ERR)
#define wrexc_ref_cmos_clk_HZ(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x0010,4,wr_val)
#define rdexc_refsel_frc()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,12,15,__ERR)
#define wrexc_refsel_frc(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x0008,3,wr_val)
#define rdexc_refsel_frc_val()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1603,13,13,__ERR)
#define wrexc_refsel_frc_val(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1603,0x0007,0,wr_val)
#define rdexc_tx_coeff_lo()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1700,__ERR)
#define wrexc_tx_coeff_lo(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1700,wr_val)
#define rdexc_tx_coeff_ovrd_ena()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1701,0,15,__ERR)
#define wrexc_tx_coeff_ovrd_ena(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1701,0x8000,15,wr_val)
#define rdexc_tx_coeff_hi()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1701,10,10,__ERR)
#define wrexc_tx_coeff_hi(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1701,0x003f,0,wr_val)
#define rdexc_rx_clk_repeater_0()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1702,__ERR)
#define wrexc_rx_clk_repeater_0(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x1702,wr_val)
#define rdexc_rx_clk_repeater_1()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1703,__ERR)
#define wrexc_rx_clk_repeater_1(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x1703,wr_val)
#define rdexc_rx_clk_repeater_2()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1704,__ERR)
#define wrexc_rx_clk_repeater_2(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x1704,wr_val)
#define rdexc_rx_clk_repeater_3()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1705,__ERR)
#define wrexc_rx_clk_repeater_3(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x1705,wr_val)
#define rdexc_rx_clk_repeater_BW_gen12()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1706,14,14,__ERR)
#define wrexc_rx_clk_repeater_BW_gen12(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1706,0x0003,0,wr_val)
#define rdexc_rx_clk_repeater_BW_gen3()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x1706,12,14,__ERR)
#define wrexc_rx_clk_repeater_BW_gen3(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x1706,0x000c,2,wr_val)
#define rdexc_spare_bits()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0x1706,0,4,__ERR)
#define wrexc_spare_bits(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0x1706,0xfff0,4,wr_val)
#define rdexc_spare_ctrl0()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1707,__ERR)
#define wrexc_spare_ctrl0(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1707,wr_val)
#define rdexc_spare_ctrl1()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1708,__ERR)
#define wrexc_spare_ctrl1(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1708,wr_val)
#define rdexc_spare_ctrl2()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1709,__ERR)
#define wrexc_spare_ctrl2(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x1709,wr_val)
#define rdexc_spare_ctrl3()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0x170a,__ERR)
#define wrexc_spare_ctrl3(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0x170a,wr_val)
#define rdc_cal_th()                                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd120,0,14,__ERR)
#define wrc_cal_th(wr_val)                                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd120,0xc000,14,wr_val)
#define rdc_pll_cal_jump_ena()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd120,2,15,__ERR)
#define wrc_pll_cal_jump_ena(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd120,0x2000,13,wr_val)
#define rdc_calib_step_time()                                   _merlin7_pcieg3_pmd_rde_field(sa__, 0xd120,3,3,__ERR)
#define wrc_calib_step_time(wr_val)                             merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd120,0x1fff,0,wr_val)
#define rdc_freqdet_time()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd121,__ERR)
#define wrc_freqdet_time(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd121,wr_val)
#define rdc_calib_cap_charge_time()                             _merlin7_pcieg3_pmd_rde_field(sa__, 0xd122,4,4,__ERR)
#define wrc_calib_cap_charge_time(wr_val)                       merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd122,0x0fff,0,wr_val)
#define rdc_ext_state()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd123,0,12,__ERR)
#define wrc_ext_state(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd123,0xf000,12,wr_val)
#define rdc_accel_en()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd123,4,15,__ERR)
#define wrc_accel_en(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd123,0x0800,11,wr_val)
#define rdc_debug_clr()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd123,5,15,__ERR)
#define wrc_debug_clr(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd123,0x0400,10,wr_val)
#define rdc_freqdet_time_msb()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd123,6,15,__ERR)
#define wrc_freqdet_time_msb(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd123,0x0200,9,wr_val)
#define rdc_freqdet_win()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd123,8,8,__ERR)
#define wrc_freqdet_win(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd123,0x00ff,0,wr_val)
#define rdc_halfstep_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,0,15,__ERR)
#define wrc_halfstep_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x8000,15,wr_val)
#define rdc_pll_force_cap_pass_en()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,1,15,__ERR)
#define wrc_pll_force_cap_pass_en(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x4000,14,wr_val)
#define rdc_pll_force_cap_pass()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,2,15,__ERR)
#define wrc_pll_force_cap_pass(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x2000,13,wr_val)
#define rdc_cal_pause_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,3,15,__ERR)
#define wrc_cal_pause_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x1000,12,wr_val)
#define rdc_cal_pause_rel()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,4,15,__ERR)
#define wrc_cal_pause_rel(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x0800,11,wr_val)
#define rdc_cap_delay()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,5,15,__ERR)
#define wrc_cap_delay(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x0400,10,wr_val)
#define rdc_calib_start()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,6,15,__ERR)
#define wrc_calib_start(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x0200,9,wr_val)
#define rdc_en_calib_n()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,7,15,__ERR)
#define wrc_en_calib_n(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x0100,8,wr_val)
#define rdc_ext_range()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd124,9,9,__ERR)
#define wrc_ext_range(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd124,0x007f,0,wr_val)
#define rdc_pll_seq_start()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,0,15,__ERR)
#define wrc_pll_seq_start(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x8000,15,wr_val)
#define rdc_lkdt_pause_en()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,1,15,__ERR)
#define wrc_lkdt_pause_en(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x4000,14,wr_val)
#define rdc_lkdt_pause_rel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,2,15,__ERR)
#define wrc_lkdt_pause_rel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x2000,13,wr_val)
#define rdc_vco_rst_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,3,15,__ERR)
#define wrc_vco_rst_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x1000,12,wr_val)
#define rdc_autocal_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,7,15,__ERR)
#define wrc_autocal_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x0100,8,wr_val)
#define rdc_autocal_cnt()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,8,13,__ERR)
#define wrc_autocal_cnt(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x00e0,5,wr_val)
#define rdc_lkdt_byp()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,11,15,__ERR)
#define wrc_lkdt_byp(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x0010,4,wr_val)
#define rdc_pll_lock_frc_val()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,12,15,__ERR)
#define wrc_pll_lock_frc_val(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x0008,3,wr_val)
#define rdc_pll_lock_frc()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,13,15,__ERR)
#define wrc_pll_lock_frc(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x0004,2,wr_val)
#define rdc_pllforce_fdone()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,14,15,__ERR)
#define wrc_pllforce_fdone(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x0002,1,wr_val)
#define rdc_pllforce_fdone_en()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd125,15,15,__ERR)
#define wrc_pllforce_fdone_en(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd125,0x0001,0,wr_val)
#define rdc_band_iqbuf_sel()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd126,8,15,__ERR)
#define wrc_band_iqbuf_sel(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd126,0x0080,7,wr_val)
#define rdc_vcorange_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd126,9,15,__ERR)
#define wrc_vcorange_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd126,0x0040,6,wr_val)
#define rdc_vcobufpon_sel()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd126,10,15,__ERR)
#define wrc_vcobufpon_sel(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd126,0x0020,5,wr_val)
#define rdc_vcopon_sel()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd126,12,15,__ERR)
#define wrc_vcopon_sel(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd126,0x0008,3,wr_val)
#define rdc_pllpon_sel()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd126,14,15,__ERR)
#define wrc_pllpon_sel(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd126,0x0002,1,wr_val)
#define rdc_pll_fail_stky()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd128,0,15,__ERR)
#define rdc_cal_state()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd128,1,12,__ERR)
#define rdc_cal_valid()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd128,5,15,__ERR)
#define rdc_pll_lock()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd128,6,15,__ERR)
#define rdc_pll_lock_bar_stky()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd128,7,15,__ERR)
#define rdc_pll_range()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd128,9,9,__ERR)
#define rdc_lkdtref_counter_msb()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd129,0,15,__ERR)
#define rdc_lkdtvco_counter_msb()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd129,1,15,__ERR)
#define rdc_calref_counter()                                    _merlin7_pcieg3_pmd_rde_field(sa__, 0xd129,3,3,__ERR)
#define rdc_band_iqbuf_mux()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd12a,0,13,__ERR)
#define rdc_calvco_counter()                                    _merlin7_pcieg3_pmd_rde_field(sa__, 0xd12a,3,3,__ERR)
#define rdc_lkdtref_counter()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12b,__ERR)
#define rdc_lkdtvco_counter()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12c,__ERR)
#define rdc_vcobufpon_mux()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd12d,2,12,__ERR)
#define rdc_calstate_onehot()                                   _merlin7_pcieg3_pmd_rde_field(sa__, 0xd12d,6,6,__ERR)
#define rdc_pll_pwrdn_or()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd12e,0,15,__ERR)
#define rdc_vco_range_mux()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd12e,1,9,__ERR)
#define rdc_vcopon_mux()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd12e,8,12,__ERR)
#define rdc_pllpon_mux()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd12e,12,12,__ERR)
#define rdexc_reg_desc()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x0000,__ERR)
#define wrexc_reg_desc(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x0000,wr_val)
#define rd_afe_sigdet_pwrdn()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd161,14,15,__ERR)
#define wr_afe_sigdet_pwrdn(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd161,0x0002,1,wr_val)
#define rd_ln_rx_s_pwrdn()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd161,15,15,__ERR)
#define wr_ln_rx_s_pwrdn(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd161,0x0001,0,wr_val)
#define rd_pmd_rx_clk_vld_frc_val()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd167,11,15,__ERR)
#define wr_pmd_rx_clk_vld_frc_val(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd167,0x0010,4,wr_val)
#define rd_pmd_rx_clk_vld_frc()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd167,12,15,__ERR)
#define wr_pmd_rx_clk_vld_frc(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd167,0x0008,3,wr_val)
#define rd_ln_rx_s_comclk_frc_on()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd167,13,15,__ERR)
#define wr_ln_rx_s_comclk_frc_on(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd167,0x0004,2,wr_val)
#define rd_ln_rx_s_comclk_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd167,14,15,__ERR)
#define wr_ln_rx_s_comclk_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd167,0x0002,1,wr_val)
#define rd_ln_rx_s_clkgate_frc_on()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd167,15,15,__ERR)
#define wr_ln_rx_s_clkgate_frc_on(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd167,0x0001,0,wr_val)
#define rd_sigdet_dp_rstb_en()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd164,13,15,__ERR)
#define wr_sigdet_dp_rstb_en(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd164,0x0004,2,wr_val)
#define rd_ln_rx_dp_s_rstb()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd164,14,15,__ERR)
#define wr_ln_rx_dp_s_rstb(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd164,0x0002,1,wr_val)
#define rd_ln_rx_s_rstb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd164,15,15,__ERR)
#define wr_ln_rx_s_rstb(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd164,0x0001,0,wr_val)
#define rd_afe_rx_reset_frc_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd162,12,15,__ERR)
#define wr_afe_rx_reset_frc_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd162,0x0008,3,wr_val)
#define rd_afe_rx_reset_frc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd162,13,15,__ERR)
#define wr_afe_rx_reset_frc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd162,0x0004,2,wr_val)
#define rd_afe_rx_pwrdn_frc_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd162,14,15,__ERR)
#define wr_afe_rx_pwrdn_frc_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd162,0x0002,1,wr_val)
#define rd_afe_rx_pwrdn_frc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd162,15,15,__ERR)
#define wr_afe_rx_pwrdn_frc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd162,0x0001,0,wr_val)
#define rd_pmd_ln_rx_h_pwrdn_pkill()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd163,15,15,__ERR)
#define wr_pmd_ln_rx_h_pwrdn_pkill(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd163,0x0001,0,wr_val)
#define rd_pmd_lane_mode()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd168,__ERR)
#define rd_afe_rx_reset()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd16c,14,15,__ERR)
#define rd_afe_rx_pwrdn()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd16c,15,15,__ERR)
#define rdex_status1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7000,__ERR)
#define rdex_status_2()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7001,__ERR)
#define rdex_status3()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7002,__ERR)
#define rdex_Status1Sel_SM()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7003,0,13,__ERR)
#define wrex_Status1Sel_SM(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7003,0xe000,13,wr_val)
#define rdex_testMuxSelect_SM()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7003,4,12,__ERR)
#define wrex_testMuxSelect_SM(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7003,0x0f00,8,wr_val)
#define rdex_tpctrl_SM0()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7003,8,15,__ERR)
#define wrex_tpctrl_SM0(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7003,0x0080,7,wr_val)
#define rdex_tpctrl_SM1()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7003,9,13,__ERR)
#define wrex_tpctrl_SM1(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7003,0x0070,4,wr_val)
#define rdex_mdio_rx_G3_RxDataValidRealign()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7003,12,15,__ERR)
#define wrex_mdio_rx_G3_RxDataValidRealign(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7003,0x0008,3,wr_val)
#define rdex_Status2Sel_SM()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7003,13,13,__ERR)
#define wrex_Status2Sel_SM(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7003,0x0007,0,wr_val)
#define rdex_forceDecodeOn_SM()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,0,15,__ERR)
#define wrex_forceDecodeOn_SM(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x8000,15,wr_val)
#define rdex_err_max_cnt_sel_SM()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,5,13,__ERR)
#define wrex_err_max_cnt_sel_SM(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0700,8,wr_val)
#define rdex_clear_err_cnt_SM()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,8,15,__ERR)
#define wrex_clear_err_cnt_SM(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0080,7,wr_val)
#define rdex_auto_clear_err_cnt_SM()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,9,15,__ERR)
#define wrex_auto_clear_err_cnt_SM(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0040,6,wr_val)
#define rdex_mdio_ckcmp_mdio_rst()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,12,15,__ERR)
#define wrex_mdio_ckcmp_mdio_rst(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0008,3,wr_val)
#define rdex_mdio_ckcmp_afrst_ptr_err_en()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,13,15,__ERR)
#define wrex_mdio_ckcmp_afrst_ptr_err_en(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0004,2,wr_val)
#define rdex_mdio_ckcmp_afrst_phaseptr_err_en()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,14,15,__ERR)
#define wrex_mdio_ckcmp_afrst_phaseptr_err_en(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0002,1,wr_val)
#define rdex_mdio_ckcmp_phase_only_en_SM()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7004,15,15,__ERR)
#define wrex_mdio_ckcmp_phase_only_en_SM(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7004,0x0001,0,wr_val)
#define rdex_prbs_seed_ld_SM()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,0,15,__ERR)
#define wrex_prbs_seed_ld_SM(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x8000,15,wr_val)
#define rdex_packet_count_en_SM()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,1,15,__ERR)
#define wrex_packet_count_en_SM(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x4000,14,wr_val)
#define rdex_RxErrDisparity_dis_SM()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,2,15,__ERR)
#define wrex_RxErrDisparity_dis_SM(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x2000,13,wr_val)
#define rdex_prbs_clr_dis_r()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,3,15,__ERR)
#define wrex_prbs_clr_dis_r(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x1000,12,wr_val)
#define rdex_rxd_dec_sel_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,4,15,__ERR)
#define wrex_rxd_dec_sel_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0800,11,wr_val)
#define rdex_cgbad_tst_SM()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,5,15,__ERR)
#define wrex_cgbad_tst_SM(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0400,10,wr_val)
#define rdex_Emon_en_r()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,6,15,__ERR)
#define wrex_Emon_en_r(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0200,9,wr_val)
#define rdex_prbs_en_r()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,7,15,__ERR)
#define wrex_prbs_en_r(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0100,8,wr_val)
#define rdex_cgbad_en_SM()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,8,15,__ERR)
#define wrex_cgbad_en_SM(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0080,7,wr_val)
#define rdex_fpat_md_SM()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,9,15,__ERR)
#define wrex_fpat_md_SM(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0040,6,wr_val)
#define rdex_useRxSeqDone_SM()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,10,15,__ERR)
#define wrex_useRxSeqDone_SM(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0020,5,wr_val)
#define rdex_useSigdet_SM()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,11,15,__ERR)
#define wrex_useSigdet_SM(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0010,4,wr_val)
#define rdex_commonClockMode_force_SM()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,14,15,__ERR)
#define wrex_commonClockMode_force_SM(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0002,1,wr_val)
#define rdex_commonClockMode_force_value()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7005,15,15,__ERR)
#define wrex_commonClockMode_force_value(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7005,0x0001,0,wr_val)
#define rdex_prbs_L0s_SM()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,0,15,__ERR)
#define wrex_prbs_L0s_SM(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x8000,15,wr_val)
#define rdex_comma_mask_force_r()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,1,15,__ERR)
#define wrex_comma_mask_force_r(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x4000,14,wr_val)
#define rdex_comma_mask_r()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,2,15,__ERR)
#define wrex_comma_mask_r(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x2000,13,wr_val)
#define rdex_statMuxRegDis()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,3,15,__ERR)
#define wrex_statMuxRegDis(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x1000,12,wr_val)
#define rdex_sync_status_force_r_SM()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,4,15,__ERR)
#define wrex_sync_status_force_r_SM(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0800,11,wr_val)
#define rdex_sync_status_force_r()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,5,15,__ERR)
#define wrex_sync_status_force_r(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0400,10,wr_val)
#define rdex_comma_adj_en_force_ext_SM()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,6,15,__ERR)
#define wrex_comma_adj_en_force_ext_SM(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0200,9,wr_val)
#define rdex_comma_adj_en_force_sync_SM()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,7,15,__ERR)
#define wrex_comma_adj_en_force_sync_SM(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0100,8,wr_val)
#define rdex_comma_adj_en_force_r_SM()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,8,15,__ERR)
#define wrex_comma_adj_en_force_r_SM(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0080,7,wr_val)
#define rdex_comma_adj_en_r()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,9,15,__ERR)
#define wrex_comma_adj_en_r(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0040,6,wr_val)
#define rdex_link_en_force_SM()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,10,15,__ERR)
#define wrex_link_en_force_SM(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0020,5,wr_val)
#define rdex_link_en_r()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,11,15,__ERR)
#define wrex_link_en_r(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0010,4,wr_val)
#define rdex_rx_polarity_force_SM()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,12,15,__ERR)
#define wrex_rx_polarity_force_SM(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0008,3,wr_val)
#define rdex_rx_polarity_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,13,15,__ERR)
#define wrex_rx_polarity_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0004,2,wr_val)
#define rdex_rxd1g_dec_dis_SM()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7006,15,15,__ERR)
#define wrex_rxd1g_dec_dis_SM(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7006,0x0001,0,wr_val)
#define rdex_mdio_tcSelect()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7007,0,8,__ERR)
#define wrex_mdio_tcSelect(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7007,0xff00,8,wr_val)
#define rdex_ana_rx_mdio_sel_fts_L0S()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7007,8,15,__ERR)
#define wrex_ana_rx_mdio_sel_fts_L0S(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7007,0x0080,7,wr_val)
#define rdex_mdio_DisableOvUnFlow()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7007,9,15,__ERR)
#define wrex_mdio_DisableOvUnFlow(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7007,0x0040,6,wr_val)
#define rdex_mdio_rx_G3_BlockStatusDis()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7007,10,15,__ERR)
#define wrex_mdio_rx_G3_BlockStatusDis(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7007,0x0020,5,wr_val)
#define rdex_ana_rx_mdio_sel_com_num()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7008,0,14,__ERR)
#define wrex_ana_rx_mdio_sel_com_num(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7008,0xc000,14,wr_val)
#define rdex_ckcmp_event_clr_dis()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7008,7,15,__ERR)
#define wrex_ckcmp_event_clr_dis(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7008,0x0100,8,wr_val)
#define rdex_ckcmp_wr_event_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7008,8,12,__ERR)
#define wrex_ckcmp_wr_event_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7008,0x00f0,4,wr_val)
#define rdex_ckcmp_rd_event_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7008,12,12,__ERR)
#define wrex_ckcmp_rd_event_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7008,0x000f,0,wr_val)
#define rdex_rg_gbox_sw_rst()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,2,15,__ERR)
#define wrex_rg_gbox_sw_rst(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x2000,13,wr_val)
#define rdex_rx_gbox_afrst_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,3,15,__ERR)
#define wrex_rx_gbox_afrst_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x1000,12,wr_val)
#define rdex_lsm_sh_invalid_cnt()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,4,13,__ERR)
#define wrex_lsm_sh_invalid_cnt(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x0e00,9,wr_val)
#define rdex_lsm_tm_clk_en()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,7,15,__ERR)
#define wrex_lsm_tm_clk_en(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x0100,8,wr_val)
#define rdex_lsm_tm_sel()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,8,12,__ERR)
#define wrex_lsm_tm_sel(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x00f0,4,wr_val)
#define rdex_lsm_sreg_field_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,12,14,__ERR)
#define wrex_lsm_sreg_field_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x000c,2,wr_val)
#define rdex_lsm_afrst_en()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,14,15,__ERR)
#define wrex_lsm_afrst_en(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x0002,1,wr_val)
#define rdex_lsm_sw_frst()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7200,15,15,__ERR)
#define wrex_lsm_sw_frst(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x7200,0x0001,0,wr_val)
#define rdex_lsm_status()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7201,__ERR)
#define rdex_rx_gbox_afrst()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7202,13,15,__ERR)
#define rdex_rx_gbox_unflow()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7202,14,15,__ERR)
#define rdex_rx_gbox_ovflow()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x7202,15,15,__ERR)
#define rd_rx_osr_mode_frc()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd180,0,15,__ERR)
#define wr_rx_osr_mode_frc(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd180,0x8000,15,wr_val)
#define rd_rx_osr_mode_frc_val()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd180,12,12,__ERR)
#define wr_rx_osr_mode_frc_val(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd180,0x000f,0,wr_val)
#define rd_rx_ln_dp_s_rstb()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd181,15,15,__ERR)
#define wr_rx_ln_dp_s_rstb(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd181,0x0001,0,wr_val)
#define rd_rx_ln_s_rstb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd18e,15,15,__ERR)
#define wr_rx_ln_s_rstb(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd18e,0x0001,0,wr_val)
#define rd_pmd_ln_rx_dp_h_rstb_pkill()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd183,14,15,__ERR)
#define wr_pmd_ln_rx_dp_h_rstb_pkill(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd183,0x0002,1,wr_val)
#define rd_pmd_ln_rx_h_rstb_pkill()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd183,15,15,__ERR)
#define wr_pmd_ln_rx_h_rstb_pkill(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd183,0x0001,0,wr_val)
#define rd_rx_uc_ack_lane_dp_reset()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd185,14,15,__ERR)
#define wr_rx_uc_ack_lane_dp_reset(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd185,0x0002,1,wr_val)
#define rd_rx_uc_ack_lane_cfg_done()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd185,15,15,__ERR)
#define wr_rx_uc_ack_lane_cfg_done(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd185,0x0001,0,wr_val)
#define rd_rx_lane_dp_reset_state()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd189,13,13,__ERR)
#define rd_rx_lane_reg_reset_occurred()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd186,15,15,__ERR)
#define wr_rx_lane_reg_reset_occurred(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd186,0x0001,0,wr_val)
#define rd_rx_multicast_mask_control()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd18a,15,15,__ERR)
#define wr_rx_multicast_mask_control(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd18a,0x0001,0,wr_val)
#define rd_rx_multicast_mask_control_status()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd18b,11,15,__ERR)
#define rd_rx_osr_mode()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd18b,12,12,__ERR)
#define rd_rx_osr_mode_pin()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd18c,12,12,__ERR)
#define rd_osr_mode_frc()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd080,0,15,__ERR)
#define wr_osr_mode_frc(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd080,0x8000,15,wr_val)
#define rd_osr_mode_frc_val()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd080,12,12,__ERR)
#define wr_osr_mode_frc_val(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd080,0x000f,0,wr_val)
#define rd_ln_dp_s_rstb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd081,15,15,__ERR)
#define wr_ln_dp_s_rstb(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd081,0x0001,0,wr_val)
#define rd_ln_s_rstb()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd08e,15,15,__ERR)
#define wr_ln_s_rstb(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd08e,0x0001,0,wr_val)
#define rd_pmd_ln_dp_h_rstb_pkill()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd083,14,15,__ERR)
#define wr_pmd_ln_dp_h_rstb_pkill(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd083,0x0002,1,wr_val)
#define rd_pmd_ln_h_rstb_pkill()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd083,15,15,__ERR)
#define wr_pmd_ln_h_rstb_pkill(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd083,0x0001,0,wr_val)
#define rd_uc_ack_lane_dp_reset()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd085,14,15,__ERR)
#define wr_uc_ack_lane_dp_reset(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd085,0x0002,1,wr_val)
#define rd_uc_ack_lane_cfg_done()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd085,15,15,__ERR)
#define wr_uc_ack_lane_cfg_done(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd085,0x0001,0,wr_val)
#define rd_lane_dp_reset_state()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd089,13,13,__ERR)
#define rd_lane_reg_reset_occurred()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd086,15,15,__ERR)
#define wr_lane_reg_reset_occurred(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd086,0x0001,0,wr_val)
#define rd_multicast_mask_control()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd08a,15,15,__ERR)
#define wr_multicast_mask_control(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd08a,0x0001,0,wr_val)
#define rd_multicast_mask_control_status()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd08b,11,15,__ERR)
#define rd_osr_mode()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd08b,12,12,__ERR)
#define rd_osr_mode_pin()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd08c,12,12,__ERR)
#define rd_rg_sigdet_tsc_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a3,0,15,__ERR)
#define wr_rg_sigdet_tsc_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a3,0x8000,15,wr_val)
#define rd_rg_sigdet_frc()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a3,1,15,__ERR)
#define wr_rg_sigdet_frc(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a3,0x4000,14,wr_val)
#define rd_rg_sigdet_frc_val()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a3,2,15,__ERR)
#define wr_rg_sigdet_frc_val(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a3,0x2000,13,wr_val)
#define rd_rg_rxinfeidledis()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a3,3,15,__ERR)
#define wr_rg_rxinfeidledis(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a3,0x1000,12,wr_val)
#define rd_rg_rxl0sl1failure_dis()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a3,4,15,__ERR)
#define wr_rg_rxl0sl1failure_dis(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a3,0x0800,11,wr_val)
#define rd_rg_rx_afe_pwrdn_bypass()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a3,5,15,__ERR)
#define wr_rg_rx_afe_pwrdn_bypass(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a3,0x0400,10,wr_val)
#define rd_rg_rxl0sl1failure_cnt()                              _merlin7_pcieg3_pmd_rde_field(sa__, 0xd1a3,6,6,__ERR)
#define wr_rg_rxl0sl1failure_cnt(wr_val)                        merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd1a3,0x03ff,0,wr_val)
#define rd_rg_sigdet_plllock_tmr()                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a4,__ERR)
#define wr_rg_sigdet_plllock_tmr(wr_val)                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a4,wr_val)
#define rd_rg_sigdet_eieos_tmr()                                _merlin7_pcieg3_pmd_rde_field(sa__, 0xd1a5,0,6,__ERR)
#define wr_rg_sigdet_eieos_tmr(wr_val)                          merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd1a5,0xffc0,6,wr_val)
#define rd_rg_sigdet_wait_tmr()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a5,10,10,__ERR)
#define wr_rg_sigdet_wait_tmr(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a5,0x003f,0,wr_val)
#define rd_rg_sigdet_tggl_cnt_clr()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,0,15,__ERR)
#define wr_rg_sigdet_tggl_cnt_clr(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x8000,15,wr_val)
#define rd_rg_sigdet_filter_sel_gen1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,1,15,__ERR)
#define wr_rg_sigdet_filter_sel_gen1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x4000,14,wr_val)
#define rd_rg_sigdet_filter_sel_gen2()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,2,15,__ERR)
#define wr_rg_sigdet_filter_sel_gen2(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x2000,13,wr_val)
#define rd_rg_sigdet_filter_sel_gen3()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,3,15,__ERR)
#define wr_rg_sigdet_filter_sel_gen3(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x1000,12,wr_val)
#define rd_rg_sigdet_sm_sel()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,4,15,__ERR)
#define wr_rg_sigdet_sm_sel(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x0800,11,wr_val)
#define rd_rg_sigdet_sm_rst()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,5,15,__ERR)
#define wr_rg_sigdet_sm_rst(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x0400,10,wr_val)
#define rd_rg_eieos_det_bypass()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,6,15,__ERR)
#define wr_rg_eieos_det_bypass(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x0200,9,wr_val)
#define rd_rg_eieos_detect_cnt()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,7,12,__ERR)
#define wr_rg_eieos_detect_cnt(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x01e0,5,wr_val)
#define rd_rg_eios_det_bypass()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,11,15,__ERR)
#define wr_rg_eios_det_bypass(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x0010,4,wr_val)
#define rd_rg_eios_detect_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,12,15,__ERR)
#define wr_rg_eios_detect_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x0008,3,wr_val)
#define rd_rg_eios_detect_cnt()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a6,13,13,__ERR)
#define wr_rg_eios_detect_cnt(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a6,0x0007,0,wr_val)
#define rd_rg_sigdet_cnt_src_sel()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a7,0,14,__ERR)
#define wr_rg_sigdet_cnt_src_sel(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a7,0xc000,14,wr_val)
#define rd_rg_sigdet_raw_qlfy_len_refclk()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a7,2,14,__ERR)
#define wr_rg_sigdet_raw_qlfy_len_refclk(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a7,0x3000,12,wr_val)
#define rd_rg_sigdet_filter_len_refclk_gen1()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a7,4,12,__ERR)
#define wr_rg_sigdet_filter_len_refclk_gen1(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a7,0x0f00,8,wr_val)
#define rd_rg_sigdet_filter_len_refclk_gen2()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a7,8,12,__ERR)
#define wr_rg_sigdet_filter_len_refclk_gen2(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a7,0x00f0,4,wr_val)
#define rd_rg_sigdet_filter_len_refclk_gen3()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a7,12,12,__ERR)
#define wr_rg_sigdet_filter_len_refclk_gen3(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a7,0x000f,0,wr_val)
#define rd_rg_sigdet_raw_qlfy_len_auxclk()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a8,2,14,__ERR)
#define wr_rg_sigdet_raw_qlfy_len_auxclk(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a8,0x3000,12,wr_val)
#define rd_rg_sigdet_filter_len_auxclk_gen1()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a8,4,12,__ERR)
#define wr_rg_sigdet_filter_len_auxclk_gen1(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a8,0x0f00,8,wr_val)
#define rd_rg_sigdet_filter_len_auxclk_gen2()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a8,8,12,__ERR)
#define wr_rg_sigdet_filter_len_auxclk_gen2(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a8,0x00f0,4,wr_val)
#define rd_rg_sigdet_filter_len_auxclk_gen3()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a8,12,12,__ERR)
#define wr_rg_sigdet_filter_len_auxclk_gen3(wr_val)             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a8,0x000f,0,wr_val)
#define rd_rg_rloop_sigdet_sm_sel()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a9,0,15,__ERR)
#define wr_rg_rloop_sigdet_sm_sel(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a9,0x8000,15,wr_val)
#define rd_rg_sigdet_thresh_gen2()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a9,1,11,__ERR)
#define wr_rg_sigdet_thresh_gen2(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a9,0x7c00,10,wr_val)
#define rd_rg_sigdet_thresh_gen3_hi()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a9,6,11,__ERR)
#define wr_rg_sigdet_thresh_gen3_hi(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a9,0x03e0,5,wr_val)
#define rd_rg_sigdet_thresh_gen3_lo()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1a9,11,11,__ERR)
#define wr_rg_sigdet_thresh_gen3_lo(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1a9,0x001f,0,wr_val)
#define rd_rg_sigdet_deassert_tmr()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1ad,10,10,__ERR)
#define wr_rg_sigdet_deassert_tmr(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1ad,0x003f,0,wr_val)
#define rd_rg_sigdet_deassert_tmr_sel()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1ad,9,15,__ERR)
#define wr_rg_sigdet_deassert_tmr_sel(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1ad,0x0040,6,wr_val)
#define rd_rg_sigdet_thresh_gen1()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1ad,4,11,__ERR)
#define wr_rg_sigdet_thresh_gen1(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1ad,0x0f80,7,wr_val)
#define rd_spares_sigdet()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1ad,0,12,__ERR)
#define wr_spares_sigdet(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd1ad,0xf000,12,wr_val)
#define rd_afe_sigdet_thresh_1()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1aa,3,11,__ERR)
#define rd_rx_sigdet_mac()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1aa,13,15,__ERR)
#define rd_rx_sigdet_dsc()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1aa,14,15,__ERR)
#define rd_afe_sigdet_raw()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd1aa,15,15,__ERR)
#define rd_rg_sigdet_tggl_cnt()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1ab,__ERR)
#define rd_prbs_chk_burst_err_cnt_en()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,0,15,__ERR)
#define wr_prbs_chk_burst_err_cnt_en(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x8000,15,wr_val)
#define rd_prbs_chk_clk_en_frc_on()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,4,15,__ERR)
#define wr_prbs_chk_clk_en_frc_on(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0800,11,wr_val)
#define rd_trnsum_error_count_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,5,15,__ERR)
#define wr_trnsum_error_count_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0400,10,wr_val)
#define rd_prbs_chk_err_cnt_burst_mode()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,6,15,__ERR)
#define wr_prbs_chk_err_cnt_burst_mode(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0200,9,wr_val)
#define rd_prbs_chk_en_auto_mode()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,8,15,__ERR)
#define wr_prbs_chk_en_auto_mode(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0080,7,wr_val)
#define rd_prbs_chk_mode()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,9,14,__ERR)
#define wr_prbs_chk_mode(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0060,5,wr_val)
#define rd_prbs_chk_inv()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,11,15,__ERR)
#define wr_prbs_chk_inv(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0010,4,wr_val)
#define rd_prbs_chk_mode_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,12,13,__ERR)
#define wr_prbs_chk_mode_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x000e,1,wr_val)
#define rd_prbs_chk_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d1,15,15,__ERR)
#define wr_prbs_chk_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d1,0x0001,0,wr_val)
#define rd_prbs_chk_lock_cnt()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d0,11,11,__ERR)
#define wr_prbs_chk_lock_cnt(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d0,0x001f,0,wr_val)
#define rd_prbs_chk_ool_cnt()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d0,3,11,__ERR)
#define wr_prbs_chk_ool_cnt(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d0,0x1f00,8,wr_val)
#define rd_dig_lpbk_pd_bias_en()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d2,12,15,__ERR)
#define wr_dig_lpbk_pd_bias_en(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0008,3,wr_val)
#define rd_dig_lpbk_pd_flt_bypass()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d2,13,15,__ERR)
#define wr_dig_lpbk_pd_flt_bypass(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0004,2,wr_val)
#define rd_dig_lpbk_pd_mode()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d2,14,15,__ERR)
#define wr_dig_lpbk_pd_mode(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0002,1,wr_val)
#define rd_dig_lpbk_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d2,15,15,__ERR)
#define wr_dig_lpbk_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d2,0x0001,0,wr_val)
#define rd_dbg_mask_dig_lpbk_en()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d3,13,15,__ERR)
#define wr_dbg_mask_dig_lpbk_en(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0004,2,wr_val)
#define rd_rx_aggregator_bypass_en()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d3,14,15,__ERR)
#define wr_rx_aggregator_bypass_en(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0002,1,wr_val)
#define rd_rx_pmd_dp_invert()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d3,15,15,__ERR)
#define wr_rx_pmd_dp_invert(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d3,0x0001,0,wr_val)
#define rd_prbs_chk_en_timeout()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d4,3,11,__ERR)
#define wr_prbs_chk_en_timeout(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d4,0x1f00,8,wr_val)
#define rd_prbs_chk_en_timer_mode()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d4,14,14,__ERR)
#define wr_prbs_chk_en_timer_mode(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0d4,0x0003,0,wr_val)
#define rd_dig_lpbk_pd_early_ind()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d8,14,15,__ERR)
#define rd_dig_lpbk_pd_late_ind()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d8,15,15,__ERR)
#define rd_prbs_chk_err_cnt_no_clr()                            _merlin7_pcieg3_pmd_rde_field(sa__, 0xd0d9,0,1,__ERR)
#define rd_prbs_chk_lock()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d9,15,15,__ERR)
#define rd_prbs_chk_lock_lost_lh()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0da,0,15,__ERR)
#define rd_prbs_chk_err_cnt_msb()                               _merlin7_pcieg3_pmd_rde_field(sa__, 0xd0da,1,1,__ERR)
#define rd_prbs_chk_err_cnt_lsb()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0db,__ERR)
#define rd_pmd_rx_lock()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0dc,15,15,__ERR)
#define rd_pmd_rx_lock_change()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0dc,14,15,__ERR)
#define rd_dbg_pmd_rx_lock()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d6,15,15,__ERR)
#define rd_dbg_pmd_rx_lock_change()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d6,14,15,__ERR)
#define rd_uc_pmd_rx_lock()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d7,15,15,__ERR)
#define rd_uc_pmd_rx_lock_change()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0d7,14,15,__ERR)
#define rd_prbs_chk_burst_err_cnt()                             _merlin7_pcieg3_pmd_rde_field(sa__, 0xd0d5,6,6,__ERR)
#define rd_patt_gen_start_pos()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e0,0,12,__ERR)
#define wr_patt_gen_start_pos(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e0,0xf000,12,wr_val)
#define rd_patt_gen_stop_pos()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e0,4,12,__ERR)
#define wr_patt_gen_stop_pos(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e0,0x0f00,8,wr_val)
#define rd_patt_gen_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e0,15,15,__ERR)
#define wr_patt_gen_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e0,0x0001,0,wr_val)
#define rd_prbs_gen_err_ins()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e1,10,15,__ERR)
#define wr_prbs_gen_err_ins(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0020,5,wr_val)
#define rd_prbs_gen_inv()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e1,11,15,__ERR)
#define wr_prbs_gen_inv(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0010,4,wr_val)
#define rd_prbs_gen_mode_sel()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e1,12,13,__ERR)
#define wr_prbs_gen_mode_sel(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e1,0x000e,1,wr_val)
#define rd_prbs_gen_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e1,15,15,__ERR)
#define wr_prbs_gen_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e1,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_frc_on()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e2,13,15,__ERR)
#define wr_rmt_lpbk_pd_frc_on(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e2,0x0004,2,wr_val)
#define rd_rmt_lpbk_pd_mode()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e2,14,15,__ERR)
#define wr_rmt_lpbk_pd_mode(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e2,0x0002,1,wr_val)
#define rd_rmt_lpbk_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e2,15,15,__ERR)
#define wr_rmt_lpbk_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e2,0x0001,0,wr_val)
#define rd_tx_mux_sel_order()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e3,13,15,__ERR)
#define wr_tx_mux_sel_order(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e3,0x0004,2,wr_val)
#define rd_tx_pcs_native_ana_frmt_en()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e3,14,15,__ERR)
#define wr_tx_pcs_native_ana_frmt_en(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e3,0x0002,1,wr_val)
#define rd_tx_pmd_dp_invert()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e3,15,15,__ERR)
#define wr_tx_pmd_dp_invert(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd0e3,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_early_ind()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e8,14,15,__ERR)
#define rd_rmt_lpbk_pd_late_ind()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd0e8,15,15,__ERR)
#define rd_afe_tx_reset_deassert()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd171,0,15,__ERR)
#define wr_afe_tx_reset_deassert(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd171,0x8000,15,wr_val)
#define rd_ln_tx_s_pwrdn()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd171,15,15,__ERR)
#define wr_ln_tx_s_pwrdn(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd171,0x0001,0,wr_val)
#define rd_pmd_tx_clk_vld_frc_val()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd177,11,15,__ERR)
#define wr_pmd_tx_clk_vld_frc_val(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd177,0x0010,4,wr_val)
#define rd_pmd_tx_clk_vld_frc()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd177,12,15,__ERR)
#define wr_pmd_tx_clk_vld_frc(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd177,0x0008,3,wr_val)
#define rd_ln_tx_s_comclk_frc_on()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd177,13,15,__ERR)
#define wr_ln_tx_s_comclk_frc_on(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd177,0x0004,2,wr_val)
#define rd_ln_tx_s_comclk_sel()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd177,14,15,__ERR)
#define wr_ln_tx_s_comclk_sel(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd177,0x0002,1,wr_val)
#define rd_ln_tx_s_clkgate_frc_on()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd177,15,15,__ERR)
#define wr_ln_tx_s_clkgate_frc_on(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd177,0x0001,0,wr_val)
#define rd_ln_tx_dp_s_rstb()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd174,14,15,__ERR)
#define wr_ln_tx_dp_s_rstb(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd174,0x0002,1,wr_val)
#define rd_ln_tx_s_rstb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd174,15,15,__ERR)
#define wr_ln_tx_s_rstb(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd174,0x0001,0,wr_val)
#define rd_afe_txclk_reset_frc_val()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd172,10,15,__ERR)
#define wr_afe_txclk_reset_frc_val(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd172,0x0020,5,wr_val)
#define rd_afe_txclk_reset_frc()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd172,11,15,__ERR)
#define wr_afe_txclk_reset_frc(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd172,0x0010,4,wr_val)
#define rd_afe_tx_reset_frc_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd172,12,15,__ERR)
#define wr_afe_tx_reset_frc_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd172,0x0008,3,wr_val)
#define rd_afe_tx_reset_frc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd172,13,15,__ERR)
#define wr_afe_tx_reset_frc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd172,0x0004,2,wr_val)
#define rd_afe_tx_pwrdn_frc_val()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd172,14,15,__ERR)
#define wr_afe_tx_pwrdn_frc_val(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd172,0x0002,1,wr_val)
#define rd_afe_tx_pwrdn_frc()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd172,15,15,__ERR)
#define wr_afe_tx_pwrdn_frc(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd172,0x0001,0,wr_val)
#define rd_pmd_ln_tx_h_pwrdn_pkill()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd173,15,15,__ERR)
#define wr_pmd_ln_tx_h_pwrdn_pkill(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd173,0x0001,0,wr_val)
#define rd_afe_txclk_reset()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd17c,13,15,__ERR)
#define rd_afe_tx_reset()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd17c,14,15,__ERR)
#define rd_afe_tx_pwrdn()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd17c,15,15,__ERR)
#define rd_tx_pi_loop_filter_stable()                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd17d,15,15,__ERR)
#define wr_tx_pi_loop_filter_stable(wr_val)                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd17d,0x0001,0,wr_val)
#define rd_fir_main_extent_0()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd300,1,1,__ERR)
#define wr_fir_main_extent_0(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd300,0x7fff,0,wr_val)
#define rd_fir_main_extent_1()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd301,1,1,__ERR)
#define wr_fir_main_extent_1(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd301,0x7fff,0,wr_val)
#define rd_fir_main_extent_2()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd302,1,1,__ERR)
#define wr_fir_main_extent_2(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd302,0x7fff,0,wr_val)
#define rd_fir_main_extent_3()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd303,1,1,__ERR)
#define wr_fir_main_extent_3(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd303,0x7fff,0,wr_val)
#define rd_fir_main_extent_4()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd304,1,1,__ERR)
#define wr_fir_main_extent_4(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd304,0x7fff,0,wr_val)
#define rd_fir_main_extent_5()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd305,1,1,__ERR)
#define wr_fir_main_extent_5(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd305,0x7fff,0,wr_val)
#define rd_fir_pre_0()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd310,10,10,__ERR)
#define wr_fir_pre_0(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd310,0x003f,0,wr_val)
#define rd_fir_pre_1()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd310,4,10,__ERR)
#define wr_fir_pre_1(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd310,0x0fc0,6,wr_val)
#define rd_fir_pre_2()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd311,10,10,__ERR)
#define wr_fir_pre_2(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd311,0x003f,0,wr_val)
#define rd_fir_pre_3()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd311,4,10,__ERR)
#define wr_fir_pre_3(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd311,0x0fc0,6,wr_val)
#define rd_fir_pre_4()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd312,10,10,__ERR)
#define wr_fir_pre_4(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd312,0x003f,0,wr_val)
#define rd_fir_pre_5()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd312,4,10,__ERR)
#define wr_fir_pre_5(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd312,0x0fc0,6,wr_val)
#define rd_fir_pre_6()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd313,10,10,__ERR)
#define wr_fir_pre_6(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd313,0x003f,0,wr_val)
#define rd_fir_pre_7()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd313,4,10,__ERR)
#define wr_fir_pre_7(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd313,0x0fc0,6,wr_val)
#define rd_fir_pre_8()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd314,10,10,__ERR)
#define wr_fir_pre_8(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd314,0x003f,0,wr_val)
#define rd_fir_pre_9()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd314,4,10,__ERR)
#define wr_fir_pre_9(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd314,0x0fc0,6,wr_val)
#define rd_fir_pre_10()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd315,10,10,__ERR)
#define wr_fir_pre_10(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd315,0x003f,0,wr_val)
#define rd_reg_main_post1pre_default()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd316,10,10,__ERR)
#define wr_reg_main_post1pre_default(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd316,0x003f,0,wr_val)
#define rd_reg_main_cs()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd316,7,13,__ERR)
#define wr_reg_main_cs(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd316,0x01c0,6,wr_val)
#define rd_reg_en_main()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd316,6,15,__ERR)
#define wr_reg_en_main(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd316,0x0200,9,wr_val)
#define rd_reg_ovrd()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd317,15,15,__ERR)
#define wr_reg_ovrd(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd317,0x0001,0,wr_val)
#define rd_fir_post_extent_0()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd320,1,1,__ERR)
#define wr_fir_post_extent_0(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd320,0x7fff,0,wr_val)
#define rd_fir_post_extent_1()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd321,1,1,__ERR)
#define wr_fir_post_extent_1(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd321,0x7fff,0,wr_val)
#define rd_fir_post_extent_2()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd322,1,1,__ERR)
#define wr_fir_post_extent_2(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd322,0x7fff,0,wr_val)
#define rd_fir_post_extent_3()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd323,1,1,__ERR)
#define wr_fir_post_extent_3(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd323,0x7fff,0,wr_val)
#define rd_fir_post_extent_4()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd324,1,1,__ERR)
#define wr_fir_post_extent_4(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd324,0x7fff,0,wr_val)
#define rd_fir_post_extent_5()                                  _merlin7_pcieg3_pmd_rde_field(sa__, 0xd325,1,1,__ERR)
#define wr_fir_post_extent_5(wr_val)                            merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd325,0x7fff,0,wr_val)
#define rd_fir_post_0()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd330,1,1,__ERR)
#define wr_fir_post_0(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd330,0x7fff,0,wr_val)
#define rd_fir_post_1()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd331,1,1,__ERR)
#define wr_fir_post_1(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd331,0x7fff,0,wr_val)
#define rd_fir_post_2()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd332,1,1,__ERR)
#define wr_fir_post_2(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd332,0x7fff,0,wr_val)
#define rd_fir_post_3()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd333,1,1,__ERR)
#define wr_fir_post_3(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd333,0x7fff,0,wr_val)
#define rd_fir_post_4()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd334,1,1,__ERR)
#define wr_fir_post_4(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd334,0x7fff,0,wr_val)
#define rd_fir_post_5()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd335,1,1,__ERR)
#define wr_fir_post_5(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd335,0x7fff,0,wr_val)
#define rd_fir_post_6()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd336,1,1,__ERR)
#define wr_fir_post_6(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd336,0x7fff,0,wr_val)
#define rd_fir_post_7()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd337,1,1,__ERR)
#define wr_fir_post_7(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd337,0x7fff,0,wr_val)
#define rd_fir_post_8()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd338,1,1,__ERR)
#define wr_fir_post_8(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd338,0x7fff,0,wr_val)
#define rd_fir_post_9()                                         _merlin7_pcieg3_pmd_rde_field(sa__, 0xd339,1,1,__ERR)
#define wr_fir_post_9(wr_val)                                   merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd339,0x7fff,0,wr_val)
#define rd_fir_post_10()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd33a,1,1,__ERR)
#define wr_fir_post_10(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd33a,0x7fff,0,wr_val)
#define rd_fir_post_11()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd33b,1,1,__ERR)
#define wr_fir_post_11(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd33b,0x7fff,0,wr_val)
#define rd_fir_post_12()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd33c,1,1,__ERR)
#define wr_fir_post_12(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd33c,0x7fff,0,wr_val)
#define rd_fir_post_13()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd33d,1,1,__ERR)
#define wr_fir_post_13(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd33d,0x7fff,0,wr_val)
#define rd_fir_post_14()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd33e,1,1,__ERR)
#define wr_fir_post_14(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd33e,0x7fff,0,wr_val)
#define rd_fir_post_15()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd340,1,1,__ERR)
#define wr_fir_post_15(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd340,0x7fff,0,wr_val)
#define rd_fir_post_16()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd341,1,1,__ERR)
#define wr_fir_post_16(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd341,0x7fff,0,wr_val)
#define rd_fir_post_17()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd342,1,1,__ERR)
#define wr_fir_post_17(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd342,0x7fff,0,wr_val)
#define rd_fir_post_18()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd343,1,1,__ERR)
#define wr_fir_post_18(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd343,0x7fff,0,wr_val)
#define rd_fir_post_19()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd344,1,1,__ERR)
#define wr_fir_post_19(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd344,0x7fff,0,wr_val)
#define rd_fir_post_20()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd345,1,1,__ERR)
#define wr_fir_post_20(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd345,0x7fff,0,wr_val)
#define rd_fir_post_21()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd346,1,1,__ERR)
#define wr_fir_post_21(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd346,0x7fff,0,wr_val)
#define rd_fir_post_22()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd347,1,1,__ERR)
#define wr_fir_post_22(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd347,0x7fff,0,wr_val)
#define rd_fir_post_23()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd348,1,1,__ERR)
#define wr_fir_post_23(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd348,0x7fff,0,wr_val)
#define rd_fir_post_24()                                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd349,1,1,__ERR)
#define wr_fir_post_24(wr_val)                                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd349,0x7fff,0,wr_val)
#define rd_pre_post1pre_default()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd34a,10,10,__ERR)
#define wr_pre_post1pre_default(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd34a,0x003f,0,wr_val)
#define rd_post1_post1pre_default()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd34a,4,10,__ERR)
#define wr_post1_post1pre_default(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd34a,0x0fc0,6,wr_val)
#define rd_fir_pre_extent_0()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd350,10,10,__ERR)
#define wr_fir_pre_extent_0(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd350,0x003f,0,wr_val)
#define rd_fir_pre_extent_1()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd351,10,10,__ERR)
#define wr_fir_pre_extent_1(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd351,0x003f,0,wr_val)
#define rd_fir_pre_extent_2()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd352,10,10,__ERR)
#define wr_fir_pre_extent_2(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd352,0x003f,0,wr_val)
#define rd_fir_pre_extent_3()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd353,10,10,__ERR)
#define wr_fir_pre_extent_3(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd353,0x003f,0,wr_val)
#define rd_fir_pre_extent_4()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd354,10,10,__ERR)
#define wr_fir_pre_extent_4(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd354,0x003f,0,wr_val)
#define rd_fir_pre_extent_5()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd355,10,10,__ERR)
#define wr_fir_pre_extent_5(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd355,0x003f,0,wr_val)
#define rdex_gloopback()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,7,15,__ERR)
#define rdex_dig2ana_tx_ElecIdle()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,9,15,__ERR)
#define rdex_setTxCnxTest()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,10,15,__ERR)
#define rdex_dig2ana_tx_setTxCnxTest()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,11,15,__ERR)
#define rdex_rxCnxDetect()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,12,15,__ERR)
#define rdex_ana2dig_tx_rxCnxDetect()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,13,15,__ERR)
#define rdex_rltxferr_stky()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,14,15,__ERR)
#define rdex_txpll_lock()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5000,15,15,__ERR)
#define rdex_mdata0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5002,__ERR)
#define wrex_mdata0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x5002,wr_val)
#define rdex_mdata1()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5003,__ERR)
#define wrex_mdata1(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x5003,wr_val)
#define rdex_eq_coeff()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5005,__ERR)
#define rdex_mdio_force_SM()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,0,15,__ERR)
#define wrex_mdio_force_SM(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x8000,15,wr_val)
#define rdex_L0s_test_SM()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,1,15,__ERR)
#define wrex_L0s_test_SM(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x4000,14,wr_val)
#define rdex_setTxCnxTest_SM()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,2,15,__ERR)
#define wrex_setTxCnxTest_SM(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x2000,13,wr_val)
#define rdex_mdio_tx_ElecIdle()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,3,15,__ERR)
#define wrex_mdio_tx_ElecIdle(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x1000,12,wr_val)
#define rdex_fts_en_SM()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,5,15,__ERR)
#define wrex_fts_en_SM(wr_val)                                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0400,10,wr_val)
#define rdex_gloopOutDis_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,6,15,__ERR)
#define wrex_gloopOutDis_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0200,9,wr_val)
#define rdex_prbs_enb_r()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,7,15,__ERR)
#define wrex_prbs_enb_r(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0100,8,wr_val)
#define rdex_pkt_en_r()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,8,15,__ERR)
#define wrex_pkt_en_r(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0080,7,wr_val)
#define rdex_pkt_strt_r()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,9,15,__ERR)
#define wrex_pkt_strt_r(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0040,6,wr_val)
#define rdex_txpol_flip()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,10,15,__ERR)
#define wrex_txpol_flip(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0020,5,wr_val)
#define rdex_force_disError_SM()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,11,15,__ERR)
#define wrex_force_disError_SM(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0010,4,wr_val)
#define rdex_eden_r()                                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,12,15,__ERR)
#define wrex_eden_r(wr_val)                                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0008,3,wr_val)
#define rdex_eden_force_r()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,13,15,__ERR)
#define wrex_eden_force_r(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0004,2,wr_val)
#define rdex_txpat_seq_en_SM()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,14,15,__ERR)
#define wrex_txpat_seq_en_SM(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0002,1,wr_val)
#define rdex_tx_mdata_en_SM()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5001,15,15,__ERR)
#define wrex_tx_mdata_en_SM(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5001,0x0001,0,wr_val)
#define rdex_txTestMuxSelect()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,0,13,__ERR)
#define wrex_txTestMuxSelect(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0xe000,13,wr_val)
#define rdex_rlfifo_tstsel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,3,13,__ERR)
#define wrex_rlfifo_tstsel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x1c00,10,wr_val)
#define rdex_prbs_seed_ld()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,6,15,__ERR)
#define wrex_prbs_seed_ld(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0200,9,wr_val)
#define rdex_L0s_timer_ld()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,7,15,__ERR)
#define wrex_L0s_timer_ld(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0100,8,wr_val)
#define rdex_pktBurst_en()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,8,15,__ERR)
#define wrex_pktBurst_en(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0080,7,wr_val)
#define rdex_pktRndm_en()                                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,9,15,__ERR)
#define wrex_pktRndm_en(wr_val)                                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0040,6,wr_val)
#define rdex_ipgLngth()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,10,14,__ERR)
#define wrex_ipgLngth(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0030,4,wr_val)
#define rdex_rxCnxDetect_r()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,12,15,__ERR)
#define wrex_rxCnxDetect_r(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0008,3,wr_val)
#define rdex_rxCnxDetect_force_r()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,13,15,__ERR)
#define wrex_rxCnxDetect_force_r(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0004,2,wr_val)
#define rdex_pre_emph_stair_rev_en()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,14,15,__ERR)
#define wrex_pre_emph_stair_rev_en(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0002,1,wr_val)
#define rdex_mdio_txmargin_SM()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5006,15,15,__ERR)
#define wrex_mdio_txmargin_SM(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5006,0x0001,0,wr_val)
#define rdex_tx_delay_fall_G1()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5007,0,13,__ERR)
#define wrex_tx_delay_fall_G1(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5007,0xe000,13,wr_val)
#define rdex_rloop_delay_fall_G1()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5007,3,11,__ERR)
#define wrex_rloop_delay_fall_G1(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5007,0x1f00,8,wr_val)
#define rdex_tx_delay_rise_G1()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5007,8,13,__ERR)
#define wrex_tx_delay_rise_G1(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5007,0x00e0,5,wr_val)
#define rdex_rloop_delay_rise_G1()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5007,11,11,__ERR)
#define wrex_rloop_delay_rise_G1(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5007,0x001f,0,wr_val)
#define rdex_tx_delay_fall_G2()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5008,0,13,__ERR)
#define wrex_tx_delay_fall_G2(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5008,0xe000,13,wr_val)
#define rdex_rloop_delay_fall_G2()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5008,3,11,__ERR)
#define wrex_rloop_delay_fall_G2(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5008,0x1f00,8,wr_val)
#define rdex_tx_delay_rise_G2()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5008,8,13,__ERR)
#define wrex_tx_delay_rise_G2(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5008,0x00e0,5,wr_val)
#define rdex_rloop_delay_rise_G2()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5008,11,11,__ERR)
#define wrex_rloop_delay_rise_G2(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5008,0x001f,0,wr_val)
#define rdex_tx_delay_fall_G3()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5009,0,13,__ERR)
#define wrex_tx_delay_fall_G3(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5009,0xe000,13,wr_val)
#define rdex_rloop_delay_fall_G3()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5009,3,11,__ERR)
#define wrex_rloop_delay_fall_G3(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5009,0x1f00,8,wr_val)
#define rdex_tx_delay_rise_G3()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5009,8,13,__ERR)
#define wrex_tx_delay_rise_G3(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5009,0x00e0,5,wr_val)
#define rdex_rloop_delay_rise_G3()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x5009,11,11,__ERR)
#define wrex_rloop_delay_rise_G3(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x5009,0x001f,0,wr_val)
#define rdex_rising_half_G3()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500a,10,15,__ERR)
#define wrex_rising_half_G3(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500a,0x0020,5,wr_val)
#define rdex_falling_half_G3()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500a,11,15,__ERR)
#define wrex_falling_half_G3(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500a,0x0010,4,wr_val)
#define rdex_rising_half_G2()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500a,12,15,__ERR)
#define wrex_rising_half_G2(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500a,0x0008,3,wr_val)
#define rdex_falling_half_G2()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500a,13,15,__ERR)
#define wrex_falling_half_G2(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500a,0x0004,2,wr_val)
#define rdex_rising_half_G1()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500a,14,15,__ERR)
#define wrex_rising_half_G1(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500a,0x0002,1,wr_val)
#define rdex_falling_half_G1()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500a,15,15,__ERR)
#define wrex_falling_half_G1(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500a,0x0001,0,wr_val)
#define rdex_tx_g3_ei_fifo_rst_cya()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500b,0,15,__ERR)
#define wrex_tx_g3_ei_fifo_rst_cya(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500b,0x8000,15,wr_val)
#define rdex_tx_g3f_tm_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500b,11,13,__ERR)
#define wrex_tx_g3f_tm_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500b,0x001c,2,wr_val)
#define rdex_tx_g3f_sw_rst()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500b,14,15,__ERR)
#define wrex_tx_g3f_sw_rst(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500b,0x0002,1,wr_val)
#define rdex_tx_g3f_afrst_en()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500b,15,15,__ERR)
#define wrex_tx_g3f_afrst_en(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0x500b,0x0001,0,wr_val)
#define rdex_tx_g3f_afrst()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500c,13,15,__ERR)
#define rdex_tx_g3f_unflow()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500c,14,15,__ERR)
#define rdex_tx_g3f_ovflow()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0x500c,15,15,__ERR)
#define rd_txfir_post2()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd110,12,12,__ERR)
#define wr_txfir_post2(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd110,0x000f,0,wr_val)
#define rd_convert_taps_to_afe_error()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd111,9,15,__ERR)
#define wr_convert_taps_to_afe_error(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd111,0x0040,6,wr_val)
#define rd_convert_taps_to_afe_int_en()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd111,10,15,__ERR)
#define wr_convert_taps_to_afe_int_en(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd111,0x0020,5,wr_val)
#define rd_convert_taps_to_afe()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd111,11,15,__ERR)
#define wr_convert_taps_to_afe(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd111,0x0010,4,wr_val)
#define rd_tx_disable_output_sel()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd111,12,14,__ERR)
#define wr_tx_disable_output_sel(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd111,0x000c,2,wr_val)
#define rd_sdk_tx_disable()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd111,15,15,__ERR)
#define wr_sdk_tx_disable(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd111,0x0001,0,wr_val)
#define rd_tx_elec_idle_status()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd112,14,15,__ERR)
#define rd_tx_disable_status()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd112,15,15,__ERR)
#define rd_tx_eee_alert_en()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,0,15,__ERR)
#define wr_tx_eee_alert_en(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x8000,15,wr_val)
#define rd_tx_eee_quiet_en()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,1,15,__ERR)
#define wr_tx_eee_quiet_en(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x4000,14,wr_val)
#define rd_tx_disable_timer_ctrl()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,6,10,__ERR)
#define wr_tx_disable_timer_ctrl(wr_val)                        _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x03f0,4,wr_val)
#define rd_pmd_tx_disable_pkill()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,12,15,__ERR)
#define wr_pmd_tx_disable_pkill(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x0008,3,wr_val)
#define rd_dp_reset_tx_disable_dis()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,13,15,__ERR)
#define wr_dp_reset_tx_disable_dis(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x0004,2,wr_val)
#define rd_tx_disable_trigger()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,14,15,__ERR)
#define wr_tx_disable_trigger(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x0002,1,wr_val)
#define rd_micro_tx_disable()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd113,15,15,__ERR)
#define wr_micro_tx_disable(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd113,0x0001,0,wr_val)
#define rd_txfir_dc_level_post2_2x_1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,8,15,__ERR)
#define wr_txfir_dc_level_post2_2x_1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0080,7,wr_val)
#define rd_txfir_post2_post2_2x_1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,9,15,__ERR)
#define wr_txfir_post2_post2_2x_1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0040,6,wr_val)
#define rd_txfir_dc_level_post2_2x_0()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,10,15,__ERR)
#define wr_txfir_dc_level_post2_2x_0(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0020,5,wr_val)
#define rd_txfir_post2_post2_2x_0()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,11,15,__ERR)
#define wr_txfir_post2_post2_2x_0(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0010,4,wr_val)
#define rd_txfir_dc_level_post2_1x_1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,12,15,__ERR)
#define wr_txfir_dc_level_post2_1x_1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0008,3,wr_val)
#define rd_txfir_post2_post2_1x_1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,13,15,__ERR)
#define wr_txfir_post2_post2_1x_1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0004,2,wr_val)
#define rd_txfir_dc_level_post2_1x_0()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,14,15,__ERR)
#define wr_txfir_dc_level_post2_1x_0(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0002,1,wr_val)
#define rd_txfir_post2_post2_1x_0()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11b,15,15,__ERR)
#define wr_txfir_post2_post2_1x_0(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11b,0x0001,0,wr_val)
#define rd_txfir_dc_level_post1pre_1x_0()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,1,15,__ERR)
#define wr_txfir_dc_level_post1pre_1x_0(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x4000,14,wr_val)
#define rd_txfir_post1_post1pre_1x_0()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,2,15,__ERR)
#define wr_txfir_post1_post1pre_1x_0(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x2000,13,wr_val)
#define rd_txfir_pre_post1pre_1x_0()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,3,15,__ERR)
#define wr_txfir_pre_post1pre_1x_0(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x1000,12,wr_val)
#define rd_txfir_dc_level_post1_2x_2()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,6,15,__ERR)
#define wr_txfir_dc_level_post1_2x_2(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0200,9,wr_val)
#define rd_txfir_post1_post1_2x_2()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,7,15,__ERR)
#define wr_txfir_post1_post1_2x_2(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0100,8,wr_val)
#define rd_txfir_dc_level_post1_2x_1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,8,15,__ERR)
#define wr_txfir_dc_level_post1_2x_1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0080,7,wr_val)
#define rd_txfir_post1_post1_2x_1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,9,15,__ERR)
#define wr_txfir_post1_post1_2x_1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0040,6,wr_val)
#define rd_txfir_dc_level_post1_2x_0()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,10,15,__ERR)
#define wr_txfir_dc_level_post1_2x_0(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0020,5,wr_val)
#define rd_txfir_post1_post1_2x_0()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,11,15,__ERR)
#define wr_txfir_post1_post1_2x_0(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0010,4,wr_val)
#define rd_txfir_dc_level_post1_1x_1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,12,15,__ERR)
#define wr_txfir_dc_level_post1_1x_1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0008,3,wr_val)
#define rd_txfir_post1_post1_1x_1()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,13,15,__ERR)
#define wr_txfir_post1_post1_1x_1(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0004,2,wr_val)
#define rd_txfir_dc_level_post1_1x_0()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,14,15,__ERR)
#define wr_txfir_dc_level_post1_1x_0(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0002,1,wr_val)
#define rd_txfir_post1_post1_1x_0()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11c,15,15,__ERR)
#define wr_txfir_post1_post1_1x_0(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11c,0x0001,0,wr_val)
#define rd_txfir_dc_level_post1pre_2x_3()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,1,15,__ERR)
#define wr_txfir_dc_level_post1pre_2x_3(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x4000,14,wr_val)
#define rd_txfir_post1_post1pre_2x_3()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,2,15,__ERR)
#define wr_txfir_post1_post1pre_2x_3(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x2000,13,wr_val)
#define rd_txfir_pre_post1pre_2x_3()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,3,15,__ERR)
#define wr_txfir_pre_post1pre_2x_3(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x1000,12,wr_val)
#define rd_txfir_dc_level_post1pre_2x_2()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,4,15,__ERR)
#define wr_txfir_dc_level_post1pre_2x_2(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0800,11,wr_val)
#define rd_txfir_post1_post1pre_2x_2()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,5,15,__ERR)
#define wr_txfir_post1_post1pre_2x_2(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0400,10,wr_val)
#define rd_txfir_pre_post1pre_2x_2()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,6,15,__ERR)
#define wr_txfir_pre_post1pre_2x_2(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0200,9,wr_val)
#define rd_txfir_dc_level_post1pre_2x_1()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,7,15,__ERR)
#define wr_txfir_dc_level_post1pre_2x_1(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0100,8,wr_val)
#define rd_txfir_post1_post1pre_2x_1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,8,15,__ERR)
#define wr_txfir_post1_post1pre_2x_1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0080,7,wr_val)
#define rd_txfir_pre_post1pre_2x_1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,9,15,__ERR)
#define wr_txfir_pre_post1pre_2x_1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0040,6,wr_val)
#define rd_txfir_dc_level_post1pre_2x_0()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,10,15,__ERR)
#define wr_txfir_dc_level_post1pre_2x_0(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0020,5,wr_val)
#define rd_txfir_post1_post1pre_2x_0()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,11,15,__ERR)
#define wr_txfir_post1_post1pre_2x_0(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0010,4,wr_val)
#define rd_txfir_pre_post1pre_2x_0()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,12,15,__ERR)
#define wr_txfir_pre_post1pre_2x_0(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0008,3,wr_val)
#define rd_txfir_dc_level_post1pre_1x_1()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,13,15,__ERR)
#define wr_txfir_dc_level_post1pre_1x_1(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0004,2,wr_val)
#define rd_txfir_post1_post1pre_1x_1()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,14,15,__ERR)
#define wr_txfir_post1_post1pre_1x_1(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0002,1,wr_val)
#define rd_txfir_pre_post1pre_1x_1()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11d,15,15,__ERR)
#define wr_txfir_pre_post1pre_1x_1(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11d,0x0001,0,wr_val)
#define rd_txfir_dc_level_2x_1()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11e,12,15,__ERR)
#define wr_txfir_dc_level_2x_1(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11e,0x0008,3,wr_val)
#define rd_txfir_dc_level_2x_0()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11e,13,15,__ERR)
#define wr_txfir_dc_level_2x_0(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11e,0x0004,2,wr_val)
#define rd_txfir_dc_level_1x()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11e,14,15,__ERR)
#define wr_txfir_dc_level_1x(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11e,0x0002,1,wr_val)
#define rd_txfir_dc_level_0p5x()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd11e,15,15,__ERR)
#define wr_txfir_dc_level_0p5x(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd11e,0x0001,0,wr_val)
#define rd_tx_pi_en()                                           _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,15,15,__ERR)
#define wr_tx_pi_en(wr_val)                                     _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0001,0,wr_val)
#define rd_tx_pi_jitter_filter_en()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,14,15,__ERR)
#define wr_tx_pi_jitter_filter_en(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0002,1,wr_val)
#define rd_tx_pi_ext_ctrl_en()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,13,15,__ERR)
#define wr_tx_pi_ext_ctrl_en(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0004,2,wr_val)
#define rd_tx_pi_freq_override_en()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,12,15,__ERR)
#define wr_tx_pi_freq_override_en(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0008,3,wr_val)
#define rd_tx_pi_sj_gen_en()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,11,15,__ERR)
#define wr_tx_pi_sj_gen_en(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0010,4,wr_val)
#define rd_tx_pi_ssc_gen_en()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,10,15,__ERR)
#define wr_tx_pi_ssc_gen_en(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0020,5,wr_val)
#define rd_tx_pi_jit_ssc_freq_mode()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,9,15,__ERR)
#define wr_tx_pi_jit_ssc_freq_mode(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0040,6,wr_val)
#define rd_tx_pi_reset_code_dbg()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,8,15,__ERR)
#define wr_tx_pi_reset_code_dbg(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0080,7,wr_val)
#define rd_tx_pi_second_order_loop_en()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,7,15,__ERR)
#define wr_tx_pi_second_order_loop_en(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0100,8,wr_val)
#define rd_tx_pi_first_order_bwsel_integ()                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,4,14,__ERR)
#define wr_tx_pi_first_order_bwsel_integ(wr_val)                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x0c00,10,wr_val)
#define rd_tx_pi_second_order_bwsel_integ()                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,2,14,__ERR)
#define wr_tx_pi_second_order_bwsel_integ(wr_val)               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x3000,12,wr_val)
#define rd_tx_pi_frc_phase_step_mux_sel()                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd070,0,15,__ERR)
#define wr_tx_pi_frc_phase_step_mux_sel(wr_val)                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd070,0x8000,15,wr_val)
#define rd_tx_pi_freq_override_val()                            _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd071,1,1,__ERR)
#define wr_tx_pi_freq_override_val(wr_val)                      merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd071,0x7fff,0,wr_val)
#define rd_tx_pi_jit_freq_idx()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd072,10,10,__ERR)
#define wr_tx_pi_jit_freq_idx(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd072,0x003f,0,wr_val)
#define rd_tx_pi_jit_amp()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd072,2,10,__ERR)
#define wr_tx_pi_jit_amp(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd072,0x3f00,8,wr_val)
#define rd_tx_pi_phase_override()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd073,15,15,__ERR)
#define wr_tx_pi_phase_override(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd073,0x0001,0,wr_val)
#define rd_tx_pi_phase_strobe()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd073,14,15,__ERR)
#define wr_tx_pi_phase_strobe(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd073,0x0002,1,wr_val)
#define rd_tx_pi_phase_step_dir()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd073,13,15,__ERR)
#define wr_tx_pi_phase_step_dir(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd073,0x0004,2,wr_val)
#define rd_tx_pi_phase_invert()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd073,11,15,__ERR)
#define wr_tx_pi_phase_invert(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd073,0x0010,4,wr_val)
#define rd_tx_pi_phase_step_num()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd073,4,12,__ERR)
#define wr_tx_pi_phase_step_num(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd073,0x0f00,8,wr_val)
#define rd_tx_pi_ext_phase_bwsel_integ()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd073,1,13,__ERR)
#define wr_tx_pi_ext_phase_bwsel_integ(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd073,0x7000,12,wr_val)
#define rd_tx_pi_frz_frc()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd074,15,15,__ERR)
#define wr_tx_pi_frz_frc(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd074,0x0001,0,wr_val)
#define rd_tx_pi_frz_frc_val()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd074,14,15,__ERR)
#define wr_tx_pi_frz_frc_val(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd074,0x0002,1,wr_val)
#define rd_tx_pi_frz_mode()                                     _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd074,13,15,__ERR)
#define wr_tx_pi_frz_mode(wr_val)                               _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd074,0x0004,2,wr_val)
#define rd_tx_pi_hs_fifo_phserr_invert()                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,14,15,__ERR)
#define wr_tx_pi_hs_fifo_phserr_invert(wr_val)                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0002,1,wr_val)
#define rd_tx_pi_repeater_mode_en()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,13,15,__ERR)
#define wr_tx_pi_repeater_mode_en(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0004,2,wr_val)
#define rd_tx_pi_ext_pd_sel()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,12,15,__ERR)
#define wr_tx_pi_ext_pd_sel(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0008,3,wr_val)
#define rd_afe_tx_fifo_resetb()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,7,15,__ERR)
#define wr_afe_tx_fifo_resetb(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0100,8,wr_val)
#define rd_afe_tx_fifo_resetb_frc_on()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,6,15,__ERR)
#define wr_afe_tx_fifo_resetb_frc_on(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0200,9,wr_val)
#define rd_tx_pi_pd_bypass_flt()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,5,15,__ERR)
#define wr_tx_pi_pd_bypass_flt(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0400,10,wr_val)
#define rd_tx_pi_pd_bypass_vco()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd075,4,15,__ERR)
#define wr_tx_pi_pd_bypass_vco(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd075,0x0800,11,wr_val)
#define rd_tx_pi_phase_cntr()                                   _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd078,9,9,__ERR)
#define rd_tx_pi_integ1_reg()                                   _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd079,2,2,__ERR)
#define rd_tx_pi_integ2_reg()                                   _merlin7_pcieg3_pmd_rde_field_signed(sa__, 0xd07a,1,1,__ERR)
#define rd_tx_pi_phase_err()                                    _merlin7_pcieg3_pmd_rde_field_signed_byte(sa__, 0xd07b,10,10,__ERR)
#define rd_st_afe_tx_fifo_resetb()                              _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd07c,14,15,__ERR)
#define rd_tx_pi_hs_fifo_phserr()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd07c,15,15,__ERR)
#define rd_tx_fifo_ovfb_fall_edge_lh()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd07d,14,15,__ERR)
#define rd_tx_fifo_ovfb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd07d,15,15,__ERR)
#define rd_ana_tca_power_on_frc()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a0,9,15,__ERR)
#define wr_ana_tca_power_on_frc(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a0,0x0040,6,wr_val)
#define rd_tca_done_frc_val()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a0,10,15,__ERR)
#define wr_tca_done_frc_val(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a0,0x0020,5,wr_val)
#define rd_tca_done_frc()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a0,11,15,__ERR)
#define wr_tca_done_frc(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a0,0x0010,4,wr_val)
#define rd_tca_timer_sel()                                      _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a0,12,14,__ERR)
#define wr_tca_timer_sel(wr_val)                                _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a0,0x000c,2,wr_val)
#define rd_tca_restart()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a0,14,15,__ERR)
#define wr_tca_restart(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a0,0x0002,1,wr_val)
#define rd_tca_disable()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a0,15,15,__ERR)
#define wr_tca_disable(wr_val)                                  _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a0,0x0001,0,wr_val)
#define rd_tca_wait_timer()                                     _merlin7_pcieg3_pmd_rde_field(sa__, 0xd2a1,2,2,__ERR)
#define wr_tca_wait_timer(wr_val)                               merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd2a1,0x3fff,0,wr_val)
#define rd_tca_coarse_timer()                                   _merlin7_pcieg3_pmd_rde_field(sa__, 0xd2a2,2,2,__ERR)
#define wr_tca_coarse_timer(wr_val)                             merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd2a2,0x3fff,0,wr_val)
#define rd_tca_fine_timer()                                     _merlin7_pcieg3_pmd_rde_field(sa__, 0xd2a3,2,2,__ERR)
#define wr_tca_fine_timer(wr_val)                               merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd2a3,0x3fff,0,wr_val)
#define rd_phserr_win_coarse()                                  _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a4,0,9,__ERR)
#define wr_phserr_win_coarse(wr_val)                            _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a4,0xfe00,9,wr_val)
#define rd_phserr_win_fine()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a4,7,9,__ERR)
#define wr_phserr_win_fine(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a4,0x01fc,2,wr_val)
#define rd_fine_done_by_timer()                                 _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a4,14,15,__ERR)
#define wr_fine_done_by_timer(wr_val)                           _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a4,0x0002,1,wr_val)
#define rd_coarse_done_by_timer()                               _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a4,15,15,__ERR)
#define wr_coarse_done_by_timer(wr_val)                         _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a4,0x0001,0,wr_val)
#define rd_tx_pi_offset_en()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a5,0,15,__ERR)
#define wr_tx_pi_offset_en(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a5,0x8000,15,wr_val)
#define rd_tx_pi_offset_dir()                                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a5,1,15,__ERR)
#define wr_tx_pi_offset_dir(wr_val)                             _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a5,0x4000,14,wr_val)
#define rd_tx_pi_shift_num()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a5,2,12,__ERR)
#define wr_tx_pi_shift_num(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd2a5,0x3c00,10,wr_val)
#define rd_tx_pi_offset_num()                                   _merlin7_pcieg3_pmd_rde_field(sa__, 0xd2a5,6,6,__ERR)
#define wr_tx_pi_offset_num(wr_val)                             merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd2a5,0x03ff,0,wr_val)
#define rd_tca_state()                                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd2a6,13,13,__ERR)
#define rd_tx_osr_mode_frc()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd190,0,15,__ERR)
#define wr_tx_osr_mode_frc(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd190,0x8000,15,wr_val)
#define rd_tx_osr_mode_frc_val()                                _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd190,12,12,__ERR)
#define wr_tx_osr_mode_frc_val(wr_val)                          _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd190,0x000f,0,wr_val)
#define rd_tx_ln_dp_s_rstb()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd191,15,15,__ERR)
#define wr_tx_ln_dp_s_rstb(wr_val)                              _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd191,0x0001,0,wr_val)
#define rd_tx_ln_s_rstb()                                       _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd19e,15,15,__ERR)
#define wr_tx_ln_s_rstb(wr_val)                                 _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd19e,0x0001,0,wr_val)
#define rd_pmd_ln_tx_dp_h_rstb_pkill()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd193,14,15,__ERR)
#define wr_pmd_ln_tx_dp_h_rstb_pkill(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd193,0x0002,1,wr_val)
#define rd_pmd_ln_tx_h_rstb_pkill()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd193,15,15,__ERR)
#define wr_pmd_ln_tx_h_rstb_pkill(wr_val)                       _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd193,0x0001,0,wr_val)
#define rd_tx_uc_ack_lane_dp_reset()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd195,14,15,__ERR)
#define wr_tx_uc_ack_lane_dp_reset(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd195,0x0002,1,wr_val)
#define rd_tx_uc_ack_lane_cfg_done()                            _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd195,15,15,__ERR)
#define wr_tx_uc_ack_lane_cfg_done(wr_val)                      _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd195,0x0001,0,wr_val)
#define rd_tx_lane_dp_reset_state()                             _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd199,13,13,__ERR)
#define rd_tx_lane_reg_reset_occurred()                         _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd196,15,15,__ERR)
#define wr_tx_lane_reg_reset_occurred(wr_val)                   _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd196,0x0001,0,wr_val)
#define rd_tx_multicast_mask_control()                          _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd19a,15,15,__ERR)
#define wr_tx_multicast_mask_control(wr_val)                    _merlin7_pcieg3_pmd_mwr_reg_byte(sa__, 0xd19a,0x0001,0,wr_val)
#define rd_tx_multicast_mask_control_status()                   _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd19b,11,15,__ERR)
#define rd_tx_osr_mode()                                        _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd19b,12,12,__ERR)
#define rd_tx_osr_mode_pin()                                    _merlin7_pcieg3_pmd_rde_field_byte(sa__, 0xd19c,12,12,__ERR)
#define rdc_txcom_cl72_max_wait_timer_period()                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd130,__ERR)
#define wrc_txcom_cl72_max_wait_timer_period(wr_val)            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd130,wr_val)
#define rdc_txcom_cl72_wait_cntr_limit()                        _merlin7_pcieg3_pmd_rde_field(sa__, 0xd131,7,7,__ERR)
#define wrc_txcom_cl72_wait_cntr_limit(wr_val)                  merlin7_pcieg3_pmd_mwr_reg(sa__, 0xd131,0x01ff,0,wr_val)

#define reg_rd_AMS_RX_RX_CTRL_0()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd090,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_0(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd090,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_1()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd091,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_1(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd091,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_2()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd092,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_2(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd092,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_3()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd093,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_3(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd093,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_4()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd094,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_4(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd094,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_5()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd095,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_5(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd095,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_6()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd096,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_6(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd096,wr_val)
#define reg_rd_AMS_RX_RX_CTRL_7()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd097,__ERR)
#define reg_wr_AMS_RX_RX_CTRL_7(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd097,wr_val)
#define reg_rd_AMS_RX_RX_INT()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd098,__ERR)
#define reg_wr_AMS_RX_RX_INT(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd098,wr_val)
#define reg_rd_AMS_RX_RX_STS()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd099,__ERR)
#define reg_wr_AMS_RX_RX_STS(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd099,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_0()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a0,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_0(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a0,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_1()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a1,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_1(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a1,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_2()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a2,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_2(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a2,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_3()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a3,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_3(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a3,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_4()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a4,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_4(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a4,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_5()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a5,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_5(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a5,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_6()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a6,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_6(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a6,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_7()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a7,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_7(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a7,wr_val)
#define reg_rd_AMS_TX_TX_CTRL_8()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a8,__ERR)
#define reg_wr_AMS_TX_TX_CTRL_8(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a8,wr_val)
#define reg_rd_AMS_TX_TX_INT()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0a9,__ERR)
#define reg_wr_AMS_TX_TX_INT(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0a9,wr_val)
#define reg_rd_AMS_TX_TX_STS()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0aa,__ERR)
#define reg_wr_AMS_TX_TX_STS(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0aa,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_0()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b0,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_0(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b0,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_1()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b1,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_1(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b1,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_2()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b2,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_2(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b2,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_3()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b3,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_3(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b3,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_4()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b4,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_4(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b4,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_5()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b5,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_5(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b5,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_6()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b6,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_6(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b6,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_7()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b7,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_7(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b7,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_8()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b8,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_8(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b8,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_9()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0b9,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_9(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0b9,wr_val)
#define reg_rdc_AMS_COM_PLL_CTRL_10()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0ba,__ERR)
#define reg_wrc_AMS_COM_PLL_CTRL_10(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0ba,wr_val)
#define reg_rdc_AMS_COM_PLL_INT()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0be,__ERR)
#define reg_wrc_AMS_COM_PLL_INT(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0be,wr_val)
#define reg_rdc_AMS_COM_PLL_STS()                                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0bf,__ERR)
#define reg_wrc_AMS_COM_PLL_STS(wr_val)                                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0bf,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_0()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd150,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_0(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd150,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_1()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd151,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_1(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd151,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_2()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd152,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_2(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd152,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_3()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd153,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_3(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd153,wr_val)
#define reg_rdc_DIG_COM_REVID0()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f0,__ERR)
#define reg_wrc_DIG_COM_REVID0(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f0,wr_val)
#define reg_rdc_DIG_COM_REVID1()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0fa,__ERR)
#define reg_wrc_DIG_COM_REVID1(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0fa,wr_val)
#define reg_rdc_DIG_COM_REVID2()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0fe,__ERR)
#define reg_wrc_DIG_COM_REVID2(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0fe,wr_val)
#define reg_rdc_DIG_COM_RESET_CONTROL_PMD()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f1,__ERR)
#define reg_wrc_DIG_COM_RESET_CONTROL_PMD(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f1,wr_val)
#define reg_rdc_DIG_COM_RESET_CONTROL_CORE_DP()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f2,__ERR)
#define reg_wrc_DIG_COM_RESET_CONTROL_CORE_DP(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f2,wr_val)
#define reg_rdc_DIG_COM_MASKDATA_REG()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f3,__ERR)
#define reg_wrc_DIG_COM_MASKDATA_REG(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f3,wr_val)
#define reg_rdc_DIG_COM_TOP_USER_CONTROL_0()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f4,__ERR)
#define reg_wrc_DIG_COM_TOP_USER_CONTROL_0(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f4,wr_val)
#define reg_rdc_DIG_COM_UC_ACK_CORE_CONTROL()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f5,__ERR)
#define reg_wrc_DIG_COM_UC_ACK_CORE_CONTROL(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f5,wr_val)
#define reg_rdc_DIG_COM_CORE_DP_RESET_STATE_STATUS()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f8,__ERR)
#define reg_wrc_DIG_COM_CORE_DP_RESET_STATE_STATUS(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f8,wr_val)
#define reg_rdc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL()                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f6,__ERR)
#define reg_wrc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL(wr_val)                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f6,wr_val)
#define reg_rdc_DIG_COM_RST_SEQ_TIMER_CONTROL()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f7,__ERR)
#define reg_wrc_DIG_COM_RST_SEQ_TIMER_CONTROL(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f7,wr_val)
#define reg_rdc_DIG_COM_PMD_CORE_MODE_STATUS()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0f9,__ERR)
#define reg_wrc_DIG_COM_PMD_CORE_MODE_STATUS(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0f9,wr_val)
#define reg_rd_DSC_A_CDR_STATUS_INTEG_REG()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd005,__ERR)
#define reg_wr_DSC_A_CDR_STATUS_INTEG_REG(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd005,wr_val)
#define reg_rd_DSC_A_CDR_STATUS_PHASE_ERROR()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd006,__ERR)
#define reg_wr_DSC_A_CDR_STATUS_PHASE_ERROR(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd006,wr_val)
#define reg_rd_DSC_A_RX_PI_CNT_BIN_D()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd007,__ERR)
#define reg_wr_DSC_A_RX_PI_CNT_BIN_D(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd007,wr_val)
#define reg_rd_DSC_A_RX_PI_CNT_BIN_P()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd008,__ERR)
#define reg_wr_DSC_A_RX_PI_CNT_BIN_P(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd008,wr_val)
#define reg_rd_DSC_A_RX_PI_CNT_BIN_M()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd009,__ERR)
#define reg_wr_DSC_A_RX_PI_CNT_BIN_M(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd009,wr_val)
#define reg_rd_DSC_A_RX_PI_DIFF_BIN()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd00a,__ERR)
#define reg_wr_DSC_A_RX_PI_DIFF_BIN(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd00a,wr_val)
#define reg_rd_DSC_A_CDR_CONTROL_0()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd001,__ERR)
#define reg_wr_DSC_A_CDR_CONTROL_0(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd001,wr_val)
#define reg_rd_DSC_A_CDR_CONTROL_1()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd002,__ERR)
#define reg_wr_DSC_A_CDR_CONTROL_1(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd002,wr_val)
#define reg_rd_DSC_A_CDR_CONTROL_2()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd003,__ERR)
#define reg_wr_DSC_A_CDR_CONTROL_2(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd003,wr_val)
#define reg_rd_DSC_A_TRNSUM_CNTL_5()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd00b,__ERR)
#define reg_wr_DSC_A_TRNSUM_CNTL_5(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd00b,wr_val)
#define reg_rd_DSC_A_RX_PI_CONTROL()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd004,__ERR)
#define reg_wr_DSC_A_RX_PI_CONTROL(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd004,wr_val)
#define reg_rd_DSC_A_DSC_UC_CTRL()                                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd00d,__ERR)
#define reg_wr_DSC_A_DSC_UC_CTRL(wr_val)                                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd00d,wr_val)
#define reg_rd_DSC_A_DSC_SCRATCH()                                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd00e,__ERR)
#define reg_wr_DSC_A_DSC_SCRATCH(wr_val)                                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd00e,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_0()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd010,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_0(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd010,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_1()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd011,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_1(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd011,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_2()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd012,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_2(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd012,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_3()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd013,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_3(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd013,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_4()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd014,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_4(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd014,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_5()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd015,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_5(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd015,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_6()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd016,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_6(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd016,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_7()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd017,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_7(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd017,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_8()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd018,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_8(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd018,wr_val)
#define reg_rd_DSC_B_DSC_SM_CTRL_9()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd019,__ERR)
#define reg_wr_DSC_B_DSC_SM_CTRL_9(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd019,wr_val)
#define reg_rd_DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd01b,__ERR)
#define reg_wr_DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd01b,wr_val)
#define reg_rd_DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd01c,__ERR)
#define reg_wr_DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd01c,wr_val)
#define reg_rd_DSC_B_DSC_SM_STATUS_RESTART()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd01d,__ERR)
#define reg_wr_DSC_B_DSC_SM_STATUS_RESTART(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd01d,wr_val)
#define reg_rd_DSC_B_DSC_SM_STATUS_DSC_STATE()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd01e,__ERR)
#define reg_wr_DSC_B_DSC_SM_STATUS_DSC_STATE(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd01e,wr_val)
#define reg_rd_DSC_B_DSC_SM_STATUS_DSC_LOCK()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd01a,__ERR)
#define reg_wr_DSC_B_DSC_SM_STATUS_DSC_LOCK(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd01a,wr_val)
#define reg_rd_DSC_C_DFE_1_CTL()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd021,__ERR)
#define reg_wr_DSC_C_DFE_1_CTL(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd021,wr_val)
#define reg_rd_DSC_C_DFE_2_CTL()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd022,__ERR)
#define reg_wr_DSC_C_DFE_2_CTL(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd022,wr_val)
#define reg_rd_DSC_C_DFE_3_CTL()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd023,__ERR)
#define reg_wr_DSC_C_DFE_3_CTL(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd023,wr_val)
#define reg_rd_DSC_C_DFE_4_CTL()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd024,__ERR)
#define reg_wr_DSC_C_DFE_4_CTL(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd024,wr_val)
#define reg_rd_DSC_C_DFE_5_CTL()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd025,__ERR)
#define reg_wr_DSC_C_DFE_5_CTL(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd025,wr_val)
#define reg_rd_DSC_C_DFE_PAT_CTL()                                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd026,__ERR)
#define reg_wr_DSC_C_DFE_PAT_CTL(wr_val)                                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd026,wr_val)
#define reg_rd_DSC_C_DFE_COMMON_CTL()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd020,__ERR)
#define reg_wr_DSC_C_DFE_COMMON_CTL(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd020,wr_val)
#define reg_rd_DSC_C_HWTUNE_OVR_OVERRIDE()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd02b,__ERR)
#define reg_wr_DSC_C_HWTUNE_OVR_OVERRIDE(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd02b,wr_val)
#define reg_rd_DSC_C_VGA_CTL()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd02c,__ERR)
#define reg_wr_DSC_C_VGA_CTL(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd02c,wr_val)
#define reg_rd_DSC_C_VGA_PAT_EYEDIAG_CTL()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd02d,__ERR)
#define reg_wr_DSC_C_VGA_PAT_EYEDIAG_CTL(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd02d,wr_val)
#define reg_rd_DSC_C_P1_FRAC_OFFS_CTL()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd02e,__ERR)
#define reg_wr_DSC_C_P1_FRAC_OFFS_CTL(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd02e,wr_val)
#define reg_rd_DSC_C_VGA_P1_MISC_CONTROL()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd027,__ERR)
#define reg_wr_DSC_C_VGA_P1_MISC_CONTROL(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd027,wr_val)
#define reg_rd_DSC_C_SLICER_OFFSET_CONTROL()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd02a,__ERR)
#define reg_wr_DSC_C_SLICER_OFFSET_CONTROL(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd02a,wr_val)
#define reg_rd_DSC_C_DC_SLICER_OFFSET_CTL()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd029,__ERR)
#define reg_wr_DSC_C_DC_SLICER_OFFSET_CTL(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd029,wr_val)
#define reg_rd_DSC_D_TRNSUM_CTL_1()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd030,__ERR)
#define reg_wr_DSC_D_TRNSUM_CTL_1(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd030,wr_val)
#define reg_rd_DSC_D_TRNSUM_CTL_2()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd031,__ERR)
#define reg_wr_DSC_D_TRNSUM_CTL_2(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd031,wr_val)
#define reg_rd_DSC_D_TRNSUM_CTL_3()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd032,__ERR)
#define reg_wr_DSC_D_TRNSUM_CTL_3(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd032,wr_val)
#define reg_rd_DSC_D_TRNSUM_CTL_4()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd033,__ERR)
#define reg_wr_DSC_D_TRNSUM_CTL_4(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd033,wr_val)
#define reg_rd_DSC_D_TRNSUM_STS_1()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd034,__ERR)
#define reg_wr_DSC_D_TRNSUM_STS_1(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd034,wr_val)
#define reg_rd_DSC_D_TRNSUM_STS_2()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd035,__ERR)
#define reg_wr_DSC_D_TRNSUM_STS_2(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd035,wr_val)
#define reg_rd_DSC_D_TRNSUM_STS_3()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd036,__ERR)
#define reg_wr_DSC_D_TRNSUM_STS_3(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd036,wr_val)
#define reg_rd_DSC_D_TRNSUM_STS_4()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd037,__ERR)
#define reg_wr_DSC_D_TRNSUM_STS_4(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd037,wr_val)
#define reg_rd_DSC_D_TRNSUM_STS_5()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd038,__ERR)
#define reg_wr_DSC_D_TRNSUM_STS_5(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd038,wr_val)
#define reg_rd_DSC_D_TRNSUM_STS_6()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd039,__ERR)
#define reg_wr_DSC_D_TRNSUM_STS_6(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd039,wr_val)
#define reg_rd_DSC_D_VGA_P1EYEDIAG_STS()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd03a,__ERR)
#define reg_wr_DSC_D_VGA_P1EYEDIAG_STS(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd03a,wr_val)
#define reg_rd_DSC_D_DFE_1_STS()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd03b,__ERR)
#define reg_wr_DSC_D_DFE_1_STS(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd03b,wr_val)
#define reg_rd_DSC_D_DFE_2_STS()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd03c,__ERR)
#define reg_wr_DSC_D_DFE_2_STS(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd03c,wr_val)
#define reg_rd_DSC_D_DFE_3_4_5_STS()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd03d,__ERR)
#define reg_wr_DSC_D_DFE_3_4_5_STS(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd03d,wr_val)
#define reg_rd_DSC_D_VGA_TAP_BIN()                                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd03e,__ERR)
#define reg_wr_DSC_D_VGA_TAP_BIN(wr_val)                                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd03e,wr_val)
#define reg_rd_DSC_E_CTRL()                                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd040,__ERR)
#define reg_wr_DSC_E_CTRL(wr_val)                                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd040,wr_val)
#define reg_rd_DSC_E_PF_CTRL()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd041,__ERR)
#define reg_wr_DSC_E_PF_CTRL(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd041,wr_val)
#define reg_rd_DSC_E_PF2_LOWP_CTRL()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd042,__ERR)
#define reg_wr_DSC_E_PF2_LOWP_CTRL(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd042,wr_val)
#define reg_rd_DSC_F_DSC_F_DATA_ODD_OFFSET()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd141,__ERR)
#define reg_wr_DSC_F_DSC_F_DATA_ODD_OFFSET(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd141,wr_val)
#define reg_rd_DSC_F_DSC_F_DATA_EVEN_OFFSET()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd142,__ERR)
#define reg_wr_DSC_F_DSC_F_DATA_EVEN_OFFSET(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd142,wr_val)
#define reg_rd_DSC_F_DSC_F_P1_ODD_OFFSET()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd143,__ERR)
#define reg_wr_DSC_F_DSC_F_P1_ODD_OFFSET(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd143,wr_val)
#define reg_rd_DSC_F_DSC_F_P1_EVEN_OFFSET()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd144,__ERR)
#define reg_wr_DSC_F_DSC_F_P1_EVEN_OFFSET(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd144,wr_val)
#define reg_rd_DSC_F_DSC_F_M1_ODD_OFFSET()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd145,__ERR)
#define reg_wr_DSC_F_DSC_F_M1_ODD_OFFSET(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd145,wr_val)
#define reg_rd_DSC_F_DSC_F_M1_EVEN_OFFSET()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd146,__ERR)
#define reg_wr_DSC_F_DSC_F_M1_EVEN_OFFSET(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd146,wr_val)
#define reg_rd_DSC_F_DSC_F_DC_OFFSET()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd147,__ERR)
#define reg_wr_DSC_F_DSC_F_DC_OFFSET(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd147,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_15()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd260,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_15(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd260,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_16()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd261,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_16(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd261,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_17()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd262,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_17(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd262,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_18()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd263,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_18(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd263,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_19()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd264,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_19(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd264,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_20()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd265,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_20(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd265,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_21()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd266,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_21(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd266,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_22()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd267,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_22(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd267,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_23()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd268,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_23(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd268,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_24()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd269,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_24(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd269,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_25()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd26a,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_25(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd26a,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_26()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd26b,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_26(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd26b,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_27()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd26c,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_27(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd26c,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_28()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd26d,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_28(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd26d,wr_val)
#define reg_rd_DSC_G_DSC_SM_CTL_29()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd26e,__ERR)
#define reg_wr_DSC_G_DSC_SM_CTL_29(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd26e,wr_val)
#define reg_rd_DSC_H_DSC_SM_CTL_30()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd270,__ERR)
#define reg_wr_DSC_H_DSC_SM_CTL_30(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd270,wr_val)
#define reg_rd_DSC_H_DSC_SM_CTL_31()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd271,__ERR)
#define reg_wr_DSC_H_DSC_SM_CTL_31(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd271,wr_val)
#define reg_rd_DSC_H_DSC_SM_CTL_32()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd272,__ERR)
#define reg_wr_DSC_H_DSC_SM_CTL_32(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd272,wr_val)
#define reg_rd_DSC_H_DSC_SM_CTL_33()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd273,__ERR)
#define reg_wr_DSC_H_DSC_SM_CTL_33(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd273,wr_val)
#define reg_rd_DSC_H_DSC_SM_CTL_34()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd274,__ERR)
#define reg_wr_DSC_H_DSC_SM_CTL_34(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd274,wr_val)
#define reg_rd_DSC_H_DSC_SM_STATUS_0()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd275,__ERR)
#define reg_wr_DSC_H_DSC_SM_STATUS_0(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd275,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_0()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd280,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_0(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd280,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_1()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd281,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_1(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd281,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_2()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd282,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_2(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd282,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_3()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd283,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_3(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd283,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_4()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd284,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_4(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd284,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_5()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd285,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_5(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd285,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_6()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd286,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_6(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd286,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_7()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd287,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_7(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd287,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_8()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd288,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_8(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd288,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_9()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd289,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_9(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd289,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_10()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28a,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_10(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd28a,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_11()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28b,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_11(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd28b,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_12()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28c,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_12(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd28c,wr_val)
#define reg_rd_DSC_I_RX_HIST_STAT_13()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28d,__ERR)
#define reg_wr_DSC_I_RX_HIST_STAT_13(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd28d,wr_val)
#define reg_rd_DSC_I_RX_HIST_CTRL()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd28e,__ERR)
#define reg_wr_DSC_I_RX_HIST_CTRL(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd28e,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_0()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd290,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_0(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd290,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_1()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd291,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_1(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd291,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_2()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd292,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_2(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd292,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_3()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd293,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_3(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd293,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_4()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd294,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_4(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd294,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_5()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd295,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_5(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd295,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_6()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd296,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_6(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd296,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_7()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd297,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_7(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd297,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_8()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd298,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_8(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd298,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_9()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd299,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_9(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd299,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_10()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd29a,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_10(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd29a,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_11()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd29b,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_11(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd29b,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_12()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd29c,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_12(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd29c,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_13()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd29d,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_13(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd29d,wr_val)
#define reg_rd_DSC_J_DSC_SM_CTL_14()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd29e,__ERR)
#define reg_wr_DSC_J_DSC_SM_CTL_14(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd29e,wr_val)
#define reg_rdc_MDIO_BLK_ADDR_COM_BLK_ADDR()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xffdf,__ERR)
#define reg_wrc_MDIO_BLK_ADDR_COM_BLK_ADDR(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xffdf,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR()                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xffdc,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR(wr_val)                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xffdc,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT()                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xffdd,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT(wr_val)                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xffdd,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_AER()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xffde,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_AER(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xffde,wr_val)
#define reg_rdc_MICRO_A_COM_CLOCK_CONTROL0()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd200,__ERR)
#define reg_wrc_MICRO_A_COM_CLOCK_CONTROL0(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd200,wr_val)
#define reg_rdc_MICRO_A_COM_RESET_CONTROL0()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd201,__ERR)
#define reg_wrc_MICRO_A_COM_RESET_CONTROL0(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd201,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_CONTROL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd202,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_CONTROL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd202,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_STATUS0()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd203,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_STATUS0(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd203,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRADDR_LSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd204,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRADDR_LSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd204,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRADDR_MSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd205,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRADDR_MSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd205,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRDATA_LSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd206,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRDATA_LSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd206,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRDATA_MSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd207,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRDATA_MSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd207,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDADDR_LSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd208,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDADDR_LSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd208,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDADDR_MSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd209,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDADDR_MSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd209,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDDATA_LSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20a,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDDATA_LSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd20a,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDDATA_MSW()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20b,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDDATA_MSW(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd20b,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_CONTROL0()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20c,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_CONTROL0(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd20c,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20d,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd20d,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd20e,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd20e,wr_val)
#define reg_rdc_MICRO_B_COM_PVT_STATUS0()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd210,__ERR)
#define reg_wrc_MICRO_B_COM_PVT_STATUS0(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd210,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_TO_MICRO_MBOX0()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd211,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_TO_MICRO_MBOX0(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd211,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_TO_MICRO_MBOX1()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd212,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_TO_MICRO_MBOX1(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd212,wr_val)
#define reg_rdc_MICRO_B_COM_MICRO_TO_RMI_MBOX0()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd213,__ERR)
#define reg_wrc_MICRO_B_COM_MICRO_TO_RMI_MBOX0(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd213,wr_val)
#define reg_rdc_MICRO_B_COM_MICRO_TO_RMI_MBOX1()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd214,__ERR)
#define reg_wrc_MICRO_B_COM_MICRO_TO_RMI_MBOX1(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd214,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MBOX_CONTROL0()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd215,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MBOX_CONTROL0(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd215,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_AHB_CONTROL1()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd216,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_AHB_CONTROL1(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd216,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_AHB_STATUS1()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd217,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_AHB_STATUS1(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd217,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW()                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd218,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW(wr_val)                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd218,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW()                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd219,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW(wr_val)                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd219,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW()                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd21a,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW(wr_val)                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd21a,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_PVT_CONTROL0()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd21b,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_PVT_CONTROL0(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd21b,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCCONTROL0()                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd220,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCCONTROL0(wr_val)                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd220,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCCONTRO1()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd221,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCCONTRO1(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd221,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCSTATUS0()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd222,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCSTATUS0(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd222,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_ECCSTATUS1()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd223,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_ECCSTATUS1(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd223,wr_val)
#define reg_rdc_MICRO_C_COM_CODE_RAM_TESTIFCONTROL0()                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd224,__ERR)
#define reg_wrc_MICRO_C_COM_CODE_RAM_TESTIFCONTROL0(wr_val)                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd224,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_CONTROL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd225,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_CONTROL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd225,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_EXT_INTR_STATUS0()                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd227,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_EXT_INTR_STATUS0(wr_val)                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd227,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd226,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd226,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_PMI_IF_CONTROL0()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd228,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_PMI_IF_CONTROL0(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd228,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd229,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd229,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0()                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd22a,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0(wr_val)                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd22a,wr_val)
#define reg_rd_MICRO_CTRL0_UC_CTRL0()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd240,__ERR)
#define reg_wr_MICRO_CTRL0_UC_CTRL0(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd240,wr_val)
#define reg_rd_MICRO_CTRL0_UC_CTRL1()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd241,__ERR)
#define reg_wr_MICRO_CTRL0_UC_CTRL1(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd241,wr_val)
#define reg_rd_MICRO_CTRL0_UC_CTRL2()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd242,__ERR)
#define reg_wr_MICRO_CTRL0_UC_CTRL2(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd242,wr_val)
#define reg_rd_MICRO_CTRL0_UC_CTRL3()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd243,__ERR)
#define reg_wr_MICRO_CTRL0_UC_CTRL3(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd243,wr_val)
#define reg_rd_MICRO_CTRL0_LP_INFO0()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd244,__ERR)
#define reg_wr_MICRO_CTRL0_LP_INFO0(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd244,wr_val)
#define reg_rd_MICRO_CTRL0_LP_INFO1()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd245,__ERR)
#define reg_wr_MICRO_CTRL0_LP_INFO1(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd245,wr_val)
#define reg_rd_MICRO_CTRL0_LP_INFO2()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd246,__ERR)
#define reg_wr_MICRO_CTRL0_LP_INFO2(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd246,wr_val)
#define reg_rd_MICRO_CTRL0_UC_EVAL_STAT()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd247,__ERR)
#define reg_wr_MICRO_CTRL0_UC_EVAL_STAT(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd247,wr_val)
#define reg_rd_MICRO_DBG_STATUS0()                                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd250,__ERR)
#define reg_wr_MICRO_DBG_STATUS0(wr_val)                                               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd250,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG1()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd251,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG1(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd251,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG2()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd252,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG2(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd252,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG3()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd253,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG3(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd253,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG4()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd254,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG4(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd254,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG5()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd255,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG5(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd255,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG6()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd256,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG6(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd256,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG7()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd257,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG7(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd257,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG8()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd258,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG8(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd258,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG9()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd259,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG9(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd259,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG10()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25a,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG10(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25a,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG11()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25b,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG11(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25b,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG12()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25c,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG12(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25c,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG13()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25d,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG13(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25d,wr_val)
#define reg_rd_MICRO_DBG_MICRO_DEBUG14()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd25e,__ERR)
#define reg_wr_MICRO_DBG_MICRO_DEBUG14(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd25e,wr_val)
#define reg_rdc_MICRO_INFO_COM_CTRL0()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd230,__ERR)
#define reg_wrc_MICRO_INFO_COM_CTRL0(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd230,wr_val)
#define reg_rdc_MICRO_INFO_COM_EVAL_STAT()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd231,__ERR)
#define reg_wrc_MICRO_INFO_COM_EVAL_STAT(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd231,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_0()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd100,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_0(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd100,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_1()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd101,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_1(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd101,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_2()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd102,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_2(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd102,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_3()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd103,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_3(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd103,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_4()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd104,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_4(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd104,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_5()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd105,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_5(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd105,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_6()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd106,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_6(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd106,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_7()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd107,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_7(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd107,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_8()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd108,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_8(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd108,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_9()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd109,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_9(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd109,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_10()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10a,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_10(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10a,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_11()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10b,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_11(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10b,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_12()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10c,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_12(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10c,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_13()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10d,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_13(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10d,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_14()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd10e,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_14(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd10e,wr_val)
#define reg_rdexc_PCIE_BLK0_EXT_CTRL1()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1000,__ERR)
#define reg_wrexc_PCIE_BLK0_EXT_CTRL1(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x1000,wr_val)
#define reg_rdexc_PCIE_BLK0_EXT_RXSIGDET()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1003,__ERR)
#define reg_wrexc_PCIE_BLK0_EXT_RXSIGDET(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1003,wr_val)
#define reg_rdexc_PCIE_BLK0_EXT_LNSTATUS()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1004,__ERR)
#define reg_wrexc_PCIE_BLK0_EXT_LNSTATUS(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1004,wr_val)
#define reg_rdexc_PCIE_BLK0_EXT_LNSTATUS2()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1005,__ERR)
#define reg_wrexc_PCIE_BLK0_EXT_LNSTATUS2(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1005,wr_val)
#define reg_rdexc_PCIE_BLK0_EXT_MDIO_CTRL0()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1006,__ERR)
#define reg_wrexc_PCIE_BLK0_EXT_MDIO_CTRL0(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x1006,wr_val)
#define reg_rdexc_PCIE_BLK0_EXT_RATE_SEL_STAT()                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1007,__ERR)
#define reg_wrexc_PCIE_BLK0_EXT_RATE_SEL_STAT(wr_val)                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0x1007,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_CONTROL()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1100,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_CONTROL(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x1100,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_STATUS()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1101,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_STATUS(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x1101,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_MISCCONTROL1()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1102,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_MISCCONTROL1(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0x1102,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_STATUS_REG2()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1103,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_STATUS_REG2(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1103,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_GPIO_CTRL0()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1104,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_GPIO_CTRL0(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x1104,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_GPIO_STATUS0()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1105,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_GPIO_STATUS0(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0x1105,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL0()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1106,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL0(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1106,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1107,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL1(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1107,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL2()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1108,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL2(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1108,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL3()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1109,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL3(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1109,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL4()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x110a,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL4(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x110a,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL5()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x110b,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL5(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x110b,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL6()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x110c,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL6(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x110c,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL7()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x110d,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL7(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x110d,wr_val)
#define reg_rdexc_PCIE_BLK1_EXT_DBG_CTRL8()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x110e,__ERR)
#define reg_wrexc_PCIE_BLK1_EXT_DBG_CTRL8(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x110e,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_LFCKCNT()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1200,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_LFCKCNT(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x1200,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1201,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1201,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT1()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1202,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT1(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1202,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT2()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1203,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT2(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1203,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT3()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1204,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT3(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1204,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT4()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1205,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT4(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1205,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT5()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1206,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT5(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1206,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT6()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1207,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT6(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1207,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT7()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1208,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT7(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1208,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_PWRMGMT8()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1209,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_PWRMGMT8(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1209,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_REFCLKSENSE_STAT()                                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0x120a,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_REFCLKSENSE_STAT(wr_val)                               merlin7_pcieg3_pmd_wr_reg(sa__, 0x120a,wr_val)
#define reg_rdexc_PCIE_BLK2_EXT_REFCLKSENSE_STAT2()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x120b,__ERR)
#define reg_wrexc_PCIE_BLK2_EXT_REFCLKSENSE_STAT2(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x120b,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL0()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1300,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL0(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1300,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1301,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL1(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1301,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL2()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1302,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL2(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1302,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL3()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1303,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL3(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1303,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL4()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1304,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL4(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1304,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL5()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1305,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL5(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1305,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL6()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1306,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL6(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1306,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL7()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1307,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL7(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1307,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL8()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1308,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL8(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1308,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL9()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1309,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL9(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1309,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL10()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130a,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL10(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x130a,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL11()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130b,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL11(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x130b,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL12()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130c,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL12(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x130c,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL13()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130d,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL13(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x130d,wr_val)
#define reg_rdexc_PCIE_BLK3_EXT_GEN2CTRL14()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x130e,__ERR)
#define reg_wrexc_PCIE_BLK3_EXT_GEN2CTRL14(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x130e,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL0()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1400,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL0(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1400,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1401,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL1(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1401,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL2()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1402,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL2(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1402,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL3()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1403,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL3(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1403,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL4()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1404,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL4(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1404,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL5()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1405,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL5(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1405,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL6()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1406,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL6(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1406,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL7()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1407,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL7(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1407,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL8()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1408,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL8(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1408,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL9()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1409,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL9(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1409,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL10()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140a,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL10(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x140a,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL11()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140b,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL11(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x140b,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL12()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140c,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL12(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x140c,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL13()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140d,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL13(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x140d,wr_val)
#define reg_rdexc_PCIE_BLK4_EXT_LANECTRL14()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x140e,__ERR)
#define reg_wrexc_PCIE_BLK4_EXT_LANECTRL14(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x140e,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANECTRL15()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1500,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANECTRL15(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0x1500,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANEPRBS0()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1501,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANEPRBS0(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1501,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANEPRBS1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1502,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANEPRBS1(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1502,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANEPRBS2()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1503,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANEPRBS2(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1503,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANEPRBS3()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1504,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANEPRBS3(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1504,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANEPRBS4()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1505,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANEPRBS4(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1505,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANETEST0()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1506,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANETEST0(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1506,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_LANETEST1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1507,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_LANETEST1(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1507,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_COMP_DELAY0()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1508,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_COMP_DELAY0(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1508,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_COMP_DELAY1()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1509,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_COMP_DELAY1(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1509,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_COMP_TYPE()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x150a,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_COMP_TYPE(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x150a,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_COMP_ENABLE()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x150b,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_COMP_ENABLE(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x150b,wr_val)
#define reg_rdexc_PCIE_BLK5_EXT_XGXS_FE_TMUX()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0x150e,__ERR)
#define reg_wrexc_PCIE_BLK5_EXT_XGXS_FE_TMUX(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0x150e,wr_val)
#define reg_rdexc_PCIE_BLK6_EXT_PMD_CTRL0()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1600,__ERR)
#define reg_wrexc_PCIE_BLK6_EXT_PMD_CTRL0(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1600,wr_val)
#define reg_rdexc_PCIE_BLK6_EXT_PMD_CTRL1()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1601,__ERR)
#define reg_wrexc_PCIE_BLK6_EXT_PMD_CTRL1(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1601,wr_val)
#define reg_rdexc_PCIE_BLK6_EXT_PMD_CTRL2()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1602,__ERR)
#define reg_wrexc_PCIE_BLK6_EXT_PMD_CTRL2(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0x1602,wr_val)
#define reg_rdexc_PCIE_BLK6_EXT_ANA_CTRL()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1603,__ERR)
#define reg_wrexc_PCIE_BLK6_EXT_ANA_CTRL(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x1603,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_TX_COEFF_LO()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1700,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_TX_COEFF_LO(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1700,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_TX_COEFF_HI()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1701,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_TX_COEFF_HI(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1701,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_0()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1702,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_0(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x1702,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_1()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1703,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_1(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x1703,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_2()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1704,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_2(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x1704,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_3()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1705,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_3(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0x1705,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_BW()                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1706,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_RX_CLK_REPEATER_BW(wr_val)                             merlin7_pcieg3_pmd_wr_reg(sa__, 0x1706,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_SPARE_CTRL0()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1707,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_SPARE_CTRL0(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1707,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_SPARE_CTRL1()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1708,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_SPARE_CTRL1(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1708,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_SPARE_CTRL2()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x1709,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_SPARE_CTRL2(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x1709,wr_val)
#define reg_rdexc_PCIE_BLK7_EXT_SPARE_CTRL3()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x170a,__ERR)
#define reg_wrexc_PCIE_BLK7_EXT_SPARE_CTRL3(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x170a,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_0()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd120,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_0(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd120,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_1()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd121,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_1(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd121,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_2()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd122,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_2(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd122,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_3()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd123,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_3(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd123,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_4()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd124,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_4(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd124,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_5()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd125,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_5(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd125,wr_val)
#define reg_rdc_PLL_CAL_COM_CTL_6()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd126,__ERR)
#define reg_wrc_PLL_CAL_COM_CTL_6(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd126,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_0()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd128,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_0(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd128,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_1()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd129,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_1(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd129,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_2()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12a,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_2(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd12a,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_3()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12b,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_3(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd12b,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_4()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12c,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_4(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd12c,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_5()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12d,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_5(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd12d,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_6()                                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd12e,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_6(wr_val)                                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd12e,wr_val)
#define reg_rdexc_REGISTER_INFO_EXT_INFO()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0x0000,__ERR)
#define reg_wrexc_REGISTER_INFO_EXT_INFO(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0x0000,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL()                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd161,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd161,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL()                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd167,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL(wr_val)                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd167,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL()                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd164,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL(wr_val)                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd164,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL()                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd162,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL(wr_val)          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd162,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd163,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd163,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS()                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd168,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS(wr_val)                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd168,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd16c,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd16c,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXSTATUS1()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7000,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXSTATUS1(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x7000,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXSTATUS2()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7001,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXSTATUS2(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x7001,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXSTATUS3()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7002,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXSTATUS3(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x7002,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXCONTROL1()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7003,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXCONTROL1(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x7003,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXCONTROL2()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7004,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXCONTROL2(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x7004,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXCONTROL3()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7005,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXCONTROL3(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x7005,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXCONTROL4()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7006,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXCONTROL4(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x7006,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXCONTROL5()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7007,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXCONTROL5(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x7007,wr_val)
#define reg_rdex_RX_DFE0_EXT_RXCONTROL6()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7008,__ERR)
#define reg_wrex_RX_DFE0_EXT_RXCONTROL6(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x7008,wr_val)
#define reg_rdex_RX_DFE2_EXT_CONTROL1()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7200,__ERR)
#define reg_wrex_RX_DFE2_EXT_CONTROL1(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0x7200,wr_val)
#define reg_rdex_RX_DFE2_EXT_STATUS1()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7201,__ERR)
#define reg_wrex_RX_DFE2_EXT_STATUS1(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x7201,wr_val)
#define reg_rdex_RX_DFE2_EXT_STATUS2()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x7202,__ERR)
#define reg_wrex_RX_DFE2_EXT_STATUS2(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x7202,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd180,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd180,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd181,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd181,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL()                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd18e,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL(wr_val)                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd18e,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd183,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd183,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL()                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd185,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL(wr_val)                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd185,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS()                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd189,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd189,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL()                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd186,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd186,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL()                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd18a,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL(wr_val)                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd18a,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK()                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd18b,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd18b,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd18c,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd18c,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL()                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd080,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL(wr_val)                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd080,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd081,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd081,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL()                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd08e,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL(wr_val)                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd08e,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd083,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd083,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL()                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd085,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL(wr_val)                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd085,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS()                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd089,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd089,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL()            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd086,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd086,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL()                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd08a,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL(wr_val)               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd08a,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK()                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd08b,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd08b,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd08c,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd08c,wr_val)
#define reg_rd_SIGDET_CTRL_3()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a3,__ERR)
#define reg_wr_SIGDET_CTRL_3(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a3,wr_val)
#define reg_rd_SIGDET_CTRL_4()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a4,__ERR)
#define reg_wr_SIGDET_CTRL_4(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a4,wr_val)
#define reg_rd_SIGDET_CTRL_5()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a5,__ERR)
#define reg_wr_SIGDET_CTRL_5(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a5,wr_val)
#define reg_rd_SIGDET_CTRL_6()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a6,__ERR)
#define reg_wr_SIGDET_CTRL_6(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a6,wr_val)
#define reg_rd_SIGDET_CTRL_7()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a7,__ERR)
#define reg_wr_SIGDET_CTRL_7(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a7,wr_val)
#define reg_rd_SIGDET_CTRL_8()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a8,__ERR)
#define reg_wr_SIGDET_CTRL_8(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a8,wr_val)
#define reg_rd_SIGDET_CTRL_9()                                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1a9,__ERR)
#define reg_wr_SIGDET_CTRL_9(wr_val)                                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1a9,wr_val)
#define reg_rd_SIGDET_CTRL_10()                                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1ad,__ERR)
#define reg_wr_SIGDET_CTRL_10(wr_val)                                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1ad,wr_val)
#define reg_rd_SIGDET_SIGDET_STAT_0()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1aa,__ERR)
#define reg_wr_SIGDET_SIGDET_STAT_0(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1aa,wr_val)
#define reg_rd_SIGDET_SIGDET_STAT_1()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd1ab,__ERR)
#define reg_wr_SIGDET_SIGDET_STAT_1(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd1ab,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_CONFIG()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d1,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_CONFIG(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d1,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_CNT_CONFIG()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d0,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_CNT_CONFIG(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d0,wr_val)
#define reg_rd_TLB_RX_DIG_LPBK_CONFIG()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d2,__ERR)
#define reg_wr_TLB_RX_DIG_LPBK_CONFIG(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d2,wr_val)
#define reg_rd_TLB_RX_TLB_RX_MISC_CONFIG()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d3,__ERR)
#define reg_wr_TLB_RX_TLB_RX_MISC_CONFIG(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d3,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d4,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d4,wr_val)
#define reg_rd_TLB_RX_DIG_LPBK_PD_STATUS()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d8,__ERR)
#define reg_wr_TLB_RX_DIG_LPBK_PD_STATUS(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d8,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_LOCK_STATUS()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d9,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_LOCK_STATUS(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d9,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0da,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0da,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS()                                    _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0db,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS(wr_val)                              merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0db,wr_val)
#define reg_rd_TLB_RX_PMD_RX_LOCK_STATUS()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0dc,__ERR)
#define reg_wr_TLB_RX_PMD_RX_LOCK_STATUS(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0dc,wr_val)
#define reg_rd_TLB_RX_DBG_PMD_RX_LOCK_STATUS()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d6,__ERR)
#define reg_wr_TLB_RX_DBG_PMD_RX_LOCK_STATUS(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d6,wr_val)
#define reg_rd_TLB_RX_UC_PMD_RX_LOCK_STATUS()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d7,__ERR)
#define reg_wr_TLB_RX_UC_PMD_RX_LOCK_STATUS(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d7,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS()                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0d5,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS(wr_val)                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0d5,wr_val)
#define reg_rd_TLB_TX_PATT_GEN_CONFIG()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0e0,__ERR)
#define reg_wr_TLB_TX_PATT_GEN_CONFIG(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0e0,wr_val)
#define reg_rd_TLB_TX_PRBS_GEN_CONFIG()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0e1,__ERR)
#define reg_wr_TLB_TX_PRBS_GEN_CONFIG(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0e1,wr_val)
#define reg_rd_TLB_TX_RMT_LPBK_CONFIG()                                                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0e2,__ERR)
#define reg_wr_TLB_TX_RMT_LPBK_CONFIG(wr_val)                                          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0e2,wr_val)
#define reg_rd_TLB_TX_TLB_TX_MISC_CONFIG()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0e3,__ERR)
#define reg_wr_TLB_TX_TLB_TX_MISC_CONFIG(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0e3,wr_val)
#define reg_rd_TLB_TX_RMT_LPBK_PD_STATUS()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd0e8,__ERR)
#define reg_wr_TLB_TX_RMT_LPBK_PD_STATUS(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd0e8,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL()                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd171,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd171,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL()                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd177,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL(wr_val)                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd177,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL()                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd174,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL(wr_val)                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd174,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL()                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd172,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL(wr_val)          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd172,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd173,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd173,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd17c,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd17c,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL()                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd17d,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL(wr_val)                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd17d,wr_val)
#define reg_rd_TX_COEFF_MAIN_MAIN_EXTENT_CTRL0()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd300,__ERR)
#define reg_wr_TX_COEFF_MAIN_MAIN_EXTENT_CTRL0(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd300,wr_val)
#define reg_rd_TX_COEFF_MAIN_MAIN_EXTENT_CTRL1()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd301,__ERR)
#define reg_wr_TX_COEFF_MAIN_MAIN_EXTENT_CTRL1(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd301,wr_val)
#define reg_rd_TX_COEFF_MAIN_MAIN_EXTENT_CTRL2()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd302,__ERR)
#define reg_wr_TX_COEFF_MAIN_MAIN_EXTENT_CTRL2(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd302,wr_val)
#define reg_rd_TX_COEFF_MAIN_MAIN_EXTENT_CTRL3()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd303,__ERR)
#define reg_wr_TX_COEFF_MAIN_MAIN_EXTENT_CTRL3(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd303,wr_val)
#define reg_rd_TX_COEFF_MAIN_MAIN_EXTENT_CTRL4()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd304,__ERR)
#define reg_wr_TX_COEFF_MAIN_MAIN_EXTENT_CTRL4(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd304,wr_val)
#define reg_rd_TX_COEFF_MAIN_MAIN_EXTENT_CTRL5()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd305,__ERR)
#define reg_wr_TX_COEFF_MAIN_MAIN_EXTENT_CTRL5(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd305,wr_val)
#define reg_rd_TX_COEFF_PM_PRE_CTRL0()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd310,__ERR)
#define reg_wr_TX_COEFF_PM_PRE_CTRL0(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd310,wr_val)
#define reg_rd_TX_COEFF_PM_PRE_CTRL1()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd311,__ERR)
#define reg_wr_TX_COEFF_PM_PRE_CTRL1(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd311,wr_val)
#define reg_rd_TX_COEFF_PM_PRE_CTRL2()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd312,__ERR)
#define reg_wr_TX_COEFF_PM_PRE_CTRL2(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd312,wr_val)
#define reg_rd_TX_COEFF_PM_PRE_CTRL3()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd313,__ERR)
#define reg_wr_TX_COEFF_PM_PRE_CTRL3(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd313,wr_val)
#define reg_rd_TX_COEFF_PM_PRE_CTRL4()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd314,__ERR)
#define reg_wr_TX_COEFF_PM_PRE_CTRL4(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd314,wr_val)
#define reg_rd_TX_COEFF_PM_PRE_CTRL5()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd315,__ERR)
#define reg_wr_TX_COEFF_PM_PRE_CTRL5(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd315,wr_val)
#define reg_rd_TX_COEFF_PM_REGMAIN_CTRL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd316,__ERR)
#define reg_wr_TX_COEFF_PM_REGMAIN_CTRL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd316,wr_val)
#define reg_rd_TX_COEFF_PM_REGOVRD_CTRL()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd317,__ERR)
#define reg_wr_TX_COEFF_PM_REGOVRD_CTRL(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd317,wr_val)
#define reg_rd_TX_COEFF_POST_POST_EXTENT_CTRL0()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd320,__ERR)
#define reg_wr_TX_COEFF_POST_POST_EXTENT_CTRL0(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd320,wr_val)
#define reg_rd_TX_COEFF_POST_POST_EXTENT_CTRL1()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd321,__ERR)
#define reg_wr_TX_COEFF_POST_POST_EXTENT_CTRL1(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd321,wr_val)
#define reg_rd_TX_COEFF_POST_POST_EXTENT_CTRL2()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd322,__ERR)
#define reg_wr_TX_COEFF_POST_POST_EXTENT_CTRL2(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd322,wr_val)
#define reg_rd_TX_COEFF_POST_POST_EXTENT_CTRL3()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd323,__ERR)
#define reg_wr_TX_COEFF_POST_POST_EXTENT_CTRL3(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd323,wr_val)
#define reg_rd_TX_COEFF_POST_POST_EXTENT_CTRL4()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd324,__ERR)
#define reg_wr_TX_COEFF_POST_POST_EXTENT_CTRL4(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd324,wr_val)
#define reg_rd_TX_COEFF_POST_POST_EXTENT_CTRL5()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd325,__ERR)
#define reg_wr_TX_COEFF_POST_POST_EXTENT_CTRL5(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd325,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd330,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd330,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL1()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd331,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL1(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd331,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL2()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd332,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL2(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd332,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL3()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd333,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL3(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd333,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL4()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd334,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL4(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd334,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL5()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd335,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL5(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd335,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL6()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd336,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL6(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd336,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL7()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd337,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL7(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd337,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL8()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd338,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL8(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd338,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL9()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd339,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL9(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd339,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL10()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd33a,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL10(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd33a,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL11()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd33b,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL11(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd33b,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL12()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd33c,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL12(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd33c,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL13()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd33d,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL13(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd33d,wr_val)
#define reg_rd_TX_COEFF_POSTA_POST_CTRL14()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd33e,__ERR)
#define reg_wr_TX_COEFF_POSTA_POST_CTRL14(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd33e,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL15()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd340,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL15(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd340,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL16()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd341,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL16(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd341,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL17()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd342,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL17(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd342,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL18()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd343,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL18(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd343,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL19()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd344,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL19(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd344,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL20()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd345,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL20(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd345,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL21()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd346,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL21(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd346,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL22()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd347,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL22(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd347,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL23()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd348,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL23(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd348,wr_val)
#define reg_rd_TX_COEFF_POSTB_POST_CTRL24()                                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd349,__ERR)
#define reg_wr_TX_COEFF_POSTB_POST_CTRL24(wr_val)                                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd349,wr_val)
#define reg_rd_TX_COEFF_POSTB_REG_PRE_POST_CTRL()                                      _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd34a,__ERR)
#define reg_wr_TX_COEFF_POSTB_REG_PRE_POST_CTRL(wr_val)                                merlin7_pcieg3_pmd_wr_reg(sa__, 0xd34a,wr_val)
#define reg_rd_TX_COEFF_PRE_PRE_EXTENT_CTRL0()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd350,__ERR)
#define reg_wr_TX_COEFF_PRE_PRE_EXTENT_CTRL0(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd350,wr_val)
#define reg_rd_TX_COEFF_PRE_PRE_EXTENT_CTRL1()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd351,__ERR)
#define reg_wr_TX_COEFF_PRE_PRE_EXTENT_CTRL1(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd351,wr_val)
#define reg_rd_TX_COEFF_PRE_PRE_EXTENT_CTRL2()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd352,__ERR)
#define reg_wr_TX_COEFF_PRE_PRE_EXTENT_CTRL2(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd352,wr_val)
#define reg_rd_TX_COEFF_PRE_PRE_EXTENT_CTRL3()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd353,__ERR)
#define reg_wr_TX_COEFF_PRE_PRE_EXTENT_CTRL3(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd353,wr_val)
#define reg_rd_TX_COEFF_PRE_PRE_EXTENT_CTRL4()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd354,__ERR)
#define reg_wr_TX_COEFF_PRE_PRE_EXTENT_CTRL4(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd354,wr_val)
#define reg_rd_TX_COEFF_PRE_PRE_EXTENT_CTRL5()                                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd355,__ERR)
#define reg_wr_TX_COEFF_PRE_PRE_EXTENT_CTRL5(wr_val)                                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd355,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXSTATUS0()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5000,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXSTATUS0(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x5000,wr_val)
#define reg_rdex_TX_DFE0_EXT_MDATA0()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5002,__ERR)
#define reg_wrex_TX_DFE0_EXT_MDATA0(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0x5002,wr_val)
#define reg_rdex_TX_DFE0_EXT_MDATA1()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5003,__ERR)
#define reg_wrex_TX_DFE0_EXT_MDATA1(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0x5003,wr_val)
#define reg_rdex_TX_DFE0_EXT_EQ_COEFFICIENT()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5005,__ERR)
#define reg_wrex_TX_DFE0_EXT_EQ_COEFFICIENT(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0x5005,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCONTROL0()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5001,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCONTROL0(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x5001,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCONTROL1()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5006,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCONTROL1(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x5006,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCTRL0()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5007,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCTRL0(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x5007,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCTRL1()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5008,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCTRL1(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x5008,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCTRL2()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x5009,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCTRL2(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x5009,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCTRL3()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0x500a,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCTRL3(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0x500a,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXCONTROL2()                                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0x500b,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXCONTROL2(wr_val)                                        merlin7_pcieg3_pmd_wr_reg(sa__, 0x500b,wr_val)
#define reg_rdex_TX_DFE0_EXT_TXSTATUS2()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0x500c,__ERR)
#define reg_wrex_TX_DFE0_EXT_TXSTATUS2(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0x500c,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd110,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd110,wr_val)
#define reg_rd_TX_FED_MISC_CONTROL0()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd111,__ERR)
#define reg_wr_TX_FED_MISC_CONTROL0(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd111,wr_val)
#define reg_rd_TX_FED_MISC_STATUS0()                                                   _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd112,__ERR)
#define reg_wr_TX_FED_MISC_STATUS0(wr_val)                                             merlin7_pcieg3_pmd_wr_reg(sa__, 0xd112,wr_val)
#define reg_rd_TX_FED_MICRO_CONTROL0()                                                 _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd113,__ERR)
#define reg_wr_TX_FED_MICRO_CONTROL0(wr_val)                                           merlin7_pcieg3_pmd_wr_reg(sa__, 0xd113,wr_val)
#define reg_rd_TX_FED_POST2_AFE_CONTROL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd11b,__ERR)
#define reg_wr_TX_FED_POST2_AFE_CONTROL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd11b,wr_val)
#define reg_rd_TX_FED_POST1_AFE_CONTROL0()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd11c,__ERR)
#define reg_wr_TX_FED_POST1_AFE_CONTROL0(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd11c,wr_val)
#define reg_rd_TX_FED_POST1PRE_AFE_CONTROL0()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd11d,__ERR)
#define reg_wr_TX_FED_POST1PRE_AFE_CONTROL0(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd11d,wr_val)
#define reg_rd_TX_FED_DC_LEVEL_AFE_CONTROL0()                                          _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd11e,__ERR)
#define reg_wr_TX_FED_DC_LEVEL_AFE_CONTROL0(wr_val)                                    merlin7_pcieg3_pmd_wr_reg(sa__, 0xd11e,wr_val)
#define reg_rd_TX_PI_CONTROL_0()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd070,__ERR)
#define reg_wr_TX_PI_CONTROL_0(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd070,wr_val)
#define reg_rd_TX_PI_CONTROL_1()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd071,__ERR)
#define reg_wr_TX_PI_CONTROL_1(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd071,wr_val)
#define reg_rd_TX_PI_CONTROL_2()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd072,__ERR)
#define reg_wr_TX_PI_CONTROL_2(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd072,wr_val)
#define reg_rd_TX_PI_CONTROL_3()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd073,__ERR)
#define reg_wr_TX_PI_CONTROL_3(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd073,wr_val)
#define reg_rd_TX_PI_CONTROL_4()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd074,__ERR)
#define reg_wr_TX_PI_CONTROL_4(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd074,wr_val)
#define reg_rd_TX_PI_CONTROL_5()                                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd075,__ERR)
#define reg_wr_TX_PI_CONTROL_5(wr_val)                                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd075,wr_val)
#define reg_rd_TX_PI_STATUS_0()                                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd078,__ERR)
#define reg_wr_TX_PI_STATUS_0(wr_val)                                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd078,wr_val)
#define reg_rd_TX_PI_STATUS_1()                                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd079,__ERR)
#define reg_wr_TX_PI_STATUS_1(wr_val)                                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd079,wr_val)
#define reg_rd_TX_PI_STATUS_2()                                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd07a,__ERR)
#define reg_wr_TX_PI_STATUS_2(wr_val)                                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd07a,wr_val)
#define reg_rd_TX_PI_STATUS_3()                                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd07b,__ERR)
#define reg_wr_TX_PI_STATUS_3(wr_val)                                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd07b,wr_val)
#define reg_rd_TX_PI_STATUS_4()                                                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd07c,__ERR)
#define reg_wr_TX_PI_STATUS_4(wr_val)                                                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd07c,wr_val)
#define reg_rd_TX_PI_TX_FIFO_OVFB_STATUS()                                             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd07d,__ERR)
#define reg_wr_TX_PI_TX_FIFO_OVFB_STATUS(wr_val)                                       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd07d,wr_val)
#define reg_rd_TX_TCA_TX_TCA_CONTROL_0()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a0,__ERR)
#define reg_wr_TX_TCA_TX_TCA_CONTROL_0(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a0,wr_val)
#define reg_rd_TX_TCA_TX_TCA_CONTROL_1()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a1,__ERR)
#define reg_wr_TX_TCA_TX_TCA_CONTROL_1(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a1,wr_val)
#define reg_rd_TX_TCA_TX_TCA_CONTROL_2()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a2,__ERR)
#define reg_wr_TX_TCA_TX_TCA_CONTROL_2(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a2,wr_val)
#define reg_rd_TX_TCA_TX_TCA_CONTROL_3()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a3,__ERR)
#define reg_wr_TX_TCA_TX_TCA_CONTROL_3(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a3,wr_val)
#define reg_rd_TX_TCA_TX_TCA_CONTROL_4()                                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a4,__ERR)
#define reg_wr_TX_TCA_TX_TCA_CONTROL_4(wr_val)                                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a4,wr_val)
#define reg_rd_TX_TCA_TX_PI_OFFSET_CONTROL()                                           _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a5,__ERR)
#define reg_wr_TX_TCA_TX_PI_OFFSET_CONTROL(wr_val)                                     merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a5,wr_val)
#define reg_rd_TX_TCA_TX_TCA_STATUS()                                                  _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd2a6,__ERR)
#define reg_wr_TX_TCA_TX_TCA_STATUS(wr_val)                                            merlin7_pcieg3_pmd_wr_reg(sa__, 0xd2a6,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL()                               _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd190,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL(wr_val)                         merlin7_pcieg3_pmd_wr_reg(sa__, 0xd190,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()             _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd191,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)       merlin7_pcieg3_pmd_wr_reg(sa__, 0xd191,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL()                              _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd19e,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL(wr_val)                        merlin7_pcieg3_pmd_wr_reg(sa__, 0xd19e,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd193,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd193,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL()                            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd195,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL(wr_val)                      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd195,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS()                     _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd199,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)               merlin7_pcieg3_pmd_wr_reg(sa__, 0xd199,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL()                _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd196,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)          merlin7_pcieg3_pmd_wr_reg(sa__, 0xd196,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL()                         _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd19a,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL(wr_val)                   merlin7_pcieg3_pmd_wr_reg(sa__, 0xd19a,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK()                        _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd19b,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)                  merlin7_pcieg3_pmd_wr_reg(sa__, 0xd19b,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()            _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd19c,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)      merlin7_pcieg3_pmd_wr_reg(sa__, 0xd19c,wr_val)
#define reg_rdc_TX_COM_TXCOM_CONTROL0_REGISTER()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd130,__ERR)
#define reg_wrc_TX_COM_TXCOM_CONTROL0_REGISTER(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd130,wr_val)
#define reg_rdc_TX_COM_TXCOM_CONTROL1_REGISTER()                                       _merlin7_pcieg3_pmd_rde_reg(sa__, 0xd131,__ERR)
#define reg_wrc_TX_COM_TXCOM_CONTROL1_REGISTER(wr_val)                                 merlin7_pcieg3_pmd_wr_reg(sa__, 0xd131,wr_val)

#define ex_AMS_RX_RX_CTRL_0__ams_rx_term_lowzvdd(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_term_lowzgnd(reg_value)                                                               extract_field((reg_value),14,14)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_term_cmult_ena(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_term_cm_ena(reg_value)                                                                extract_field((reg_value),12,12)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_en_rxck_test(reg_value)                                                               extract_field((reg_value),11,10)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_en_rxck_testport(reg_value)                                                           extract_field((reg_value),9,9)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_spare_0_2(reg_value)                                                                  extract_field((reg_value),8,5)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_rcm_sum(reg_value)                                                                    extract_field((reg_value),4,4)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_sigdet_bypass(reg_value)                                                              extract_field((reg_value),3,3)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_sigdet_pwrdn(reg_value)                                                               extract_field((reg_value),2,2)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_cm_sel(reg_value)                                                                     extract_field((reg_value),1,1)
#define ex_AMS_RX_RX_CTRL_0__ams_rx_sum_pseudo_diff(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_AMS_RX_RX_CTRL_1__ams_rx_curr_dfe_2(reg_value)                                                                 extract_field((reg_value),13,11)
#define ex_AMS_RX_RX_CTRL_1__ams_rx_spare_1_0(reg_value)                                                                  extract_field((reg_value),10,8)
#define ex_AMS_RX_RX_CTRL_1__ams_rx_curr_pi(reg_value)                                                                    extract_field((reg_value),7,5)
#define ex_AMS_RX_RX_CTRL_1__ams_rx_curr_ctle(reg_value)                                                                  extract_field((reg_value),4,2)
#define ex_AMS_RX_RX_CTRL_1__ams_rx_vga_en_hgain(reg_value)                                                               extract_field((reg_value),1,1)
#define ex_AMS_RX_RX_CTRL_1__ams_rx_vga_out_idle(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_AMS_RX_RX_CTRL_2__ams_rx_spare_2_0(reg_value)                                                                  extract_field((reg_value),15,14)
#define ex_AMS_RX_RX_CTRL_2__ams_rx_en_dfe_tap_fb(reg_value)                                                              extract_field((reg_value),13,9)
#define ex_AMS_RX_RX_CTRL_2__ams_rx_curr_vga(reg_value)                                                                   extract_field((reg_value),8,6)
#define ex_AMS_RX_RX_CTRL_2__ams_rx_curr_dfe_summer(reg_value)                                                            extract_field((reg_value),5,3)
#define ex_AMS_RX_RX_CTRL_2__ams_rx_curr_dfe_1(reg_value)                                                                 extract_field((reg_value),2,0)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_ll_en(reg_value)                                                                      extract_field((reg_value),14,14)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_seli1p25dfe(reg_value)                                                                extract_field((reg_value),13,13)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_i4deadzone(reg_value)                                                                 extract_field((reg_value),12,12)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_curr_sigdet(reg_value)                                                                extract_field((reg_value),11,9)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_curr_vddr_afe(reg_value)                                                              extract_field((reg_value),8,6)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_os2x_mode_even_odd(reg_value)                                                         extract_field((reg_value),5,5)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_dfe_os2x_mode(reg_value)                                                              extract_field((reg_value),4,4)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_en_20b_demux(reg_value)                                                               extract_field((reg_value),3,3)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_en_clk16(reg_value)                                                                   extract_field((reg_value),2,2)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_en_clk33(reg_value)                                                                   extract_field((reg_value),1,1)
#define ex_AMS_RX_RX_CTRL_3__ams_rx_en_vcctrl(reg_value)                                                                  extract_field((reg_value),0,0)
#define ex_AMS_RX_RX_CTRL_4__ams_rx_vga_pon(reg_value)                                                                    extract_field((reg_value),15,12)
#define ex_AMS_RX_RX_CTRL_4__ams_rx_oc_2x(reg_value)                                                                      extract_field((reg_value),11,11)
#define ex_AMS_RX_RX_CTRL_4__ams_rx_spare_4_0(reg_value)                                                                  extract_field((reg_value),10,8)
#define ex_AMS_RX_RX_CTRL_4__ams_rx_en_recclkdiv(reg_value)                                                               extract_field((reg_value),7,7)
#define ex_AMS_RX_RX_CTRL_4__ams_rx_div3o4o5(reg_value)                                                                   extract_field((reg_value),6,5)
#define ex_AMS_RX_RX_CTRL_4__ams_rx_recclkdiv(reg_value)                                                                  extract_field((reg_value),4,0)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_dcc2_phase_flip(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_slcr_calib_range_sel(reg_value)                                                       extract_field((reg_value),14,14)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_pi_pd(reg_value)                                                                      extract_field((reg_value),13,13)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_dcc1_phase_flip(reg_value)                                                            extract_field((reg_value),12,12)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_en_dfeclk(reg_value)                                                                  extract_field((reg_value),11,11)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_ctle_gain_ctrl(reg_value)                                                             extract_field((reg_value),10,7)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_curr_in_offset(reg_value)                                                             extract_field((reg_value),6,4)
#define ex_AMS_RX_RX_CTRL_5__ams_rx_pon(reg_value)                                                                        extract_field((reg_value),3,0)
#define ex_AMS_RX_RX_CTRL_6__ams_rx_sigdet_offset_correction_pos(reg_value)                                               extract_field((reg_value),12,8)
#define ex_AMS_RX_RX_CTRL_6__ams_rx_sigdet_calibration_select(reg_value)                                                  extract_field((reg_value),7,7)
#define ex_AMS_RX_RX_CTRL_6__ams_rx_sum_gain_ctrl(reg_value)                                                              extract_field((reg_value),6,3)
#define ex_AMS_RX_RX_CTRL_6__ams_rx_en_sigdet_calib(reg_value)                                                            extract_field((reg_value),2,2)
#define ex_AMS_RX_RX_CTRL_6__ams_rx_hiz_1(reg_value)                                                                      extract_field((reg_value),1,1)
#define ex_AMS_RX_RX_CTRL_6__ams_rx_m1_sign(reg_value)                                                                    extract_field((reg_value),0,0)
#define ex_AMS_RX_RX_CTRL_7__ams_rx_spare_7_0(reg_value)                                                                  extract_field((reg_value),13,10)
#define ex_AMS_RX_RX_CTRL_7__ams_rx_sigdet_threshold(reg_value)                                                           extract_field((reg_value),9,5)
#define ex_AMS_RX_RX_CTRL_7__ams_rx_sigdet_offset_correction_neg(reg_value)                                               extract_field((reg_value),4,0)
#define ex_AMS_RX_RX_INT__ams_rx_rxpon_sel(reg_value)                                                                     extract_field((reg_value),1,1)
#define ex_AMS_RX_RX_INT__ams_rx_vgapon_sel(reg_value)                                                                    extract_field((reg_value),0,0)
#define ex_AMS_RX_RX_STS__ams_rx_vgapon_mux(reg_value)                                                                    extract_field((reg_value),7,4)
#define ex_AMS_RX_RX_STS__ams_rx_rxpon_mux(reg_value)                                                                     extract_field((reg_value),3,0)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_lowlatency_en(reg_value)                                                              extract_field((reg_value),15,15)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_fifo_resetb(reg_value)                                                                extract_field((reg_value),14,14)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_ll_fifo_ctrl(reg_value)                                                               extract_field((reg_value),13,11)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_ll_fifo_zero_out(reg_value)                                                           extract_field((reg_value),10,10)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_ll_polarity_flip(reg_value)                                                           extract_field((reg_value),9,9)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_ll_selpath_tx(reg_value)                                                              extract_field((reg_value),8,8)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_enable_os_2(reg_value)                                                                extract_field((reg_value),7,7)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_pon(reg_value)                                                                        extract_field((reg_value),6,3)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_ticksel(reg_value)                                                                    extract_field((reg_value),2,1)
#define ex_AMS_TX_TX_CTRL_0__ams_tx_pwrdn(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_en_slow(reg_value)                                                                    extract_field((reg_value),14,11)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_en_wclk33(reg_value)                                                                  extract_field((reg_value),10,10)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_en_wclk20(reg_value)                                                                  extract_field((reg_value),9,9)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_en_wclk16(reg_value)                                                                  extract_field((reg_value),8,8)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_testclk_ena(reg_value)                                                                extract_field((reg_value),7,7)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_testsel(reg_value)                                                                    extract_field((reg_value),6,5)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_cntrl_rxdetect_en(reg_value)                                                          extract_field((reg_value),4,4)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_rxdtct_th_sel(reg_value)                                                              extract_field((reg_value),3,2)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_en_high_current(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_AMS_TX_TX_CTRL_1__ams_tx_enable_os_4(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_AMS_TX_TX_CTRL_2__ams_tx_fifo_phsdetect_mode(reg_value)                                                        extract_field((reg_value),14,14)
#define ex_AMS_TX_TX_CTRL_2__ams_tx_ibias_pibuf_cntl(reg_value)                                                           extract_field((reg_value),13,11)
#define ex_AMS_TX_TX_CTRL_2__ams_tx_ibias_pi_cntl(reg_value)                                                              extract_field((reg_value),10,8)
#define ex_AMS_TX_TX_CTRL_2__ams_tx_ibias_opamp_cntl(reg_value)                                                           extract_field((reg_value),7,5)
#define ex_AMS_TX_TX_CTRL_2__ams_tx_dcc_en(reg_value)                                                                     extract_field((reg_value),4,4)
#define ex_AMS_TX_TX_CTRL_2__ams_tx_en_hpf(reg_value)                                                                     extract_field((reg_value),3,0)
#define ex_AMS_TX_TX_CTRL_3__ams_tx_refcalm(reg_value)                                                                    extract_field((reg_value),13,10)
#define ex_AMS_TX_TX_CTRL_3__ams_tx_refcalp(reg_value)                                                                    extract_field((reg_value),9,6)
#define ex_AMS_TX_TX_CTRL_3__ams_tx_refcalshunt(reg_value)                                                                extract_field((reg_value),5,2)
#define ex_AMS_TX_TX_CTRL_3__ams_tx_spare_3_0(reg_value)                                                                  extract_field((reg_value),1,0)
#define ex_AMS_TX_TX_CTRL_4__ams_tx_shntpost2_post2(reg_value)                                                            extract_field((reg_value),15,12)
#define ex_AMS_TX_TX_CTRL_4__ams_tx_shntpost1_post1pre(reg_value)                                                         extract_field((reg_value),11,6)
#define ex_AMS_TX_TX_CTRL_4__ams_tx_shntpre_post1pre(reg_value)                                                           extract_field((reg_value),5,0)
#define ex_AMS_TX_TX_CTRL_5__ams_tx_post2to1(reg_value)                                                                   extract_field((reg_value),13,13)
#define ex_AMS_TX_TX_CTRL_5__ams_tx_en_pre(reg_value)                                                                     extract_field((reg_value),12,12)
#define ex_AMS_TX_TX_CTRL_5__ams_tx_en_post1(reg_value)                                                                   extract_field((reg_value),11,11)
#define ex_AMS_TX_TX_CTRL_5__ams_tx_en_post2(reg_value)                                                                   extract_field((reg_value),10,10)
#define ex_AMS_TX_TX_CTRL_5__ams_tx_shntmain_post2(reg_value)                                                             extract_field((reg_value),9,6)
#define ex_AMS_TX_TX_CTRL_5__ams_tx_shntmain_post1pre(reg_value)                                                          extract_field((reg_value),5,0)
#define ex_AMS_TX_TX_CTRL_6__ams_tx_shntpost1_post1(reg_value)                                                            extract_field((reg_value),15,11)
#define ex_AMS_TX_TX_CTRL_6__ams_tx_dis_cal(reg_value)                                                                    extract_field((reg_value),10,6)
#define ex_AMS_TX_TX_CTRL_6__ams_tx_spare_6_0(reg_value)                                                                  extract_field((reg_value),5,2)
#define ex_AMS_TX_TX_CTRL_6__ams_tx_pd_phasedet(reg_value)                                                                extract_field((reg_value),1,1)
#define ex_AMS_TX_TX_CTRL_6__ams_tx_en_shuntmode(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_AMS_TX_TX_CTRL_7__ams_tx_refcalpcs(reg_value)                                                                  extract_field((reg_value),12,9)
#define ex_AMS_TX_TX_CTRL_7__ams_tx_refcalmcs(reg_value)                                                                  extract_field((reg_value),8,5)
#define ex_AMS_TX_TX_CTRL_7__ams_tx_shntmain_post1(reg_value)                                                             extract_field((reg_value),4,0)
#define ex_AMS_TX_TX_CTRL_8__ams_tx_spare_8_0(reg_value)                                                                  extract_field((reg_value),8,1)
#define ex_AMS_TX_TX_CTRL_8__ams_tx_shnten_main(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_AMS_TX_TX_INT__ams_tx_sel_txmaster(reg_value)                                                                  extract_field((reg_value),3,3)
#define ex_AMS_TX_TX_INT__ams_tx_auto_ll_selpath_tx_dis(reg_value)                                                        extract_field((reg_value),2,2)
#define ex_AMS_TX_TX_INT__ams_tx_txpon_sel(reg_value)                                                                     extract_field((reg_value),1,1)
#define ex_AMS_TX_TX_STS__ams_tx_rescal(reg_value)                                                                        extract_field((reg_value),7,4)
#define ex_AMS_TX_TX_STS__ams_tx_txpon_mux(reg_value)                                                                     extract_field((reg_value),3,0)
#define exc_AMS_COM_PLL_CTRL_0__ams_pll_cpar(reg_value)                                                                   extract_field((reg_value),15,14)
#define exc_AMS_COM_PLL_CTRL_0__ams_pll_term_cm_en(reg_value)                                                             extract_field((reg_value),13,13)
#define exc_AMS_COM_PLL_CTRL_0__ams_pll_spare_0_1(reg_value)                                                              extract_field((reg_value),12,12)
#define exc_AMS_COM_PLL_CTRL_0__ams_pll_rpar(reg_value)                                                                   extract_field((reg_value),11,9)
#define exc_AMS_COM_PLL_CTRL_0__ams_pll_lc_refclk_adj_1_0(reg_value)                                                      extract_field((reg_value),8,7)
#define exc_AMS_COM_PLL_CTRL_0__ams_pll_spare_0_0(reg_value)                                                              extract_field((reg_value),6,0)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_en_hcur_vco(reg_value)                                                            extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_enb_10t(reg_value)                                                                extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_enb_8t(reg_value)                                                                 extract_field((reg_value),13,13)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_vco_range(reg_value)                                                              extract_field((reg_value),12,6)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_en_8p5g_vco(reg_value)                                                            extract_field((reg_value),5,5)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_spare_1_0(reg_value)                                                              extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CTRL_1__ams_pll_curr_sel(reg_value)                                                               extract_field((reg_value),3,0)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_en_i4iqbuf(reg_value)                                                             extract_field((reg_value),15,14)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_vcobuf_pon(reg_value)                                                             extract_field((reg_value),13,10)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_clkvco_cal_invert(reg_value)                                                      extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_en_cmos_refclk_ch_hiz(reg_value)                                                  extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_calib_adj(reg_value)                                                              extract_field((reg_value),7,5)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_en_8p5g(reg_value)                                                                extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CTRL_2__ams_pll_vco_pon(reg_value)                                                                extract_field((reg_value),3,0)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_en_mmd_halfrate(reg_value)                                                        extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_cp_bias(reg_value)                                                                extract_field((reg_value),14,12)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_spare_3_0(reg_value)                                                              extract_field((reg_value),11,11)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_ref_cmos_hz(reg_value)                                                            extract_field((reg_value),10,10)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_ref_cml_pd(reg_value)                                                             extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_clksel(reg_value)                                                                 extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_en_rclk_refout(reg_value)                                                         extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_en_cmos_refout_overwr(reg_value)                                                  extract_field((reg_value),6,6)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_en_cml_refout_overwr(reg_value)                                                   extract_field((reg_value),5,5)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_en_test_frac_clk(reg_value)                                                       extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_enb_16t(reg_value)                                                                extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CTRL_3__ams_pll_band_iqbuf_ctr(reg_value)                                                         extract_field((reg_value),2,0)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_test_sel(reg_value)                                                               extract_field((reg_value),14,12)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_test_amp(reg_value)                                                               extract_field((reg_value),11,10)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_vco_test_clk_en(reg_value)                                                        extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_bias_en(reg_value)                                                                extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_spare4_2(reg_value)                                                               extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_bias_vdd_sel(reg_value)                                                           extract_field((reg_value),6,5)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_spare4_1(reg_value)                                                               extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_cp_opamp_bias(reg_value)                                                          extract_field((reg_value),3,2)
#define exc_AMS_COM_PLL_CTRL_4__ams_pll_lc_refclk_adj_3_2(reg_value)                                                      extract_field((reg_value),1,0)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_refdiv_test_sel(reg_value)                                                        extract_field((reg_value),12,10)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_pwdb_extr_d2c(reg_value)                                                          extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_en_refout_div(reg_value)                                                          extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_pwrdn(reg_value)                                                                  extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_term_sel(reg_value)                                                               extract_field((reg_value),6,5)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_test_sel_overwrite(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_test_vc(reg_value)                                                                extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_CTRL_5__ams_pll_refout_div_sel(reg_value)                                                         extract_field((reg_value),2,0)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_i_ndiv_frac_l(reg_value)                                                          extract_field((reg_value),15,12)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_pfd_offset(reg_value)                                                             extract_field((reg_value),11,10)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_spare6_1(reg_value)                                                               extract_field((reg_value),9,9)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_pfd_offset_enlarge(reg_value)                                                     extract_field((reg_value),8,8)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_vco_i_boost(reg_value)                                                            extract_field((reg_value),7,6)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_vco_gm_boost(reg_value)                                                           extract_field((reg_value),5,4)
#define exc_AMS_COM_PLL_CTRL_6__ams_pll_pon(reg_value)                                                                    extract_field((reg_value),3,0)
#define exc_AMS_COM_PLL_CTRL_7__ams_pll_i_ndiv_frac_h(reg_value)                                                          extract_field((reg_value),13,0)
#define exc_AMS_COM_PLL_CTRL_8__ams_pll_i_ndiv_dither_en(reg_value)                                                       extract_field((reg_value),15,15)
#define exc_AMS_COM_PLL_CTRL_8__ams_pll_i_pll_sdm_pwrdnb(reg_value)                                                       extract_field((reg_value),14,14)
#define exc_AMS_COM_PLL_CTRL_8__ams_pll_vcofb_div(reg_value)                                                              extract_field((reg_value),13,12)
#define exc_AMS_COM_PLL_CTRL_8__ams_pll_cml_refclk_bias(reg_value)                                                        extract_field((reg_value),11,10)
#define exc_AMS_COM_PLL_CTRL_8__ams_pll_i_ndiv_int(reg_value)                                                             extract_field((reg_value),9,0)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_cml_refclk_adj(reg_value)                                                         extract_field((reg_value),15,14)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_bias_iq_ctrl(reg_value)                                                           extract_field((reg_value),13,11)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_bias_div_ctrl(reg_value)                                                          extract_field((reg_value),10,8)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_vco_supply_adj(reg_value)                                                         extract_field((reg_value),7,7)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_sel_fp3cap(reg_value)                                                             extract_field((reg_value),6,3)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_i_pll_frac_mode(reg_value)                                                        extract_field((reg_value),2,1)
#define exc_AMS_COM_PLL_CTRL_9__ams_pll_mmd_resetb(reg_value)                                                             extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_CTRL_10__ams_pll_tx_clkmaster_ovrd(reg_value)                                                     extract_field((reg_value),10,10)
#define exc_AMS_COM_PLL_CTRL_10__ams_pll_tx_clkmaster_ctrl_a(reg_value)                                                   extract_field((reg_value),9,8)
#define exc_AMS_COM_PLL_CTRL_10__ams_pll_tx_clkmaster_ctrl_b(reg_value)                                                   extract_field((reg_value),7,6)
#define exc_AMS_COM_PLL_CTRL_10__ams_pll_refclk_in_bias(reg_value)                                                        extract_field((reg_value),5,0)
#define exc_AMS_COM_PLL_INT__ams_pll_refclk_term_frc(reg_value)                                                           extract_field((reg_value),3,3)
#define exc_AMS_COM_PLL_INT__ams_pll_refclk_div_frc(reg_value)                                                            extract_field((reg_value),2,2)
#define exc_AMS_COM_PLL_INT__ams_pll_refclk_div2_frc_val(reg_value)                                                       extract_field((reg_value),1,1)
#define exc_AMS_COM_PLL_INT__ams_pll_refclk_div4_frc_val(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_AMS_COM_PLL_STS__ams_pll_afe_rev_id(reg_value)                                                                extract_field((reg_value),3,0)
#define exc_DIG_COM_B_LANE_ADDR_0__tx_lane_addr_0(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_0__rx_lane_addr_0(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_1__tx_lane_addr_1(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_1__rx_lane_addr_1(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_2__tx_lane_addr_2(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_2__rx_lane_addr_2(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_3__tx_lane_addr_3(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_3__rx_lane_addr_3(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_REVID0__revid_rev_letter(reg_value)                                                                   extract_field((reg_value),15,14)
#define exc_DIG_COM_REVID0__revid_rev_number(reg_value)                                                                   extract_field((reg_value),13,11)
#define exc_DIG_COM_REVID0__revid_bonding(reg_value)                                                                      extract_field((reg_value),10,9)
#define exc_DIG_COM_REVID0__revid_process(reg_value)                                                                      extract_field((reg_value),8,6)
#define exc_DIG_COM_REVID0__revid_model(reg_value)                                                                        extract_field((reg_value),5,0)
#define exc_DIG_COM_REVID1__revid_multiplicity(reg_value)                                                                 extract_field((reg_value),15,12)
#define exc_DIG_COM_REVID1__revid_mdio(reg_value)                                                                         extract_field((reg_value),5,5)
#define exc_DIG_COM_REVID1__revid_micro(reg_value)                                                                        extract_field((reg_value),4,4)
#define exc_DIG_COM_REVID1__revid_cl72(reg_value)                                                                         extract_field((reg_value),3,3)
#define exc_DIG_COM_REVID1__revid_pir(reg_value)                                                                          extract_field((reg_value),2,2)
#define exc_DIG_COM_REVID1__revid_llp(reg_value)                                                                          extract_field((reg_value),1,1)
#define exc_DIG_COM_REVID1__revid_eee(reg_value)                                                                          extract_field((reg_value),0,0)
#define exc_DIG_COM_REVID2__revid2(reg_value)                                                                             extract_field((reg_value),3,0)
#define exc_DIG_COM_RESET_CONTROL_PMD__ana_txclk_reset_enable(reg_value)                                                  extract_field((reg_value),15,15)
#define exc_DIG_COM_RESET_CONTROL_PMD__core_s_rstb(reg_value)                                                             extract_field((reg_value),0,0)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__disable_ack_timeout(reg_value)                                                 extract_field((reg_value),15,15)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_vcoclk16_vld_frc_val(reg_value)                                            extract_field((reg_value),10,10)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_vcoclk16_vld_frc(reg_value)                                                extract_field((reg_value),9,9)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__vcoclk16_s_comclk_frc_on(reg_value)                                            extract_field((reg_value),8,8)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__vcoclk16_s_comclk_sel(reg_value)                                               extract_field((reg_value),7,7)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_mdio_trans_pkill(reg_value)                                                extract_field((reg_value),5,5)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__sup_rst_seq_frc(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__sup_rst_seq_frc_val(reg_value)                                                 extract_field((reg_value),3,3)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_core_dp_h_rstb_pkill(reg_value)                                            extract_field((reg_value),1,1)
#define exc_DIG_COM_MASKDATA_REG__maskdata(reg_value)                                                                     extract_field((reg_value),15,0)
#define exc_DIG_COM_TOP_USER_CONTROL_0__uc_active(reg_value)                                                              extract_field((reg_value),15,15)
#define exc_DIG_COM_TOP_USER_CONTROL_0__afe_s_pll_pwrdn(reg_value)                                                        extract_field((reg_value),14,14)
#define exc_DIG_COM_TOP_USER_CONTROL_0__core_dp_s_rstb(reg_value)                                                         extract_field((reg_value),13,13)
#define exc_DIG_COM_TOP_USER_CONTROL_0__maskdata_bus_assign(reg_value)                                                    extract_field((reg_value),11,10)
#define exc_DIG_COM_TOP_USER_CONTROL_0__heartbeat_count_1us(reg_value)                                                    extract_field((reg_value),9,0)
#define exc_DIG_COM_UC_ACK_CORE_CONTROL__uc_ack_core_dp_reset(reg_value)                                                  extract_field((reg_value),1,1)
#define exc_DIG_COM_UC_ACK_CORE_CONTROL__uc_ack_core_cfg_done(reg_value)                                                  extract_field((reg_value),0,0)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__lane_reset_released(reg_value)                                            extract_field((reg_value),14,14)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__lane_reset_released_index(reg_value)                                      extract_field((reg_value),12,8)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__tx_lane_reset_released(reg_value)                                         extract_field((reg_value),15,15)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__tx_lane_reset_released_index(reg_value)                                   extract_field((reg_value),7,3)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__core_dp_reset_state(reg_value)                                            extract_field((reg_value),2,0)
#define exc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL__core_reg_reset_occurred(reg_value)                                   extract_field((reg_value),0,0)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__rst_seq_dis_flt_mode(reg_value)                                                extract_field((reg_value),15,14)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__pwrdn_seq_timer(reg_value)                                                     extract_field((reg_value),11,9)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__dsc_pwrdn_seq_timer(reg_value)                                                 extract_field((reg_value),8,6)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__dsc_rst_seq_timer(reg_value)                                                   extract_field((reg_value),5,3)
#define exc_DIG_COM_RST_SEQ_TIMER_CONTROL__rst_seq_timer(reg_value)                                                       extract_field((reg_value),2,0)
#define exc_DIG_COM_PMD_CORE_MODE_STATUS__pmd_core_mode(reg_value)                                                        extract_field((reg_value),15,0)
#define ex_DSC_A_CDR_STATUS_INTEG_REG__cdr_integ_reg(reg_value)                                                           extract_field_signed((reg_value),15,0)
#define ex_DSC_A_CDR_STATUS_PHASE_ERROR__cdr_phase_err(reg_value)                                                         extract_field_signed((reg_value),5,0)
#define ex_DSC_A_RX_PI_CNT_BIN_D__cnt_bin_p1_dreg(reg_value)                                                              extract_field((reg_value),14,8)
#define ex_DSC_A_RX_PI_CNT_BIN_D__cnt_bin_d_dreg(reg_value)                                                               extract_field((reg_value),6,0)
#define ex_DSC_A_RX_PI_CNT_BIN_P__cnt_bin_m1_preg(reg_value)                                                              extract_field((reg_value),14,8)
#define ex_DSC_A_RX_PI_CNT_BIN_P__cnt_bin_p1_preg(reg_value)                                                              extract_field((reg_value),6,0)
#define ex_DSC_A_RX_PI_CNT_BIN_M__cnt_bin_d_mreg(reg_value)                                                               extract_field((reg_value),14,8)
#define ex_DSC_A_RX_PI_CNT_BIN_M__cnt_bin_m1_mreg(reg_value)                                                              extract_field((reg_value),6,0)
#define ex_DSC_A_RX_PI_DIFF_BIN__cnt_d_minus_p1(reg_value)                                                                extract_field_signed((reg_value),15,8)
#define ex_DSC_A_RX_PI_DIFF_BIN__cnt_d_minus_m1(reg_value)                                                                extract_field_signed((reg_value),7,0)
#define ex_DSC_A_CDR_CONTROL_0__cdr_lm_thr_sel(reg_value)                                                                 extract_field((reg_value),10,8)
#define ex_DSC_A_CDR_CONTROL_0__cdr_freq_override_en(reg_value)                                                           extract_field((reg_value),7,7)
#define ex_DSC_A_CDR_CONTROL_0__cdr_integ_sat_sel(reg_value)                                                              extract_field((reg_value),6,6)
#define ex_DSC_A_CDR_CONTROL_0__cdr_phase_err_frz(reg_value)                                                              extract_field((reg_value),5,5)
#define ex_DSC_A_CDR_CONTROL_0__cdr_integ_reg_clr(reg_value)                                                              extract_field((reg_value),4,4)
#define ex_DSC_A_CDR_CONTROL_0__cdr_freq_en(reg_value)                                                                    extract_field((reg_value),2,2)
#define ex_DSC_A_CDR_CONTROL_0__br_pd_en(reg_value)                                                                       extract_field((reg_value),1,1)
#define ex_DSC_A_CDR_CONTROL_0__cdr_phase_sat_ctrl(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_DSC_A_CDR_CONTROL_1__cdr_freq_override_val(reg_value)                                                          extract_field_signed((reg_value),15,1)
#define ex_DSC_A_CDR_CONTROL_1__dfe_vga_unfreeze(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_DSC_A_CDR_CONTROL_2__osx2p_pherr_gain(reg_value)                                                               extract_field((reg_value),9,8)
#define ex_DSC_A_CDR_CONTROL_2__pattern_sel(reg_value)                                                                    extract_field((reg_value),7,4)
#define ex_DSC_A_CDR_CONTROL_2__phase_err_offset_mult_2(reg_value)                                                        extract_field((reg_value),1,1)
#define ex_DSC_A_CDR_CONTROL_2__cdr_zero_polarity(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_DSC_A_TRNSUM_CNTL_5__edge_count_refless_en(reg_value)                                                          extract_field((reg_value),15,15)
#define ex_DSC_A_TRNSUM_CNTL_5__trnsum_eye_closure_err_sel(reg_value)                                                     extract_field((reg_value),13,12)
#define ex_DSC_A_TRNSUM_CNTL_5__swap_lms_data(reg_value)                                                                  extract_field((reg_value),11,11)
#define ex_DSC_A_TRNSUM_CNTL_5__swap_lms_m1(reg_value)                                                                    extract_field((reg_value),10,10)
#define ex_DSC_A_TRNSUM_CNTL_5__trnsum_prbs_sel(reg_value)                                                                extract_field((reg_value),6,5)
#define ex_DSC_A_TRNSUM_CNTL_5__trnsum_eye_close_prev_en(reg_value)                                                       extract_field((reg_value),4,4)
#define ex_DSC_A_TRNSUM_CNTL_5__trnsum_pattern_match_sel(reg_value)                                                       extract_field((reg_value),3,2)
#define ex_DSC_A_TRNSUM_CNTL_5__trnsum_disable_sm_clear(reg_value)                                                        extract_field((reg_value),1,1)
#define ex_DSC_A_TRNSUM_CNTL_5__trnsum_clr_sc(reg_value)                                                                  extract_field((reg_value),0,0)
#define ex_DSC_A_RX_PI_CONTROL__rx_pi_manual_reset(reg_value)                                                             extract_field((reg_value),15,15)
#define ex_DSC_A_RX_PI_CONTROL__rx_pi_slicers_en(reg_value)                                                               extract_field((reg_value),14,12)
#define ex_DSC_A_RX_PI_CONTROL__rx_pi_manual_mode(reg_value)                                                              extract_field((reg_value),11,11)
#define ex_DSC_A_RX_PI_CONTROL__rx_pi_phase_step_dir(reg_value)                                                           extract_field((reg_value),10,10)
#define ex_DSC_A_RX_PI_CONTROL__rx_pi_manual_strobe(reg_value)                                                            extract_field((reg_value),9,9)
#define ex_DSC_A_RX_PI_CONTROL__rx_pi_phase_step_cnt(reg_value)                                                           extract_field((reg_value),6,0)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_supp_info(reg_value)                                                                 extract_field((reg_value),15,8)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_ready_for_cmd(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_error_found(reg_value)                                                               extract_field((reg_value),6,6)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_gp_uc_req(reg_value)                                                                 extract_field((reg_value),5,0)
#define ex_DSC_A_DSC_SCRATCH__uc_dsc_data(reg_value)                                                                      extract_field((reg_value),15,0)
#define ex_DSC_B_DSC_SM_CTRL_0__uc_facq_ack(reg_value)                                                                    extract_field((reg_value),0,0)
#define ex_DSC_B_DSC_SM_CTRL_0__eee_mode_en(reg_value)                                                                    extract_field((reg_value),1,1)
#define ex_DSC_B_DSC_SM_CTRL_0__eee_quiet_rx_afe_pwrdwn_val(reg_value)                                                    extract_field((reg_value),2,2)
#define ex_DSC_B_DSC_SM_CTRL_0__ignore_rx_mode(reg_value)                                                                 extract_field((reg_value),3,3)
#define ex_DSC_B_DSC_SM_CTRL_0__cl72_timer_en(reg_value)                                                                  extract_field((reg_value),4,4)
#define ex_DSC_B_DSC_SM_CTRL_0__uc_tune_en(reg_value)                                                                     extract_field((reg_value),5,5)
#define ex_DSC_B_DSC_SM_CTRL_0__hw_tune_en(reg_value)                                                                     extract_field((reg_value),6,6)
#define ex_DSC_B_DSC_SM_CTRL_0__uc_trnsum_en(reg_value)                                                                   extract_field((reg_value),7,7)
#define ex_DSC_B_DSC_SM_CTRL_0__eee_measure_en(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_DSC_B_DSC_SM_CTRL_0__slicer_cal_done_clear(reg_value)                                                          extract_field((reg_value),9,9)
#define ex_DSC_B_DSC_SM_CTRL_0__slicer_cal_bypass(reg_value)                                                              extract_field((reg_value),10,10)
#define ex_DSC_B_DSC_SM_CTRL_0__uc_ack_dsc_eee_done(reg_value)                                                            extract_field((reg_value),11,11)
#define ex_DSC_B_DSC_SM_CTRL_0__uc_ack_dsc_restart(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_DSC_B_DSC_SM_CTRL_0__uc_ack_dsc_config(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_DSC_B_DSC_SM_CTRL_0__set_meas_incomplete(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_DSC_B_DSC_SM_CTRL_1__rx_dsc_lock_frc(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_DSC_B_DSC_SM_CTRL_1__rx_dsc_lock_frc_val(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_B_DSC_SM_CTRL_1__dsc_clr_frc(reg_value)                                                                    extract_field((reg_value),2,2)
#define ex_DSC_B_DSC_SM_CTRL_1__dsc_clr_frc_val(reg_value)                                                                extract_field((reg_value),3,3)
#define ex_DSC_B_DSC_SM_CTRL_1__trnsum_frz_frc(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_DSC_B_DSC_SM_CTRL_1__trnsum_frz_frc_val(reg_value)                                                             extract_field((reg_value),5,5)
#define ex_DSC_B_DSC_SM_CTRL_1__timer_done_frc(reg_value)                                                                 extract_field((reg_value),6,6)
#define ex_DSC_B_DSC_SM_CTRL_1__timer_done_frc_val(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_DSC_B_DSC_SM_CTRL_1__freq_upd_en_frc(reg_value)                                                                extract_field((reg_value),8,8)
#define ex_DSC_B_DSC_SM_CTRL_1__freq_upd_en_frc_val(reg_value)                                                            extract_field((reg_value),9,9)
#define ex_DSC_B_DSC_SM_CTRL_1__cdr_frz_frc(reg_value)                                                                    extract_field((reg_value),10,10)
#define ex_DSC_B_DSC_SM_CTRL_1__cdr_frz_frc_val(reg_value)                                                                extract_field((reg_value),11,11)
#define ex_DSC_B_DSC_SM_CTRL_1__trnsum_clr_frc(reg_value)                                                                 extract_field((reg_value),12,12)
#define ex_DSC_B_DSC_SM_CTRL_1__trnsum_clr_frc_val(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_DSC_B_DSC_SM_CTRL_2__eee_lfsr_cnt(reg_value)                                                                   extract_field((reg_value),12,0)
#define ex_DSC_B_DSC_SM_CTRL_3__measure_lfsr_cnt(reg_value)                                                               extract_field((reg_value),12,0)
#define ex_DSC_B_DSC_SM_CTRL_4__acq_cdr_timeout(reg_value)                                                                extract_field((reg_value),4,0)
#define ex_DSC_B_DSC_SM_CTRL_4__cdr_settle_timeout(reg_value)                                                             extract_field((reg_value),9,5)
#define ex_DSC_B_DSC_SM_CTRL_4__hw_tune_timeout(reg_value)                                                                extract_field((reg_value),14,10)
#define ex_DSC_B_DSC_SM_CTRL_5__measure_timeout(reg_value)                                                                extract_field((reg_value),4,0)
#define ex_DSC_B_DSC_SM_CTRL_5__eee_acq_cdr_timeout(reg_value)                                                            extract_field((reg_value),9,5)
#define ex_DSC_B_DSC_SM_CTRL_5__eee_cdr_settle_timeout(reg_value)                                                         extract_field((reg_value),14,10)
#define ex_DSC_B_DSC_SM_CTRL_6__eee_hw_tune_timeout(reg_value)                                                            extract_field((reg_value),4,0)
#define ex_DSC_B_DSC_SM_CTRL_6__eee_ana_pwr_timeout(reg_value)                                                            extract_field((reg_value),14,10)
#define ex_DSC_B_DSC_SM_CTRL_6__slicer_cal_timeout(reg_value)                                                             extract_field((reg_value),9,5)
#define ex_DSC_B_DSC_SM_CTRL_7__cdr_bwsel_integ_acqcdr(reg_value)                                                         extract_field((reg_value),3,0)
#define ex_DSC_B_DSC_SM_CTRL_7__cdr_bwsel_integ_eee_acqcdr(reg_value)                                                     extract_field((reg_value),7,4)
#define ex_DSC_B_DSC_SM_CTRL_7__cdr_bwsel_integ_norm(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_DSC_B_DSC_SM_CTRL_7__cdr_bwsel_prop_acqcdr(reg_value)                                                          extract_field((reg_value),13,12)
#define ex_DSC_B_DSC_SM_CTRL_7__cdr_bwsel_prop_norm(reg_value)                                                            extract_field((reg_value),15,14)
#define ex_DSC_B_DSC_SM_CTRL_8__phase_err_offset(reg_value)                                                               extract_field_signed((reg_value),3,0)
#define ex_DSC_B_DSC_SM_CTRL_8__eee_phase_err_offset(reg_value)                                                           extract_field_signed((reg_value),7,4)
#define ex_DSC_B_DSC_SM_CTRL_8__phase_err_offset_en(reg_value)                                                            extract_field((reg_value),9,8)
#define ex_DSC_B_DSC_SM_CTRL_8__eee_phase_err_offset_en(reg_value)                                                        extract_field((reg_value),11,10)
#define ex_DSC_B_DSC_SM_CTRL_8__cdr_bwsel_prop_eee_acqcdr(reg_value)                                                      extract_field((reg_value),15,14)
#define ex_DSC_B_DSC_SM_CTRL_9__dcoff_cal_timeout(reg_value)                                                              extract_field((reg_value),14,10)
#define ex_DSC_B_DSC_SM_CTRL_9__rx_restart_pmd(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_DSC_B_DSC_SM_CTRL_9__rx_restart_pmd_hold(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0__dsc_state_one_hot_0(reg_value)                                        extract_field((reg_value),15,0)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1__dsc_state_one_hot_1(reg_value)                                        extract_field((reg_value),1,0)
#define ex_DSC_B_DSC_SM_STATUS_RESTART__restart_pi_ext_mode(reg_value)                                                    extract_field((reg_value),0,0)
#define ex_DSC_B_DSC_SM_STATUS_RESTART__restart_sigdet(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_DSC_B_DSC_SM_STATUS_RESTART__restart_pmd_restart(reg_value)                                                    extract_field((reg_value),2,2)
#define ex_DSC_B_DSC_SM_STATUS_RESTART__eee_quiet_from_eee_states(reg_value)                                              extract_field((reg_value),3,3)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE__dsc_state(reg_value)                                                            extract_field((reg_value),15,11)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE__dsc_sm_ready_for_cmd(reg_value)                                                 extract_field((reg_value),7,7)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE__cdr_lm_outoflock(reg_value)                                                     extract_field((reg_value),6,6)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE__dsc_sm_scratch(reg_value)                                                       extract_field((reg_value),10,8)
#define ex_DSC_B_DSC_SM_STATUS_DSC_STATE__dsc_sm_gp_uc_req(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_DSC_B_DSC_SM_STATUS_DSC_LOCK__eee_measure_cnt(reg_value)                                                       extract_field((reg_value),15,7)
#define ex_DSC_B_DSC_SM_STATUS_DSC_LOCK__slicer_cal_done(reg_value)                                                       extract_field((reg_value),2,2)
#define ex_DSC_B_DSC_SM_STATUS_DSC_LOCK__meas_incomplete(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_DSC_B_DSC_SM_STATUS_DSC_LOCK__rx_dsc_lock(reg_value)                                                           extract_field((reg_value),0,0)
#define ex_DSC_C_DFE_1_CTL__dfe_1_en(reg_value)                                                                           extract_field((reg_value),15,15)
#define ex_DSC_C_DFE_1_CTL__dfe_1_err_sel(reg_value)                                                                      extract_field((reg_value),14,13)
#define ex_DSC_C_DFE_1_CTL__dfe_1_gradient_invert(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_DSC_C_DFE_1_CTL__dfe_1_err_gain(reg_value)                                                                     extract_field((reg_value),11,10)
#define ex_DSC_C_DFE_1_CTL__dfe_1_inv_m1(reg_value)                                                                       extract_field((reg_value),9,9)
#define ex_DSC_C_DFE_1_CTL__dfe_1_inv_p1(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_DSC_C_DFE_1_CTL__dfe_1_cmn_only(reg_value)                                                                     extract_field((reg_value),1,1)
#define ex_DSC_C_DFE_1_CTL__dfe_1_acc_clr(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_DSC_C_DFE_2_CTL__dfe_2_en(reg_value)                                                                           extract_field((reg_value),15,15)
#define ex_DSC_C_DFE_2_CTL__dfe_2_err_sel(reg_value)                                                                      extract_field((reg_value),14,13)
#define ex_DSC_C_DFE_2_CTL__dfe_2_gradient_invert(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_DSC_C_DFE_2_CTL__dfe_2_err_gain(reg_value)                                                                     extract_field((reg_value),11,10)
#define ex_DSC_C_DFE_2_CTL__dfe_2_inv_m1(reg_value)                                                                       extract_field((reg_value),9,9)
#define ex_DSC_C_DFE_2_CTL__dfe_2_inv_p1(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_DSC_C_DFE_2_CTL__dfe_2_cmn_only(reg_value)                                                                     extract_field((reg_value),1,1)
#define ex_DSC_C_DFE_2_CTL__dfe_2_acc_clr(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_DSC_C_DFE_3_CTL__dfe_3_en(reg_value)                                                                           extract_field((reg_value),15,15)
#define ex_DSC_C_DFE_3_CTL__dfe_3_err_sel(reg_value)                                                                      extract_field((reg_value),14,13)
#define ex_DSC_C_DFE_3_CTL__dfe_3_gradient_invert(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_DSC_C_DFE_3_CTL__dfe_3_err_gain(reg_value)                                                                     extract_field((reg_value),11,10)
#define ex_DSC_C_DFE_3_CTL__dfe_3_inv_m1(reg_value)                                                                       extract_field((reg_value),9,9)
#define ex_DSC_C_DFE_3_CTL__dfe_3_inv_p1(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_DSC_C_DFE_3_CTL__dfe_3_acc_clr(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_DSC_C_DFE_4_CTL__dfe_4_en(reg_value)                                                                           extract_field((reg_value),15,15)
#define ex_DSC_C_DFE_4_CTL__dfe_4_err_sel(reg_value)                                                                      extract_field((reg_value),14,13)
#define ex_DSC_C_DFE_4_CTL__dfe_4_gradient_invert(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_DSC_C_DFE_4_CTL__dfe_4_err_gain(reg_value)                                                                     extract_field((reg_value),11,10)
#define ex_DSC_C_DFE_4_CTL__dfe_4_inv_m1(reg_value)                                                                       extract_field((reg_value),9,9)
#define ex_DSC_C_DFE_4_CTL__dfe_4_inv_p1(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_DSC_C_DFE_4_CTL__dfe_4_acc_clr(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_DSC_C_DFE_5_CTL__dfe_5_en(reg_value)                                                                           extract_field((reg_value),15,15)
#define ex_DSC_C_DFE_5_CTL__dfe_5_err_sel(reg_value)                                                                      extract_field((reg_value),14,13)
#define ex_DSC_C_DFE_5_CTL__dfe_5_gradient_invert(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_DSC_C_DFE_5_CTL__dfe_5_err_gain(reg_value)                                                                     extract_field((reg_value),11,10)
#define ex_DSC_C_DFE_5_CTL__dfe_5_inv_m1(reg_value)                                                                       extract_field((reg_value),9,9)
#define ex_DSC_C_DFE_5_CTL__dfe_5_inv_p1(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_DSC_C_DFE_5_CTL__dfe_5_acc_clr(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_DSC_C_DFE_PAT_CTL__dfe_pattern_bit_en(reg_value)                                                               extract_field((reg_value),13,8)
#define ex_DSC_C_DFE_PAT_CTL__dfe_pattern(reg_value)                                                                      extract_field((reg_value),5,0)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_acc_hys_en(reg_value)                                                                extract_field((reg_value),15,15)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_allow_simult(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_update_gain(reg_value)                                                               extract_field((reg_value),13,13)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_eye_closure_err_sel(reg_value)                                                       extract_field((reg_value),7,6)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_hw_eye_closure_en(reg_value)                                                         extract_field((reg_value),5,5)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_leaky_lms_upd_dur(reg_value)                                                         extract_field((reg_value),4,1)
#define ex_DSC_C_DFE_COMMON_CTL__dfe_leaky_lms_en(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_DSC_C_HWTUNE_OVR_OVERRIDE__hwtune_ovr_write_en(reg_value)                                                      extract_field((reg_value),15,15)
#define ex_DSC_C_HWTUNE_OVR_OVERRIDE__hwtune_ovr_write_sel(reg_value)                                                     extract_field((reg_value),13,9)
#define ex_DSC_C_HWTUNE_OVR_OVERRIDE__hwtune_ovr_write_val(reg_value)                                                     extract_field((reg_value),8,0)
#define ex_DSC_C_VGA_CTL__vga_en(reg_value)                                                                               extract_field((reg_value),15,15)
#define ex_DSC_C_VGA_CTL__vga_err_sel(reg_value)                                                                          extract_field((reg_value),14,13)
#define ex_DSC_C_VGA_CTL__vga_p1_gradient_invert(reg_value)                                                               extract_field((reg_value),12,12)
#define ex_DSC_C_VGA_CTL__vga_err_gain(reg_value)                                                                         extract_field((reg_value),11,10)
#define ex_DSC_C_VGA_CTL__vga_inv_m1(reg_value)                                                                           extract_field((reg_value),9,9)
#define ex_DSC_C_VGA_CTL__vga_inv_p1(reg_value)                                                                           extract_field((reg_value),8,8)
#define ex_DSC_C_VGA_CTL__vga_update_gain(reg_value)                                                                      extract_field((reg_value),7,6)
#define ex_DSC_C_VGA_CTL__vga_affected_by_dfe1(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_DSC_C_VGA_CTL__vga_update_style(reg_value)                                                                     extract_field((reg_value),3,2)
#define ex_DSC_C_VGA_CTL__vga_acc_hys_en(reg_value)                                                                       extract_field((reg_value),1,1)
#define ex_DSC_C_VGA_CTL__vga_p1_acc_clr(reg_value)                                                                       extract_field((reg_value),0,0)
#define ex_DSC_C_VGA_PAT_EYEDIAG_CTL__p1_eyediag_en(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_DSC_C_VGA_PAT_EYEDIAG_CTL__vga_pattern_bit_en(reg_value)                                                       extract_field((reg_value),7,4)
#define ex_DSC_C_VGA_PAT_EYEDIAG_CTL__vga_pattern(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_DSC_C_P1_FRAC_OFFS_CTL__p1_hwtune_max(reg_value)                                                               extract_field_signed((reg_value),15,10)
#define ex_DSC_C_P1_FRAC_OFFS_CTL__p1_off_3levelq_en(reg_value)                                                           extract_field((reg_value),8,8)
#define ex_DSC_C_P1_FRAC_OFFS_CTL__p1_offset_en(reg_value)                                                                extract_field((reg_value),7,7)
#define ex_DSC_C_P1_FRAC_OFFS_CTL__p1_offset(reg_value)                                                                   extract_field_signed((reg_value),6,0)
#define ex_DSC_C_VGA_P1_MISC_CONTROL__p1_hwtune_min(reg_value)                                                            extract_field_signed((reg_value),15,10)
#define ex_DSC_C_VGA_P1_MISC_CONTROL__vga_op_short_norm(reg_value)                                                        extract_field((reg_value),7,7)
#define ex_DSC_C_VGA_P1_MISC_CONTROL__vga_op_short_offcal(reg_value)                                                      extract_field((reg_value),6,6)
#define ex_DSC_C_VGA_P1_MISC_CONTROL__vga_hwtune_min(reg_value)                                                           extract_field_signed((reg_value),5,0)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_grad_inv(reg_value)                                              extract_field((reg_value),7,7)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_inv_p1(reg_value)                                                extract_field((reg_value),6,6)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_inv_m1(reg_value)                                                extract_field((reg_value),5,5)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_inv_data(reg_value)                                              extract_field((reg_value),4,4)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_err_gain(reg_value)                                              extract_field((reg_value),3,2)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_hys_en(reg_value)                                                extract_field((reg_value),1,1)
#define ex_DSC_C_SLICER_OFFSET_CONTROL__hw_slicer_offset_en(reg_value)                                                    extract_field((reg_value),0,0)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__dc_offset_pattern_bit_en(reg_value)                                                extract_field((reg_value),15,12)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__dc_offset_pattern(reg_value)                                                       extract_field((reg_value),11,8)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__hw_dc_offset_grad_inv(reg_value)                                                   extract_field((reg_value),6,6)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__dc_offset_pattern_inv_en(reg_value)                                                extract_field((reg_value),5,5)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__dc_offset_inv(reg_value)                                                           extract_field((reg_value),4,4)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__hw_dc_offset_err_gain(reg_value)                                                   extract_field((reg_value),3,2)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__hw_dc_offset_hys_en(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_DSC_C_DC_SLICER_OFFSET_CTL__dc_offset_en(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_en(reg_value)                                                                       extract_field((reg_value),15,15)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_err_sel(reg_value)                                                                  extract_field((reg_value),14,12)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_random_tapsel_disable(reg_value)                                                    extract_field((reg_value),11,11)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_inv_pattern_en(reg_value)                                                           extract_field((reg_value),10,10)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_pattern_full_check_off(reg_value)                                                   extract_field((reg_value),9,9)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_edge_pattern_en(reg_value)                                                          extract_field((reg_value),8,8)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_gain(reg_value)                                                                     extract_field((reg_value),7,6)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_eye_closure_en(reg_value)                                                           extract_field((reg_value),5,5)
#define ex_DSC_D_TRNSUM_CTL_1__cdr_qphase_mult_en(reg_value)                                                              extract_field((reg_value),4,4)
#define ex_DSC_D_TRNSUM_CTL_1__trnsum_tap_range_sel(reg_value)                                                            extract_field((reg_value),3,2)
#define ex_DSC_D_TRNSUM_CTL_2__trnsum_pattern(reg_value)                                                                  extract_field((reg_value),15,8)
#define ex_DSC_D_TRNSUM_CTL_2__trnsum_pattern_bit_en(reg_value)                                                           extract_field((reg_value),7,0)
#define ex_DSC_D_TRNSUM_CTL_3__trnsum_tap_en(reg_value)                                                                   extract_field((reg_value),15,8)
#define ex_DSC_D_TRNSUM_CTL_3__trnsum_tap_sign(reg_value)                                                                 extract_field((reg_value),7,0)
#define ex_DSC_D_TRNSUM_CTL_4__tdr_cycle_bin(reg_value)                                                                   extract_field((reg_value),15,12)
#define ex_DSC_D_TRNSUM_CTL_4__tdr_cycle_sel(reg_value)                                                                   extract_field((reg_value),11,8)
#define ex_DSC_D_TRNSUM_CTL_4__tdr_trnsum_en(reg_value)                                                                   extract_field((reg_value),7,7)
#define ex_DSC_D_TRNSUM_CTL_4__tdr_bit_sel(reg_value)                                                                     extract_field((reg_value),6,2)
#define ex_DSC_D_TRNSUM_CTL_4__trnsum_unsigned_flip(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_D_TRNSUM_CTL_4__trnsum_unsigned_corr(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_DSC_D_TRNSUM_STS_1__trnsum_e_high(reg_value)                                                                   extract_field_signed((reg_value),15,0)
#define ex_DSC_D_TRNSUM_STS_2__trnsum_e_low(reg_value)                                                                    extract_field((reg_value),7,0)
#define ex_DSC_D_TRNSUM_STS_3__trnsum_o_high(reg_value)                                                                   extract_field_signed((reg_value),15,0)
#define ex_DSC_D_TRNSUM_STS_4__trnsum_o_low(reg_value)                                                                    extract_field((reg_value),7,0)
#define ex_DSC_D_TRNSUM_STS_5__trnsum_high(reg_value)                                                                     extract_field_signed((reg_value),15,0)
#define ex_DSC_D_TRNSUM_STS_6__trnsum_low(reg_value)                                                                      extract_field((reg_value),9,0)
#define ex_DSC_D_VGA_P1EYEDIAG_STS__p1_wants_to_go_high(reg_value)                                                        extract_field((reg_value),15,15)
#define ex_DSC_D_VGA_P1EYEDIAG_STS__p1_wants_to_go_low(reg_value)                                                         extract_field((reg_value),14,14)
#define ex_DSC_D_VGA_P1EYEDIAG_STS__p1_eyediag_bin(reg_value)                                                             extract_field_signed((reg_value),13,8)
#define ex_DSC_D_VGA_P1EYEDIAG_STS__vga_wants_to_go_low(reg_value)                                                        extract_field((reg_value),6,6)
#define ex_DSC_D_VGA_P1EYEDIAG_STS__vga_bin(reg_value)                                                                    extract_field((reg_value),5,0)
#define ex_DSC_D_DFE_1_STS__dfe_1_wants_negative(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_DSC_D_DFE_1_STS__dfe_1_e(reg_value)                                                                            extract_field((reg_value),13,11)
#define ex_DSC_D_DFE_1_STS__dfe_1_o(reg_value)                                                                            extract_field((reg_value),10,8)
#define ex_DSC_D_DFE_1_STS__dfe_1_cmn(reg_value)                                                                          extract_field((reg_value),5,0)
#define ex_DSC_D_DFE_2_STS__dfe_2_e(reg_value)                                                                            extract_field((reg_value),13,11)
#define ex_DSC_D_DFE_2_STS__dfe_2_o(reg_value)                                                                            extract_field((reg_value),10,8)
#define ex_DSC_D_DFE_2_STS__dfe_2_se(reg_value)                                                                           extract_field((reg_value),6,6)
#define ex_DSC_D_DFE_2_STS__dfe_2_so(reg_value)                                                                           extract_field((reg_value),5,5)
#define ex_DSC_D_DFE_2_STS__dfe_2_cmn(reg_value)                                                                          extract_field((reg_value),4,0)
#define ex_DSC_D_DFE_3_4_5_STS__dfe_5_cmn(reg_value)                                                                      extract_field_signed((reg_value),15,11)
#define ex_DSC_D_DFE_3_4_5_STS__dfe_4_cmn(reg_value)                                                                      extract_field_signed((reg_value),10,6)
#define ex_DSC_D_DFE_3_4_5_STS__dfe_3_cmn(reg_value)                                                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_D_VGA_TAP_BIN__vga3_ctrl_bin(reg_value)                                                                    extract_field((reg_value),11,8)
#define ex_DSC_D_VGA_TAP_BIN__vga2_ctrl_bin(reg_value)                                                                    extract_field((reg_value),7,4)
#define ex_DSC_D_VGA_TAP_BIN__vga1_ctrl_bin(reg_value)                                                                    extract_field((reg_value),3,0)
#define ex_DSC_E_CTRL__pf_hiz(reg_value)                                                                                  extract_field((reg_value),7,7)
#define ex_DSC_E_CTRL__m1_thresh_sel(reg_value)                                                                           extract_field((reg_value),6,5)
#define ex_DSC_E_CTRL__m1_thresh_zero(reg_value)                                                                          extract_field((reg_value),4,4)
#define ex_DSC_E_CTRL__p1_thresh_sel(reg_value)                                                                           extract_field((reg_value),3,3)
#define ex_DSC_E_CTRL__en_hgain(reg_value)                                                                                extract_field((reg_value),2,2)
#define ex_DSC_E_CTRL__offset_pd(reg_value)                                                                               extract_field((reg_value),1,1)
#define ex_DSC_E_CTRL__pd_ch_p1(reg_value)                                                                                extract_field((reg_value),0,0)
#define ex_DSC_E_PF_CTRL__pf_ctrl(reg_value)                                                                              extract_field((reg_value),3,0)
#define ex_DSC_E_PF2_LOWP_CTRL__pf2_lowp_ctrl(reg_value)                                                                  extract_field((reg_value),2,0)
#define ex_DSC_F_DSC_F_DATA_ODD_OFFSET__data_offset_odd_bin(reg_value)                                                    extract_field_signed((reg_value),5,0)
#define ex_DSC_F_DSC_F_DATA_EVEN_OFFSET__data_offset_evn_bin(reg_value)                                                   extract_field_signed((reg_value),5,0)
#define ex_DSC_F_DSC_F_P1_ODD_OFFSET__p1_offset_odd_bin(reg_value)                                                        extract_field_signed((reg_value),5,0)
#define ex_DSC_F_DSC_F_P1_EVEN_OFFSET__p1_offset_evn_bin(reg_value)                                                       extract_field_signed((reg_value),5,0)
#define ex_DSC_F_DSC_F_M1_ODD_OFFSET__m1_offset_odd_bin(reg_value)                                                        extract_field_signed((reg_value),5,0)
#define ex_DSC_F_DSC_F_M1_EVEN_OFFSET__m1_offset_evn_bin(reg_value)                                                       extract_field_signed((reg_value),5,0)
#define ex_DSC_F_DSC_F_DC_OFFSET__dc_offset_bin(reg_value)                                                                extract_field_signed((reg_value),6,0)
#define ex_DSC_G_DSC_SM_CTL_15__L1_phase_err_offset_en_G2(reg_value)                                                      extract_field((reg_value),15,14)
#define ex_DSC_G_DSC_SM_CTL_15__L1_phase_err_offset_en_G1(reg_value)                                                      extract_field((reg_value),13,12)
#define ex_DSC_G_DSC_SM_CTL_15__L0s_phase_err_offset_en_G3(reg_value)                                                     extract_field((reg_value),11,10)
#define ex_DSC_G_DSC_SM_CTL_15__L0s_phase_err_offset_en_G2(reg_value)                                                     extract_field((reg_value),9,8)
#define ex_DSC_G_DSC_SM_CTL_15__L0s_phase_err_offset_en_G1(reg_value)                                                     extract_field((reg_value),7,6)
#define ex_DSC_G_DSC_SM_CTL_15__phase_err_offset_en_G3(reg_value)                                                         extract_field((reg_value),5,4)
#define ex_DSC_G_DSC_SM_CTL_15__phase_err_offset_en_G2(reg_value)                                                         extract_field((reg_value),3,2)
#define ex_DSC_G_DSC_SM_CTL_15__phase_err_offset_en_G1(reg_value)                                                         extract_field((reg_value),1,0)
#define ex_DSC_G_DSC_SM_CTL_16__RxL1Active_frc(reg_value)                                                                 extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_16__RxL1Active_frc_val(reg_value)                                                             extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_16__phase_err_offset_G3(reg_value)                                                            extract_field_signed((reg_value),13,10)
#define ex_DSC_G_DSC_SM_CTL_16__phase_err_offset_G2(reg_value)                                                            extract_field_signed((reg_value),9,6)
#define ex_DSC_G_DSC_SM_CTL_16__phase_err_offset_G1(reg_value)                                                            extract_field_signed((reg_value),5,2)
#define ex_DSC_G_DSC_SM_CTL_16__L1_phase_err_offset_en_G3(reg_value)                                                      extract_field((reg_value),1,0)
#define ex_DSC_G_DSC_SM_CTL_17__L1_phase_err_offset_G1(reg_value)                                                         extract_field_signed((reg_value),15,12)
#define ex_DSC_G_DSC_SM_CTL_17__L0s_phase_err_offset_G3(reg_value)                                                        extract_field_signed((reg_value),11,8)
#define ex_DSC_G_DSC_SM_CTL_17__L0s_phase_err_offset_G2(reg_value)                                                        extract_field_signed((reg_value),7,4)
#define ex_DSC_G_DSC_SM_CTL_17__L0s_phase_err_offset_G1(reg_value)                                                        extract_field_signed((reg_value),3,0)
#define ex_DSC_G_DSC_SM_CTL_18__RxL0sL1Failure_frc(reg_value)                                                             extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_18__RxL0sL1Failure_frc_val(reg_value)                                                         extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_18__dc_offset_frz_frc(reg_value)                                                              extract_field((reg_value),13,13)
#define ex_DSC_G_DSC_SM_CTL_18__dc_offset_frz_frc_val(reg_value)                                                          extract_field((reg_value),12,12)
#define ex_DSC_G_DSC_SM_CTL_18__dfe_frz_frc(reg_value)                                                                    extract_field((reg_value),11,11)
#define ex_DSC_G_DSC_SM_CTL_18__dfe_frz_frc_val(reg_value)                                                                extract_field((reg_value),10,10)
#define ex_DSC_G_DSC_SM_CTL_18__vga_frz_frc(reg_value)                                                                    extract_field((reg_value),9,9)
#define ex_DSC_G_DSC_SM_CTL_18__vga_frz_frc_val(reg_value)                                                                extract_field((reg_value),8,8)
#define ex_DSC_G_DSC_SM_CTL_18__L1_phase_err_offset_G3(reg_value)                                                         extract_field_signed((reg_value),7,4)
#define ex_DSC_G_DSC_SM_CTL_18__L1_phase_err_offset_G2(reg_value)                                                         extract_field_signed((reg_value),3,0)
#define ex_DSC_G_DSC_SM_CTL_19__RxL0sActive_frc(reg_value)                                                                extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_19__RxL0sActive_frc_val(reg_value)                                                            extract_field((reg_value),13,13)
#define ex_DSC_G_DSC_SM_CTL_19__L0sL1_lfsr_cnt_G2(reg_value)                                                              extract_field((reg_value),12,0)
#define ex_DSC_G_DSC_SM_CTL_20__L0sL1_lfsr_cnt_G3(reg_value)                                                              extract_field((reg_value),12,0)
#define ex_DSC_G_DSC_SM_CTL_21__hwtune_en_G1G2(reg_value)                                                                 extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_21__ucuse_en_G1G2(reg_value)                                                                  extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_21__use_facq_done_G1G2(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_DSC_G_DSC_SM_CTL_21__norm_lfsr_cnt_G1G2(reg_value)                                                             extract_field((reg_value),12,0)
#define ex_DSC_G_DSC_SM_CTL_22__facq_en_disable_G3(reg_value)                                                             extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_22__facq_en_disable_G2(reg_value)                                                             extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_22__facq_en_disable_G1(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_DSC_G_DSC_SM_CTL_22__norm_lfsr_cnt_G3(reg_value)                                                               extract_field((reg_value),12,0)
#define ex_DSC_G_DSC_SM_CTL_23__cdr_peak_polarity(reg_value)                                                              extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_23__L1_cdr_sttl_timeout_G3(reg_value)                                                         extract_field((reg_value),14,10)
#define ex_DSC_G_DSC_SM_CTL_23__L1_cdr_sttl_timeout_G2(reg_value)                                                         extract_field((reg_value),9,5)
#define ex_DSC_G_DSC_SM_CTL_23__L1_cdr_sttl_timeout_G1(reg_value)                                                         extract_field((reg_value),4,0)
#define ex_DSC_G_DSC_SM_CTL_24__dfe_acc_reset(reg_value)                                                                  extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_24__slicer_offset_timeout_G3(reg_value)                                                       extract_field((reg_value),14,10)
#define ex_DSC_G_DSC_SM_CTL_24__slicer_offset_timeout_G2(reg_value)                                                       extract_field((reg_value),9,5)
#define ex_DSC_G_DSC_SM_CTL_24__slicer_offset_timeout_G1(reg_value)                                                       extract_field((reg_value),4,0)
#define ex_DSC_G_DSC_SM_CTL_25__dc_offset_timeout_G3(reg_value)                                                           extract_field((reg_value),14,10)
#define ex_DSC_G_DSC_SM_CTL_25__dc_offset_timeout_G2(reg_value)                                                           extract_field((reg_value),9,5)
#define ex_DSC_G_DSC_SM_CTL_25__dc_offset_timeout_G1(reg_value)                                                           extract_field((reg_value),4,0)
#define ex_DSC_G_DSC_SM_CTL_26__adj_pi_en(reg_value)                                                                      extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_26__step_dir(reg_value)                                                                       extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_26__m1_minus_d_G2(reg_value)                                                                  extract_field((reg_value),13,7)
#define ex_DSC_G_DSC_SM_CTL_26__m1_minus_d_G1(reg_value)                                                                  extract_field((reg_value),6,0)
#define ex_DSC_G_DSC_SM_CTL_27__dc_offset_use_odd_G3(reg_value)                                                           extract_field((reg_value),11,11)
#define ex_DSC_G_DSC_SM_CTL_27__dc_offset_use_even_G3(reg_value)                                                          extract_field((reg_value),10,10)
#define ex_DSC_G_DSC_SM_CTL_27__dc_offset_use_odd_G1G2(reg_value)                                                         extract_field((reg_value),9,9)
#define ex_DSC_G_DSC_SM_CTL_27__dc_offset_use_even_G1G2(reg_value)                                                        extract_field((reg_value),8,8)
#define ex_DSC_G_DSC_SM_CTL_27__dsc_sm_manual_mode(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_DSC_G_DSC_SM_CTL_27__m1_minus_d_G3(reg_value)                                                                  extract_field((reg_value),6,0)
#define ex_DSC_G_DSC_SM_CTL_28__dsc_sm_tmux_sel(reg_value)                                                                extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_28__cdr_zero_from_m1_slicer_g2(reg_value)                                                     extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_28__cdr_zero_from_m1_slicer_g1(reg_value)                                                     extract_field((reg_value),13,13)
#define ex_DSC_G_DSC_SM_CTL_28__L0sL1_lfsr_cnt_G1(reg_value)                                                              extract_field((reg_value),12,0)
#define ex_DSC_G_DSC_SM_CTL_29__sigdet_frc_init(reg_value)                                                                extract_field((reg_value),15,15)
#define ex_DSC_G_DSC_SM_CTL_29__disable_L0s_exit(reg_value)                                                               extract_field((reg_value),14,14)
#define ex_DSC_G_DSC_SM_CTL_29__disable_L1_exit(reg_value)                                                                extract_field((reg_value),13,13)
#define ex_DSC_G_DSC_SM_CTL_29__dsc_slicer_offset_done_frc(reg_value)                                                     extract_field((reg_value),12,12)
#define ex_DSC_G_DSC_SM_CTL_29__dsc_slicer_offset_done_frc_val(reg_value)                                                 extract_field((reg_value),11,11)
#define ex_DSC_G_DSC_SM_CTL_29__dsc_slicer_offset_cnt_frc(reg_value)                                                      extract_field((reg_value),10,10)
#define ex_DSC_G_DSC_SM_CTL_29__dsc_slicer_offset_cnt_frc_val(reg_value)                                                  extract_field((reg_value),9,7)
#define ex_DSC_G_DSC_SM_CTL_29__redo_slicer_calibration(reg_value)                                                        extract_field((reg_value),6,6)
#define ex_DSC_G_DSC_SM_CTL_29__slicer_calibration_mask(reg_value)                                                        extract_field((reg_value),5,0)
#define ex_DSC_H_DSC_SM_CTL_30__cdr_pattern_sel_lock_G3(reg_value)                                                        extract_field((reg_value),15,12)
#define ex_DSC_H_DSC_SM_CTL_30__cdr_pattern_sel_steady_state_G3(reg_value)                                                extract_field((reg_value),11,8)
#define ex_DSC_H_DSC_SM_CTL_30__cdr_pattern_sel_steady_state_G2(reg_value)                                                extract_field((reg_value),7,4)
#define ex_DSC_H_DSC_SM_CTL_30__cdr_pattern_sel_steady_state_G1(reg_value)                                                extract_field((reg_value),3,0)
#define ex_DSC_H_DSC_SM_CTL_31__dsc_sm_pause_entry(reg_value)                                                             extract_field((reg_value),15,15)
#define ex_DSC_H_DSC_SM_CTL_31__dsc_sm_pause_exit(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_DSC_H_DSC_SM_CTL_31__dsc_lock_in_uc_tune(reg_value)                                                            extract_field((reg_value),13,11)
#define ex_DSC_H_DSC_SM_CTL_31__dsc_lock_in_hw_tune(reg_value)                                                            extract_field((reg_value),10,8)
#define ex_DSC_H_DSC_SM_CTL_31__cdr_pattern_sel_lock_G2(reg_value)                                                        extract_field((reg_value),7,4)
#define ex_DSC_H_DSC_SM_CTL_31__cdr_pattern_sel_lock_G1(reg_value)                                                        extract_field((reg_value),3,0)
#define ex_DSC_H_DSC_SM_CTL_32__dfe_clken_frc(reg_value)                                                                  extract_field((reg_value),15,15)
#define ex_DSC_H_DSC_SM_CTL_32__dfe_clken_frc_val(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_DSC_H_DSC_SM_CTL_32__rx_pi_step_size_norm_G3(reg_value)                                                        extract_field((reg_value),13,12)
#define ex_DSC_H_DSC_SM_CTL_32__rx_pi_step_size_norm_G2(reg_value)                                                        extract_field((reg_value),11,10)
#define ex_DSC_H_DSC_SM_CTL_32__rx_pi_step_size_norm_G1(reg_value)                                                        extract_field((reg_value),9,8)
#define ex_DSC_H_DSC_SM_CTL_32__rx_pi_step_size_facq_G3(reg_value)                                                        extract_field((reg_value),7,6)
#define ex_DSC_H_DSC_SM_CTL_32__rx_pi_step_size_facq_G2(reg_value)                                                        extract_field((reg_value),5,4)
#define ex_DSC_H_DSC_SM_CTL_32__rx_pi_step_size_facq_G1(reg_value)                                                        extract_field((reg_value),3,2)
#define ex_DSC_H_DSC_SM_CTL_33__pcie_g1_condition_mask_e(reg_value)                                                       extract_field((reg_value),9,0)
#define ex_DSC_H_DSC_SM_CTL_34__pcie_g1_condition_mask_o(reg_value)                                                       extract_field((reg_value),9,0)
#define ex_DSC_H_DSC_SM_STATUS_0__vga_op_short(reg_value)                                                                 extract_field((reg_value),3,3)
#define ex_DSC_H_DSC_SM_STATUS_0__RxFastAcqEnable_mux(reg_value)                                                          extract_field((reg_value),2,2)
#define ex_DSC_H_DSC_SM_STATUS_0__RxFastAcqEnable_G1G2(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_DSC_H_DSC_SM_STATUS_0__RxFastAcqEnable_G3(reg_value)                                                           extract_field((reg_value),0,0)
#define ex_DSC_I_RX_HIST_STAT_0__rx_hist_00(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_1__rx_hist_01(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_2__rx_hist_02(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_3__rx_hist_03(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_4__rx_hist_04(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_5__rx_hist_05(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_6__rx_hist_06(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_7__rx_hist_07(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_8__rx_hist_08(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_9__rx_hist_09(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_10__rx_hist_10(reg_value)                                                                   extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_11__rx_hist_11(reg_value)                                                                   extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_12__rx_hist_12(reg_value)                                                                   extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_STAT_13__rx_hist_13(reg_value)                                                                   extract_field((reg_value),15,0)
#define ex_DSC_I_RX_HIST_CTRL__rg_hist_clr(reg_value)                                                                     extract_field((reg_value),3,3)
#define ex_DSC_I_RX_HIST_CTRL__rg_hist_stop(reg_value)                                                                    extract_field((reg_value),2,2)
#define ex_DSC_I_RX_HIST_CTRL__rg_hist_rd_mux_sel(reg_value)                                                              extract_field((reg_value),1,0)
#define ex_DSC_J_DSC_SM_CTL_0__uc_adj_pi(reg_value)                                                                       extract_field((reg_value),15,15)
#define ex_DSC_J_DSC_SM_CTL_0__acq_cdr_timeout_G3(reg_value)                                                              extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_0__acq_cdr_timeout_G2(reg_value)                                                              extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_0__acq_cdr_timeout_G1(reg_value)                                                              extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_1__cdr_settle_timeout_G3(reg_value)                                                           extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_1__cdr_settle_timeout_G2(reg_value)                                                           extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_1__cdr_settle_timeout_G1(reg_value)                                                           extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_2__hw_tune_timeout_G3(reg_value)                                                              extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_2__hw_tune_timeout_G2(reg_value)                                                              extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_2__hw_tune_timeout_G1(reg_value)                                                              extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_3__facq_wait_timeout_G3(reg_value)                                                            extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_3__facq_wait_timeout_G2(reg_value)                                                            extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_3__facq_wait_timeout_G1(reg_value)                                                            extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_4__L0s_acq_cdr_timeout_G3(reg_value)                                                          extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_4__L0s_acq_cdr_timeout_G2(reg_value)                                                          extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_4__L0s_acq_cdr_timeout_G1(reg_value)                                                          extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_5__L1_acq_cdr_timeout_G3(reg_value)                                                           extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_5__L1_acq_cdr_timeout_G2(reg_value)                                                           extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_5__L1_acq_cdr_timeout_G1(reg_value)                                                           extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_6__L0s_cdr_sttl_timeout_G3(reg_value)                                                         extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_6__L0s_cdr_sttl_timeout_G2(reg_value)                                                         extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_6__L0s_cdr_sttl_timeout_G1(reg_value)                                                         extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_7__L1_hw_tune_timeout_G3(reg_value)                                                           extract_field((reg_value),14,10)
#define ex_DSC_J_DSC_SM_CTL_7__L0s_hw_tune_timeout_G3(reg_value)                                                          extract_field((reg_value),9,5)
#define ex_DSC_J_DSC_SM_CTL_7__measure_timeout_G3(reg_value)                                                              extract_field((reg_value),4,0)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_L0s_acqcdr_G2(reg_value)                                                    extract_field((reg_value),15,14)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_L0s_acqcdr_G1(reg_value)                                                    extract_field((reg_value),13,12)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_norm_G3(reg_value)                                                          extract_field((reg_value),11,10)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_norm_G2(reg_value)                                                          extract_field((reg_value),9,8)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_norm_G1(reg_value)                                                          extract_field((reg_value),7,6)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_acqcdr_G3(reg_value)                                                        extract_field((reg_value),5,4)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_acqcdr_G2(reg_value)                                                        extract_field((reg_value),3,2)
#define ex_DSC_J_DSC_SM_CTL_8__cdr_bwsel_prop_acqcdr_G1(reg_value)                                                        extract_field((reg_value),1,0)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L0s_acqcdr_G3(reg_value)                                                    extract_field((reg_value),1,0)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L1_acqcdr_G1(reg_value)                                                     extract_field((reg_value),3,2)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L1_acqcdr_G2(reg_value)                                                     extract_field((reg_value),5,4)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L1_acqcdr_G3(reg_value)                                                     extract_field((reg_value),7,6)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L0s_cdrsttl_G1(reg_value)                                                   extract_field((reg_value),9,8)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L0s_cdrsttl_G2(reg_value)                                                   extract_field((reg_value),11,10)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L0s_cdrsttl_G3(reg_value)                                                   extract_field((reg_value),13,12)
#define ex_DSC_J_DSC_SM_CTL_9__cdr_bwsel_prop_L1_cdrsttl_G1(reg_value)                                                    extract_field((reg_value),15,14)
#define ex_DSC_J_DSC_SM_CTL_10__cdr_bwsel_integ_acqcdr_G3(reg_value)                                                      extract_field((reg_value),15,12)
#define ex_DSC_J_DSC_SM_CTL_10__cdr_bwsel_integ_acqcdr_G2(reg_value)                                                      extract_field((reg_value),11,8)
#define ex_DSC_J_DSC_SM_CTL_10__cdr_bwsel_integ_acqcdr_G1(reg_value)                                                      extract_field((reg_value),7,4)
#define ex_DSC_J_DSC_SM_CTL_10__cdr_bwsel_prop_L1_cdrsttl_G3(reg_value)                                                   extract_field((reg_value),3,2)
#define ex_DSC_J_DSC_SM_CTL_10__cdr_bwsel_prop_L1_cdrsttl_G2(reg_value)                                                   extract_field((reg_value),1,0)
#define ex_DSC_J_DSC_SM_CTL_11__cdr_bwsel_integ_L0s_acqcdr_G1(reg_value)                                                  extract_field((reg_value),15,12)
#define ex_DSC_J_DSC_SM_CTL_11__cdr_bwsel_integ_norm_G3(reg_value)                                                        extract_field((reg_value),11,8)
#define ex_DSC_J_DSC_SM_CTL_11__cdr_bwsel_integ_norm_G2(reg_value)                                                        extract_field((reg_value),7,4)
#define ex_DSC_J_DSC_SM_CTL_11__cdr_bwsel_integ_norm_G1(reg_value)                                                        extract_field((reg_value),3,0)
#define ex_DSC_J_DSC_SM_CTL_12__cdr_bwsel_integ_L1_acqcdr_G2(reg_value)                                                   extract_field((reg_value),15,12)
#define ex_DSC_J_DSC_SM_CTL_12__cdr_bwsel_integ_L1_acqcdr_G1(reg_value)                                                   extract_field((reg_value),11,8)
#define ex_DSC_J_DSC_SM_CTL_12__cdr_bwsel_integ_L0s_acqcdr_G3(reg_value)                                                  extract_field((reg_value),7,4)
#define ex_DSC_J_DSC_SM_CTL_12__cdr_bwsel_integ_L0s_acqcdr_G2(reg_value)                                                  extract_field((reg_value),3,0)
#define ex_DSC_J_DSC_SM_CTL_13__cdr_bwsel_integ_L0s_cdrsttl_G3(reg_value)                                                 extract_field((reg_value),15,12)
#define ex_DSC_J_DSC_SM_CTL_13__cdr_bwsel_integ_L0s_cdrsttl_G2(reg_value)                                                 extract_field((reg_value),11,8)
#define ex_DSC_J_DSC_SM_CTL_13__cdr_bwsel_integ_L0s_cdrsttl_G1(reg_value)                                                 extract_field((reg_value),7,4)
#define ex_DSC_J_DSC_SM_CTL_13__cdr_bwsel_integ_L1_acqcdr_G3(reg_value)                                                   extract_field((reg_value),3,0)
#define ex_DSC_J_DSC_SM_CTL_14__cdr_bwsel_integ_L1_cdrsttl_G3(reg_value)                                                  extract_field((reg_value),11,8)
#define ex_DSC_J_DSC_SM_CTL_14__cdr_bwsel_integ_L1_cdrsttl_G2(reg_value)                                                  extract_field((reg_value),7,4)
#define ex_DSC_J_DSC_SM_CTL_14__cdr_bwsel_integ_L1_cdrsttl_G1(reg_value)                                                  extract_field((reg_value),3,0)
#define exc_MDIO_BLK_ADDR_COM_BLK_ADDR__mdio_blk_addr(reg_value)                                                          extract_field((reg_value),14,4)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR__mdio_brcst_port_addr(reg_value)                                     extract_field((reg_value),4,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_multi_prts_en(reg_value)                                            extract_field((reg_value),15,15)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_multi_mmds_en(reg_value)                                            extract_field((reg_value),14,14)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_pcs_en(reg_value)                                               extract_field((reg_value),6,6)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_dte_en(reg_value)                                               extract_field((reg_value),5,5)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_phy_en(reg_value)                                               extract_field((reg_value),4,4)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_an_en(reg_value)                                                extract_field((reg_value),3,3)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_pmd_en(reg_value)                                               extract_field((reg_value),2,2)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_cl22_en(reg_value)                                              extract_field((reg_value),0,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_AER__mdio_aer(reg_value)                                                             extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_CLOCK_CONTROL0__micro_core_clk_en(reg_value)                                                      extract_field((reg_value),1,1)
#define exc_MICRO_A_COM_CLOCK_CONTROL0__micro_master_clk_en(reg_value)                                                    extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_pram_if_rstb(reg_value)                                                     extract_field((reg_value),3,3)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_core_rstb(reg_value)                                                        extract_field((reg_value),1,1)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_master_rstb(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_autoinc_rdaddr_en(reg_value)                                                  extract_field((reg_value),13,13)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_autoinc_wraddr_en(reg_value)                                                  extract_field((reg_value),12,12)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_init(reg_value)                                                            extract_field((reg_value),9,8)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_rddatasize(reg_value)                                                      extract_field((reg_value),5,4)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_wrdatasize(reg_value)                                                      extract_field((reg_value),1,0)
#define exc_MICRO_A_COM_AHB_STATUS0__micro_ra_initdone(reg_value)                                                         extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_AHB_WRADDR_LSW__micro_ra_wraddr_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRADDR_MSW__micro_ra_wraddr_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRDATA_LSW__micro_ra_wrdata_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRDATA_MSW__micro_ra_wrdata_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDADDR_LSW__micro_ra_rdaddr_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDADDR_MSW__micro_ra_rdaddr_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDDATA_LSW__micro_ra_rddata_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDDATA_MSW__micro_ra_rddata_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_PRAMIF_CONTROL0__micro_pramif_en(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW__micro_pramif_ahb_wraddr_lsw(reg_value)                                     extract_field((reg_value),15,2)
#define exc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW__micro_pramif_ahb_wraddr_msw(reg_value)                                     extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_PVT_STATUS0__micro_pvt_tempdata_rmi(reg_value)                                                    extract_field((reg_value),9,0)
#define exc_MICRO_B_COM_RMI_TO_MICRO_MBOX0__micro_rmi_to_micro_mbox0(reg_value)                                           extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_TO_MICRO_MBOX1__micro_rmi_to_micro_mbox1(reg_value)                                           extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_MICRO_TO_RMI_MBOX0__micro_to_rmi_mbox0(reg_value)                                                 extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_MICRO_TO_RMI_MBOX1__micro_to_rmi_mbox1(reg_value)                                                 extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_MBOX_CONTROL0__micro_gen_intr_rmi_mbox1wr(reg_value)                                          extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_MBOX_CONTROL0__micro_gen_intr_rmi_mbox0wr(reg_value)                                          extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_MBOX_CONTROL0__micro_rmi_mbox_send_msgin(reg_value)                                           extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_pmi_hp_ext_ack_timeout_dis(reg_value)                                     extract_field((reg_value),4,4)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_pmi_hp_ack_timeout_dis(reg_value)                                         extract_field((reg_value),3,3)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_sw_pmi_hp_ext_rstb(reg_value)                                             extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_sw_pmi_hp_rstb(reg_value)                                                 extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_m0_hresp_en(reg_value)                                                    extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_pr_default_slave_error(reg_value)                                          extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_rmi_default_slave_error(reg_value)                                         extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_m0_default_slave_error(reg_value)                                          extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW__micro_ra_autoinc_nxt_wraddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW__micro_ra_autoinc_nxt_rdaddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW__micro_pr_autoinc_nxt_wraddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_PVT_CONTROL0__micro_pvt_tempdata_frc(reg_value)                                               extract_field((reg_value),12,12)
#define exc_MICRO_B_COM_RMI_PVT_CONTROL0__micro_pvt_tempdata_frcval(reg_value)                                            extract_field((reg_value),9,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTROL0__micro_ecc_corrupt(reg_value)                                                extract_field((reg_value),5,4)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTROL0__micro_ecc_frc_disable(reg_value)                                            extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTROL0__micro_eccg_mode(reg_value)                                                  extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCCONTRO1__micro_ra_ecc_wrdata(reg_value)                                               extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCSTATUS0__micro_code_ram_ecc_address(reg_value)                                        extract_field((reg_value),14,0)
#define exc_MICRO_C_COM_CODE_RAM_ECCSTATUS1__micro_ra_ecc_rddata(reg_value)                                               extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_CODE_RAM_TESTIFCONTROL0__micro_code_ram_tm(reg_value)                                             extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_ignore_m0_code_writes(reg_value)                                              extract_field((reg_value),15,15)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_ramclk_noninv(reg_value)                                                      extract_field((reg_value),14,14)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_size(reg_value)                                                            extract_field((reg_value),13,8)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_protect_fwcode(reg_value)                                                     extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_looktab_en(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_m0_systemresetreq_status(reg_value)                               extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_m0_lockup_status(reg_value)                                       extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_ecc_multirow_err_status(reg_value)                                extract_field((reg_value),6,6)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_ecc_uncorr_err_status(reg_value)                                  extract_field((reg_value),5,5)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_ecc_corr_err_status(reg_value)                                    extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_mbox_msgout_status(reg_value)                                     extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_m0_systemresetreq_intr_en(reg_value)                             extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_m0_lockup_intr_en(reg_value)                                     extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_ecc_multirow_err_intr_en(reg_value)                              extract_field((reg_value),6,6)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_ecc_uncorr_err_intr_en(reg_value)                                extract_field((reg_value),5,5)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_ecc_corr_err_intr_en(reg_value)                                  extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_mbox_msgout_intr_en(reg_value)                                   extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_ext_fast_bktobk_en(reg_value)                                   extract_field((reg_value),10,10)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_ext_fast_dual_meta_ff_en(reg_value)                             extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_ext_fast_read_en(reg_value)                                     extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_bktobk_en(reg_value)                                       extract_field((reg_value),2,2)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_dual_meta_ff_en(reg_value)                                 extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_read_en(reg_value)                                         extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0__micro_silicon_debug_status_mux_sel(reg_value)                         extract_field((reg_value),1,0)
#define exc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0__micro_silicon_debug_status_muxed_data(reg_value)                       extract_field((reg_value),15,0)
#define ex_MICRO_CTRL0_UC_CTRL0__uc_gen3_rdy(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_MICRO_CTRL0_UC_CTRL1__eval_done(reg_value)                                                                     extract_field((reg_value),15,15)
#define ex_MICRO_CTRL0_UC_CTRL1__eval_err_clr(reg_value)                                                                  extract_field((reg_value),14,14)
#define ex_MICRO_CTRL0_UC_CTRL1__fdbk_dir_chg(reg_value)                                                                  extract_field((reg_value),13,8)
#define ex_MICRO_CTRL0_UC_CTRL1__fig_merit(reg_value)                                                                     extract_field((reg_value),7,0)
#define ex_MICRO_CTRL0_UC_CTRL2__pf2_lowp_ctrl_g2(reg_value)                                                              extract_field((reg_value),15,13)
#define ex_MICRO_CTRL0_UC_CTRL2__rx_pf_hiz_g2(reg_value)                                                                  extract_field((reg_value),12,12)
#define ex_MICRO_CTRL0_UC_CTRL2__pf_ctrl_g2(reg_value)                                                                    extract_field((reg_value),11,8)
#define ex_MICRO_CTRL0_UC_CTRL2__pf2_lowp_ctrl_g1(reg_value)                                                              extract_field((reg_value),7,5)
#define ex_MICRO_CTRL0_UC_CTRL2__rx_pf_hiz_g1(reg_value)                                                                  extract_field((reg_value),4,4)
#define ex_MICRO_CTRL0_UC_CTRL2__pf_ctrl_g1(reg_value)                                                                    extract_field((reg_value),3,0)
#define ex_MICRO_CTRL0_UC_CTRL3__rx_en_dfe_clk_G1G2(reg_value)                                                            extract_field((reg_value),13,13)
#define ex_MICRO_CTRL0_UC_CTRL3__rx_m1_thresh_zero_G1G2(reg_value)                                                        extract_field((reg_value),12,12)
#define ex_MICRO_CTRL0_UC_CTRL3__rx_vga3_ctrl_G1G2(reg_value)                                                             extract_field((reg_value),11,8)
#define ex_MICRO_CTRL0_UC_CTRL3__rx_vga2_ctrl_G1G2(reg_value)                                                             extract_field((reg_value),7,4)
#define ex_MICRO_CTRL0_UC_CTRL3__rx_vga1_ctrl_G1G2(reg_value)                                                             extract_field((reg_value),3,0)
#define ex_MICRO_CTRL0_LP_INFO0__lp_main_coeff(reg_value)                                                                 extract_field((reg_value),13,8)
#define ex_MICRO_CTRL0_LP_INFO0__lp_pre_coeff(reg_value)                                                                  extract_field((reg_value),5,0)
#define ex_MICRO_CTRL0_LP_INFO1__rx_hint(reg_value)                                                                       extract_field((reg_value),14,12)
#define ex_MICRO_CTRL0_LP_INFO1__lp_post_coeff(reg_value)                                                                 extract_field((reg_value),5,0)
#define ex_MICRO_CTRL0_LP_INFO2__tx_lf(reg_value)                                                                         extract_field((reg_value),13,8)
#define ex_MICRO_CTRL0_LP_INFO2__lp_fs(reg_value)                                                                         extract_field((reg_value),5,0)
#define ex_MICRO_CTRL0_UC_EVAL_STAT__err_clr(reg_value)                                                                   extract_field((reg_value),3,3)
#define ex_MICRO_CTRL0_UC_EVAL_STAT__eq_done(reg_value)                                                                   extract_field((reg_value),2,2)
#define ex_MICRO_CTRL0_UC_EVAL_STAT__eval_err(reg_value)                                                                  extract_field((reg_value),1,1)
#define ex_MICRO_CTRL0_UC_EVAL_STAT__eq_eval(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_MICRO_DBG_STATUS0__rate_sel(reg_value)                                                                         extract_field((reg_value),13,12)
#define ex_MICRO_DBG_STATUS0__rx_sigdet(reg_value)                                                                        extract_field((reg_value),10,8)
#define ex_MICRO_DBG_STATUS0__rx_sigdet_st(reg_value)                                                                     extract_field((reg_value),7,5)
#define ex_MICRO_DBG_STATUS0__uc_dbg_dsc_state(reg_value)                                                                 extract_field((reg_value),4,0)
#define ex_MICRO_DBG_MICRO_DEBUG1__micro_dbg1(reg_value)                                                                  extract_field((reg_value),15,1)
#define ex_MICRO_DBG_MICRO_DEBUG1__micro_2lane_ena_type(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_MICRO_DBG_MICRO_DEBUG2__micro_dbg2(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG3__micro_dbg3(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG4__micro_dbg4(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG5__micro_dbg5(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG6__micro_dbg6(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG7__micro_dbg7(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG8__micro_dbg8(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG9__micro_dbg9(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG10__micro_dbg10(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG11__micro_dbg11(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG12__micro_dbg12(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG13__micro_dbg13(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_MICRO_DBG_MICRO_DEBUG14__micro_dbg14(reg_value)                                                                extract_field((reg_value),15,0)
#define exc_MICRO_INFO_COM_CTRL0__uc_version(reg_value)                                                                   extract_field((reg_value),15,0)
#define exc_MICRO_INFO_COM_EVAL_STAT__err_clr3(reg_value)                                                                 extract_field((reg_value),15,15)
#define exc_MICRO_INFO_COM_EVAL_STAT__err_clr2(reg_value)                                                                 extract_field((reg_value),14,14)
#define exc_MICRO_INFO_COM_EVAL_STAT__err_clr1(reg_value)                                                                 extract_field((reg_value),13,13)
#define exc_MICRO_INFO_COM_EVAL_STAT__err_clr0(reg_value)                                                                 extract_field((reg_value),12,12)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_done_3(reg_value)                                                                extract_field((reg_value),11,11)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_done_2(reg_value)                                                                extract_field((reg_value),10,10)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_done_1(reg_value)                                                                extract_field((reg_value),9,9)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_done_0(reg_value)                                                                extract_field((reg_value),8,8)
#define exc_MICRO_INFO_COM_EVAL_STAT__eval_err_3(reg_value)                                                               extract_field((reg_value),7,7)
#define exc_MICRO_INFO_COM_EVAL_STAT__eval_err_2(reg_value)                                                               extract_field((reg_value),6,6)
#define exc_MICRO_INFO_COM_EVAL_STAT__eval_err_1(reg_value)                                                               extract_field((reg_value),5,5)
#define exc_MICRO_INFO_COM_EVAL_STAT__eval_err_0(reg_value)                                                               extract_field((reg_value),4,4)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_eval_3(reg_value)                                                                extract_field((reg_value),3,3)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_eval_2(reg_value)                                                                extract_field((reg_value),2,2)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_eval_1(reg_value)                                                                extract_field((reg_value),1,1)
#define exc_MICRO_INFO_COM_EVAL_STAT__eq_eval_0(reg_value)                                                                extract_field((reg_value),0,0)
#define exc_PATT_GEN_COM_SEQ_0__patt_gen_seq_0(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_1__patt_gen_seq_1(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_2__patt_gen_seq_2(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_3__patt_gen_seq_3(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_4__patt_gen_seq_4(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_5__patt_gen_seq_5(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_6__patt_gen_seq_6(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_7__patt_gen_seq_7(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_8__patt_gen_seq_8(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_9__patt_gen_seq_9(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_10__patt_gen_seq_10(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_11__patt_gen_seq_11(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_12__patt_gen_seq_12(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_13__patt_gen_seq_13(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_14__patt_gen_seq_14(reg_value)                                                               extract_field((reg_value),15,0)
#define ex_PCIE_BLK0_EXT_CTRL1__rst_sw(reg_value)                                                                         extract_field((reg_value),15,15)
#define ex_PCIE_BLK0_EXT_CTRL1__rst_sw_UC(reg_value)                                                                      extract_field((reg_value),14,14)
#define ex_PCIE_BLK0_EXT_CTRL1__rst_sw_MDIO(reg_value)                                                                    extract_field((reg_value),13,13)
#define ex_PCIE_BLK0_EXT_CTRL1__pwrdwn_sw_10g(reg_value)                                                                  extract_field((reg_value),11,11)
#define ex_PCIE_BLK0_EXT_CTRL1__pll_tca_master_frc(reg_value)                                                             extract_field((reg_value),3,3)
#define ex_PCIE_BLK0_EXT_CTRL1__pll_tca_master_frc_val(reg_value)                                                         extract_field((reg_value),2,2)
#define ex_PCIE_BLK0_EXT_CTRL1__mdio_rx_hiz_disable(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_PCIE_BLK0_EXT_CTRL1__mdio_ucclk_sel(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_PCIE_BLK0_EXT_RXSIGDET__rxsigdet(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_PCIE_BLK0_EXT_LNSTATUS__ln_status(reg_value)                                                                   extract_field((reg_value),15,0)
#define ex_PCIE_BLK0_EXT_LNSTATUS2__ln_status2(reg_value)                                                                 extract_field((reg_value),15,0)
#define ex_PCIE_BLK0_EXT_MDIO_CTRL0__mdio_ser_SAM_ovrd(reg_value)                                                         extract_field((reg_value),0,0)
#define ex_PCIE_BLK0_EXT_RATE_SEL_STAT__PllRangeHolding_status(reg_value)                                                 extract_field((reg_value),15,9)
#define ex_PCIE_BLK0_EXT_RATE_SEL_STAT__PllRangeHolding_G3_status(reg_value)                                              extract_field((reg_value),8,2)
#define ex_PCIE_BLK0_EXT_RATE_SEL_STAT__rate_sel_status(reg_value)                                                        extract_field((reg_value),1,0)
#define ex_PCIE_BLK1_EXT_CONTROL__pgen_en(reg_value)                                                                      extract_field((reg_value),15,15)
#define ex_PCIE_BLK1_EXT_CONTROL__pcmp_en(reg_value)                                                                      extract_field((reg_value),14,14)
#define ex_PCIE_BLK1_EXT_CONTROL__start_sequencer(reg_value)                                                              extract_field((reg_value),13,13)
#define ex_PCIE_BLK1_EXT_CONTROL__reset_anlg_r(reg_value)                                                                 extract_field((reg_value),12,12)
#define ex_PCIE_BLK1_EXT_CONTROL__pll_bypass_r(reg_value)                                                                 extract_field((reg_value),7,7)
#define ex_PCIE_BLK1_EXT_CONTROL__mdio_iddq_ovrd_select(reg_value)                                                        extract_field((reg_value),6,6)
#define ex_PCIE_BLK1_EXT_CONTROL__mdio_iddq_ovrd_value(reg_value)                                                         extract_field((reg_value),5,5)
#define ex_PCIE_BLK1_EXT_CONTROL__mdio_cont_en(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_PCIE_BLK1_EXT_CONTROL__cdet_en10g(reg_value)                                                                   extract_field((reg_value),3,3)
#define ex_PCIE_BLK1_EXT_CONTROL__eden10g(reg_value)                                                                      extract_field((reg_value),2,2)
#define ex_PCIE_BLK1_EXT_CONTROL__dsc_reset_enable(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_PCIE_BLK1_EXT_STATUS__status(reg_value)                                                                        extract_field((reg_value),15,0)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__enable_uC_freeze(reg_value)                                                        extract_field((reg_value),7,7)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__deassert_ResetUc(reg_value)                                                        extract_field((reg_value),6,6)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__L1PLLPowerdown_sel(reg_value)                                                      extract_field((reg_value),5,5)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__L1PLLPowerdown_mdio(reg_value)                                                     extract_field((reg_value),4,4)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__BlockRealignOverride(reg_value)                                                    extract_field((reg_value),3,3)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__mdio_G3_BlockRealign(reg_value)                                                    extract_field((reg_value),2,2)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__tx_G3_fts_SDS(reg_value)                                                           extract_field((reg_value),1,1)
#define ex_PCIE_BLK1_EXT_MISCCONTROL1__tx_G3_fts_no_EIEOS(reg_value)                                                      extract_field((reg_value),0,0)
#define ex_PCIE_BLK1_EXT_STATUS_REG2__status2(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK1_EXT_GPIO_CTRL0__gpio_sel(reg_value)                                                                  extract_field((reg_value),8,0)
#define ex_PCIE_BLK1_EXT_GPIO_STATUS0__mdio_gpio_sts(reg_value)                                                           extract_field((reg_value),15,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL0__dbg_lane_sel3(reg_value)                                                              extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL0__dbg_lane_sel2(reg_value)                                                              extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL0__dbg_lane_sel1(reg_value)                                                              extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL0__dbg_lane_sel0(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL1__dbg_lane_sel7(reg_value)                                                              extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL1__dbg_lane_sel6(reg_value)                                                              extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL1__dbg_lane_sel5(reg_value)                                                              extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL1__dbg_lane_sel4(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL2__dbg_lane_sel11(reg_value)                                                             extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL2__dbg_lane_sel10(reg_value)                                                             extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL2__dbg_lane_sel9(reg_value)                                                              extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL2__dbg_lane_sel8(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL3__dbg_lane_sel15(reg_value)                                                             extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL3__dbg_lane_sel14(reg_value)                                                             extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL3__dbg_lane_sel13(reg_value)                                                             extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL3__dbg_lane_sel12(reg_value)                                                             extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL4__dbg_info_sel3(reg_value)                                                              extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL4__dbg_info_sel2(reg_value)                                                              extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL4__dbg_info_sel1(reg_value)                                                              extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL4__dbg_info_sel0(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL5__dbg_info_sel7(reg_value)                                                              extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL5__dbg_info_sel6(reg_value)                                                              extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL5__dbg_info_sel5(reg_value)                                                              extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL5__dbg_info_sel4(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL6__dbg_info_sel11(reg_value)                                                             extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL6__dbg_info_sel10(reg_value)                                                             extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL6__dbg_info_sel9(reg_value)                                                              extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL6__dbg_info_sel8(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL7__dbg_info_sel15(reg_value)                                                             extract_field((reg_value),15,12)
#define ex_PCIE_BLK1_EXT_DBG_CTRL7__dbg_info_sel14(reg_value)                                                             extract_field((reg_value),11,8)
#define ex_PCIE_BLK1_EXT_DBG_CTRL7__dbg_info_sel13(reg_value)                                                             extract_field((reg_value),7,4)
#define ex_PCIE_BLK1_EXT_DBG_CTRL7__dbg_info_sel12(reg_value)                                                             extract_field((reg_value),3,0)
#define ex_PCIE_BLK1_EXT_DBG_CTRL8__dbg_misc_tmux_sel(reg_value)                                                          extract_field((reg_value),1,1)
#define ex_PCIE_BLK1_EXT_DBG_CTRL8__dbg_data_ena(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_PCIE_BLK2_EXT_LFCKCNT__lfckcnt(reg_value)                                                                      extract_field((reg_value),15,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT0__mdio_LTTSM_NoVoltIsland(reg_value)                                                     extract_field((reg_value),15,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT0__mdio_LTTSM_L23Ready(reg_value)                                                         extract_field((reg_value),7,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT1__mdio_LTTSM_FwPwrDn(reg_value)                                                          extract_field((reg_value),15,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT1__mdio_LTTSM_LinkPwrDn(reg_value)                                                        extract_field((reg_value),7,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT2__mdio_LTTSM_L1NoClkReqPllPwrDn(reg_value)                                               extract_field((reg_value),15,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT2__mdio_LTTSM_L1NoClkReq(reg_value)                                                       extract_field((reg_value),7,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT3__mdio_LTTSM_P0(reg_value)                                                               extract_field((reg_value),15,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT3__mdio_LTTSM_L1ClkReq(reg_value)                                                         extract_field((reg_value),7,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_RefclkSenseBypass(reg_value)                                                      extract_field((reg_value),15,15)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_TxIdleCtrl(reg_value)                                                             extract_field((reg_value),14,11)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_ClkReq_tmp(reg_value)                                                             extract_field((reg_value),10,10)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_ClkReqMdioSel(reg_value)                                                          extract_field((reg_value),9,9)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_AuxClkEnable_tmp(reg_value)                                                       extract_field((reg_value),8,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_AuxClkEnableMdioSel(reg_value)                                                    extract_field((reg_value),7,7)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_AuxPowerDownP1PllEnableMdioSel(reg_value)                                         extract_field((reg_value),6,6)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_LTTSM_L1AnaPwrDnPll(reg_value)                                                    extract_field((reg_value),5,3)
#define ex_PCIE_BLK2_EXT_PWRMGMT4__mdio_LTTSM_L1AnaPwrDn(reg_value)                                                       extract_field((reg_value),2,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT5__mdio_pwrdn_pll_timer_dfs(reg_value)                                                    extract_field((reg_value),15,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT5__mdio_RcPllPd_ovrd(reg_value)                                                           extract_field((reg_value),7,7)
#define ex_PCIE_BLK2_EXT_PWRMGMT5__mdio_RcPllPd_val(reg_value)                                                            extract_field((reg_value),6,6)
#define ex_PCIE_BLK2_EXT_PWRMGMT5__mdio_tx_cmn_mode_force_P2ClkReqEntry_en(reg_value)                                     extract_field((reg_value),5,5)
#define ex_PCIE_BLK2_EXT_PWRMGMT5__mdio_RefclkSense_onecomp(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_PCIE_BLK2_EXT_PWRMGMT5__mdio_RefclkSenseEventClr(reg_value)                                                    extract_field((reg_value),0,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT6__mdio_pwrdn_refclk_timer_dfs(reg_value)                                                 extract_field((reg_value),15,8)
#define ex_PCIE_BLK2_EXT_PWRMGMT6__mdio_pwr_mgmt_spare_dfs(reg_value)                                                     extract_field((reg_value),7,4)
#define ex_PCIE_BLK2_EXT_PWRMGMT6__mdio_pm_P2_Wait4Pclk_tmr(reg_value)                                                    extract_field((reg_value),3,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT7__mdio_RefclkSense_M(reg_value)                                                          extract_field((reg_value),15,0)
#define ex_PCIE_BLK2_EXT_PWRMGMT8__mdio_RefclkSense_N(reg_value)                                                          extract_field((reg_value),15,0)
#define ex_PCIE_BLK2_EXT_REFCLKSENSE_STAT__mdio_RefclkSenseEventCnt(reg_value)                                            extract_field((reg_value),3,0)
#define ex_PCIE_BLK2_EXT_REFCLKSENSE_STAT2__mdio_RefclkSenseCnt(reg_value)                                                extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__mdio_byp_pipe_io(reg_value)                                                           extract_field((reg_value),15,15)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__pwrdown_mdio_sel(reg_value)                                                           extract_field((reg_value),14,14)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__tx_idle_mdio_sel(reg_value)                                                           extract_field((reg_value),13,13)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__rloop_pipe_mdio_sel(reg_value)                                                        extract_field((reg_value),12,12)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__gloop_mdio_sel(reg_value)                                                             extract_field((reg_value),11,11)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__tx_comp_mdio_sel(reg_value)                                                           extract_field((reg_value),10,10)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__mdio_RxElectIdleRloopEn(reg_value)                                                    extract_field((reg_value),7,7)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__StandAloneMode_mdio_sel(reg_value)                                                    extract_field((reg_value),6,6)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__PllTuningBypass_mdio_sel(reg_value)                                                   extract_field((reg_value),5,5)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__lfck_rx_sel_mdio_sel(reg_value)                                                       extract_field((reg_value),4,4)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__mdio_DeviceType_sel(reg_value)                                                        extract_field((reg_value),3,3)
#define ex_PCIE_BLK3_EXT_GEN2CTRL0__mdio_DeviceType(reg_value)                                                            extract_field((reg_value),2,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__spares_pcie3_1(reg_value)                                                             extract_field((reg_value),15,10)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__mdio_pmi_select_sel(reg_value)                                                        extract_field((reg_value),9,9)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__mdio_pmi_select_val(reg_value)                                                        extract_field((reg_value),8,8)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__mdio_RC_refclk_sel(reg_value)                                                         extract_field((reg_value),4,4)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__mdio_RC_refclk_val(reg_value)                                                         extract_field((reg_value),3,3)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__RateSelect_mdio_sel(reg_value)                                                        extract_field((reg_value),2,2)
#define ex_PCIE_BLK3_EXT_GEN2CTRL1__mdioRateSelect(reg_value)                                                             extract_field((reg_value),1,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL2__spares_pcie3_2(reg_value)                                                             extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL3__mdio_gloop(reg_value)                                                                 extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL4__rloop1g(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL5__mdio_rloop_pipe(reg_value)                                                            extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL6__gen2_ctrl6(reg_value)                                                                 extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL7__DisablePmRxFastAcq(reg_value)                                                         extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL8__mdioRxFastAcqEnable(reg_value)                                                        extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL9__mdioRxSeqStart(reg_value)                                                             extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL10__mdio_TxElectIdle_r(reg_value)                                                        extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL11__mdio_TxComp_r(reg_value)                                                             extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL12__mdio_PowerDown_0(reg_value)                                                          extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL13__mdio_PowerDown_1(reg_value)                                                          extract_field((reg_value),15,0)
#define ex_PCIE_BLK3_EXT_GEN2CTRL14__gen2_ctrl14(reg_value)                                                               extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL0__lane_ctrl0(reg_value)                                                                 extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL1__lane_ctrl1(reg_value)                                                                 extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL2__eden1g(reg_value)                                                                     extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL3__cdet_en1g(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL4__pwrdwn_rx_r(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL5__pwrdwn_tx_r(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL6__pwrdwn_10g_pll_dis(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_PCIE_BLK4_EXT_LANECTRL6__pwrdwn_pll_r(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_PCIE_BLK4_EXT_LANECTRL7__rst_sw_ln(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL8__reset_anlg_r_ln(reg_value)                                                            extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL9__mdio_cont_en3(reg_value)                                                              extract_field((reg_value),11,11)
#define ex_PCIE_BLK4_EXT_LANECTRL9__TxBeaconData(reg_value)                                                               extract_field((reg_value),9,0)
#define ex_PCIE_BLK4_EXT_LANECTRL10__common_clock_fifo_shrink(reg_value)                                                  extract_field((reg_value),2,2)
#define ex_PCIE_BLK4_EXT_LANECTRL10__gp_in0_disable(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_PCIE_BLK4_EXT_LANECTRL10__enable_mdwr4rst(reg_value)                                                           extract_field((reg_value),0,0)
#define ex_PCIE_BLK4_EXT_LANECTRL11__elastic_autorst_en(reg_value)                                                        extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL12__comma_adj_fsm_sel(reg_value)                                                         extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL13__RcvrDetectTimeout(reg_value)                                                         extract_field((reg_value),15,0)
#define ex_PCIE_BLK4_EXT_LANECTRL14__lane_ctrl14(reg_value)                                                               extract_field((reg_value),15,0)
#define ex_PCIE_BLK5_EXT_LANECTRL15__lane_ctrl15(reg_value)                                                               extract_field((reg_value),15,0)
#define ex_PCIE_BLK5_EXT_LANEPRBS0__prbs_en(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_PCIE_BLK5_EXT_LANEPRBS1__prbs_inv(reg_value)                                                                   extract_field((reg_value),15,0)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order15a(reg_value)                                                              extract_field((reg_value),15,15)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order14a(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order13a(reg_value)                                                              extract_field((reg_value),13,13)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order12a(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order11a(reg_value)                                                              extract_field((reg_value),11,11)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order10a(reg_value)                                                              extract_field((reg_value),10,10)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order9a(reg_value)                                                               extract_field((reg_value),9,9)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order8a(reg_value)                                                               extract_field((reg_value),8,8)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order7a(reg_value)                                                               extract_field((reg_value),7,7)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order6a(reg_value)                                                               extract_field((reg_value),6,6)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order5a(reg_value)                                                               extract_field((reg_value),5,5)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order4a(reg_value)                                                               extract_field((reg_value),4,4)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order3a(reg_value)                                                               extract_field((reg_value),3,3)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order2a(reg_value)                                                               extract_field((reg_value),2,2)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order1a(reg_value)                                                               extract_field((reg_value),1,1)
#define ex_PCIE_BLK5_EXT_LANEPRBS2__prbs_order0a(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order7(reg_value)                                                                extract_field((reg_value),15,14)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order6(reg_value)                                                                extract_field((reg_value),13,12)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order5(reg_value)                                                                extract_field((reg_value),11,10)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order4(reg_value)                                                                extract_field((reg_value),9,8)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order3(reg_value)                                                                extract_field((reg_value),7,6)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order2(reg_value)                                                                extract_field((reg_value),5,4)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order1(reg_value)                                                                extract_field((reg_value),3,2)
#define ex_PCIE_BLK5_EXT_LANEPRBS3__prbs_order0(reg_value)                                                                extract_field((reg_value),1,0)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order15(reg_value)                                                               extract_field((reg_value),15,14)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order14(reg_value)                                                               extract_field((reg_value),13,12)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order13(reg_value)                                                               extract_field((reg_value),11,10)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order12(reg_value)                                                               extract_field((reg_value),9,8)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order11(reg_value)                                                               extract_field((reg_value),7,6)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order10(reg_value)                                                               extract_field((reg_value),5,4)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order9(reg_value)                                                                extract_field((reg_value),3,2)
#define ex_PCIE_BLK5_EXT_LANEPRBS4__prbs_order8(reg_value)                                                                extract_field((reg_value),1,0)
#define ex_PCIE_BLK5_EXT_LANETEST0__lfck_sigdet_sel_mdio_sel(reg_value)                                                   extract_field((reg_value),15,15)
#define ex_PCIE_BLK5_EXT_LANETEST0__mdio_lfck_sigdet_sel_cnt0(reg_value)                                                  extract_field((reg_value),13,13)
#define ex_PCIE_BLK5_EXT_LANETEST0__mdio_lfck_sigdet_sel_refclk(reg_value)                                                extract_field((reg_value),12,12)
#define ex_PCIE_BLK5_EXT_LANETEST0__ext_pwrdn_dis(reg_value)                                                              extract_field((reg_value),10,10)
#define ex_PCIE_BLK5_EXT_LANETEST0__pwrdn_safe_dis_tmp(reg_value)                                                         extract_field((reg_value),9,9)
#define ex_PCIE_BLK5_EXT_LANETEST0__pwrdn_clks_en(reg_value)                                                              extract_field((reg_value),8,8)
#define ex_PCIE_BLK5_EXT_LANETEST0__pll_lock_rstb_r(reg_value)                                                            extract_field((reg_value),6,6)
#define ex_PCIE_BLK5_EXT_LANETEST0__lfck_bypass(reg_value)                                                                extract_field((reg_value),5,5)
#define ex_PCIE_BLK5_EXT_LANETEST0__rx_snoop_en(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_PCIE_BLK5_EXT_LANETEST0__mdio_StandAloneMode(reg_value)                                                        extract_field((reg_value),3,3)
#define ex_PCIE_BLK5_EXT_LANETEST0__mdio_PllTuningBypass(reg_value)                                                       extract_field((reg_value),2,2)
#define ex_PCIE_BLK5_EXT_LANETEST0__mdio_lfck_rx_sel_cnt0(reg_value)                                                      extract_field((reg_value),1,1)
#define ex_PCIE_BLK5_EXT_LANETEST0__mdio_lfck_rx_sel_refclk(reg_value)                                                    extract_field((reg_value),0,0)
#define ex_PCIE_BLK5_EXT_LANETEST1__comp_start(reg_value)                                                                 extract_field((reg_value),15,15)
#define ex_PCIE_BLK5_EXT_LANETEST1__tmux_sel(reg_value)                                                                   extract_field((reg_value),5,0)
#define ex_PCIE_BLK5_EXT_COMP_DELAY0__comp_delay3_11(reg_value)                                                           extract_field((reg_value),15,12)
#define ex_PCIE_BLK5_EXT_COMP_DELAY0__comp_delay2_10(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_PCIE_BLK5_EXT_COMP_DELAY0__comp_delay1_9(reg_value)                                                            extract_field((reg_value),7,4)
#define ex_PCIE_BLK5_EXT_COMP_DELAY0__comp_delay0_8(reg_value)                                                            extract_field((reg_value),3,0)
#define ex_PCIE_BLK5_EXT_COMP_DELAY1__comp_delay7_15(reg_value)                                                           extract_field((reg_value),15,12)
#define ex_PCIE_BLK5_EXT_COMP_DELAY1__comp_delay6_14(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_PCIE_BLK5_EXT_COMP_DELAY1__comp_delay5_13(reg_value)                                                           extract_field((reg_value),7,4)
#define ex_PCIE_BLK5_EXT_COMP_DELAY1__comp_delay4_12(reg_value)                                                           extract_field((reg_value),3,0)
#define ex_PCIE_BLK5_EXT_COMP_TYPE__comp_type(reg_value)                                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK5_EXT_COMP_ENABLE__comp_enable(reg_value)                                                              extract_field((reg_value),15,0)
#define ex_PCIE_BLK5_EXT_XGXS_FE_TMUX__XGXS_fe_tmux(reg_value)                                                            extract_field((reg_value),15,0)
#define ex_PCIE_BLK6_EXT_PMD_CTRL0__pmd_rx_dme_en(reg_value)                                                              extract_field((reg_value),15,15)
#define ex_PCIE_BLK6_EXT_PMD_CTRL0__pmd_rx_mode(reg_value)                                                                extract_field((reg_value),14,14)
#define ex_PCIE_BLK6_EXT_PMD_CTRL0__pmd_tx_mode(reg_value)                                                                extract_field((reg_value),13,12)
#define ex_PCIE_BLK6_EXT_PMD_CTRL0__pmd_osr_mode_gen3(reg_value)                                                          extract_field((reg_value),11,8)
#define ex_PCIE_BLK6_EXT_PMD_CTRL0__pmd_osr_mode_gen2(reg_value)                                                          extract_field((reg_value),7,4)
#define ex_PCIE_BLK6_EXT_PMD_CTRL0__pmd_osr_mode_gen1(reg_value)                                                          extract_field((reg_value),3,0)
#define ex_PCIE_BLK6_EXT_PMD_CTRL1__pcie_pmd_lane_mode(reg_value)                                                         extract_field((reg_value),15,0)
#define ex_PCIE_BLK6_EXT_PMD_CTRL2__pcie_pmd_core_mode(reg_value)                                                         extract_field((reg_value),15,0)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__mdio_pll_lock_dly(reg_value)                                                           extract_field((reg_value),11,11)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__core_config_frc(reg_value)                                                             extract_field((reg_value),10,10)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__core_config_frc_val(reg_value)                                                         extract_field((reg_value),9,6)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__tca_use_ext_pd(reg_value)                                                              extract_field((reg_value),5,5)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__ref_cmos_clk_HZ(reg_value)                                                             extract_field((reg_value),4,4)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__refsel_frc(reg_value)                                                                  extract_field((reg_value),3,3)
#define ex_PCIE_BLK6_EXT_ANA_CTRL__refsel_frc_val(reg_value)                                                              extract_field((reg_value),2,0)
#define ex_PCIE_BLK7_EXT_TX_COEFF_LO__tx_coeff_lo(reg_value)                                                              extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_TX_COEFF_HI__tx_coeff_ovrd_ena(reg_value)                                                        extract_field((reg_value),15,15)
#define ex_PCIE_BLK7_EXT_TX_COEFF_HI__tx_coeff_hi(reg_value)                                                              extract_field((reg_value),5,0)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_0__rx_clk_repeater_0(reg_value)                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_1__rx_clk_repeater_1(reg_value)                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_2__rx_clk_repeater_2(reg_value)                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_3__rx_clk_repeater_3(reg_value)                                                  extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_BW__rx_clk_repeater_BW_gen12(reg_value)                                          extract_field((reg_value),1,0)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_BW__rx_clk_repeater_BW_gen3(reg_value)                                           extract_field((reg_value),3,2)
#define ex_PCIE_BLK7_EXT_RX_CLK_REPEATER_BW__spare_bits(reg_value)                                                        extract_field((reg_value),15,4)
#define ex_PCIE_BLK7_EXT_SPARE_CTRL0__spare_ctrl0(reg_value)                                                              extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_SPARE_CTRL1__spare_ctrl1(reg_value)                                                              extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_SPARE_CTRL2__spare_ctrl2(reg_value)                                                              extract_field((reg_value),15,0)
#define ex_PCIE_BLK7_EXT_SPARE_CTRL3__spare_ctrl3(reg_value)                                                              extract_field((reg_value),15,0)
#define exc_PLL_CAL_COM_CTL_0__cal_th(reg_value)                                                                          extract_field((reg_value),15,14)
#define exc_PLL_CAL_COM_CTL_0__pll_cal_jump_ena(reg_value)                                                                extract_field((reg_value),13,13)
#define exc_PLL_CAL_COM_CTL_0__calib_step_time(reg_value)                                                                 extract_field((reg_value),12,0)
#define exc_PLL_CAL_COM_CTL_1__freqdet_time(reg_value)                                                                    extract_field((reg_value),15,0)
#define exc_PLL_CAL_COM_CTL_2__calib_cap_charge_time(reg_value)                                                           extract_field((reg_value),11,0)
#define exc_PLL_CAL_COM_CTL_3__ext_state(reg_value)                                                                       extract_field((reg_value),15,12)
#define exc_PLL_CAL_COM_CTL_3__accel_en(reg_value)                                                                        extract_field((reg_value),11,11)
#define exc_PLL_CAL_COM_CTL_3__debug_clr(reg_value)                                                                       extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_CTL_3__freqdet_time_msb(reg_value)                                                                extract_field((reg_value),9,9)
#define exc_PLL_CAL_COM_CTL_3__freqdet_win(reg_value)                                                                     extract_field((reg_value),7,0)
#define exc_PLL_CAL_COM_CTL_4__halfstep_en(reg_value)                                                                     extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_CTL_4__pll_force_cap_pass_en(reg_value)                                                           extract_field((reg_value),14,14)
#define exc_PLL_CAL_COM_CTL_4__pll_force_cap_pass(reg_value)                                                              extract_field((reg_value),13,13)
#define exc_PLL_CAL_COM_CTL_4__cal_pause_en(reg_value)                                                                    extract_field((reg_value),12,12)
#define exc_PLL_CAL_COM_CTL_4__cal_pause_rel(reg_value)                                                                   extract_field((reg_value),11,11)
#define exc_PLL_CAL_COM_CTL_4__cap_delay(reg_value)                                                                       extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_CTL_4__calib_start(reg_value)                                                                     extract_field((reg_value),9,9)
#define exc_PLL_CAL_COM_CTL_4__en_calib_n(reg_value)                                                                      extract_field((reg_value),8,8)
#define exc_PLL_CAL_COM_CTL_4__ext_range(reg_value)                                                                       extract_field((reg_value),6,0)
#define exc_PLL_CAL_COM_CTL_5__pll_seq_start(reg_value)                                                                   extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_CTL_5__lkdt_pause_en(reg_value)                                                                   extract_field((reg_value),14,14)
#define exc_PLL_CAL_COM_CTL_5__lkdt_pause_rel(reg_value)                                                                  extract_field((reg_value),13,13)
#define exc_PLL_CAL_COM_CTL_5__vco_rst_en(reg_value)                                                                      extract_field((reg_value),12,12)
#define exc_PLL_CAL_COM_CTL_5__autocal_en(reg_value)                                                                      extract_field((reg_value),8,8)
#define exc_PLL_CAL_COM_CTL_5__autocal_cnt(reg_value)                                                                     extract_field((reg_value),7,5)
#define exc_PLL_CAL_COM_CTL_5__lkdt_byp(reg_value)                                                                        extract_field((reg_value),4,4)
#define exc_PLL_CAL_COM_CTL_5__pll_lock_frc_val(reg_value)                                                                extract_field((reg_value),3,3)
#define exc_PLL_CAL_COM_CTL_5__pll_lock_frc(reg_value)                                                                    extract_field((reg_value),2,2)
#define exc_PLL_CAL_COM_CTL_5__pllforce_fdone(reg_value)                                                                  extract_field((reg_value),1,1)
#define exc_PLL_CAL_COM_CTL_5__pllforce_fdone_en(reg_value)                                                               extract_field((reg_value),0,0)
#define exc_PLL_CAL_COM_CTL_6__band_iqbuf_sel(reg_value)                                                                  extract_field((reg_value),7,7)
#define exc_PLL_CAL_COM_CTL_6__vcorange_sel(reg_value)                                                                    extract_field((reg_value),6,6)
#define exc_PLL_CAL_COM_CTL_6__vcobufpon_sel(reg_value)                                                                   extract_field((reg_value),5,5)
#define exc_PLL_CAL_COM_CTL_6__vcopon_sel(reg_value)                                                                      extract_field((reg_value),3,3)
#define exc_PLL_CAL_COM_CTL_6__pllpon_sel(reg_value)                                                                      extract_field((reg_value),1,1)
#define exc_PLL_CAL_COM_STS_0__pll_fail_stky(reg_value)                                                                   extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_STS_0__cal_state(reg_value)                                                                       extract_field((reg_value),14,11)
#define exc_PLL_CAL_COM_STS_0__cal_valid(reg_value)                                                                       extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_STS_0__pll_lock(reg_value)                                                                        extract_field((reg_value),9,9)
#define exc_PLL_CAL_COM_STS_0__pll_lock_bar_stky(reg_value)                                                               extract_field((reg_value),8,8)
#define exc_PLL_CAL_COM_STS_0__pll_range(reg_value)                                                                       extract_field((reg_value),6,0)
#define exc_PLL_CAL_COM_STS_1__lkdtref_counter_msb(reg_value)                                                             extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_STS_1__lkdtvco_counter_msb(reg_value)                                                             extract_field((reg_value),14,14)
#define exc_PLL_CAL_COM_STS_1__calref_counter(reg_value)                                                                  extract_field((reg_value),12,0)
#define exc_PLL_CAL_COM_STS_2__band_iqbuf_mux(reg_value)                                                                  extract_field((reg_value),15,13)
#define exc_PLL_CAL_COM_STS_2__calvco_counter(reg_value)                                                                  extract_field((reg_value),12,0)
#define exc_PLL_CAL_COM_STS_3__lkdtref_counter(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PLL_CAL_COM_STS_4__lkdtvco_counter(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PLL_CAL_COM_STS_5__vcobufpon_mux(reg_value)                                                                   extract_field((reg_value),13,10)
#define exc_PLL_CAL_COM_STS_5__calstate_onehot(reg_value)                                                                 extract_field((reg_value),9,0)
#define exc_PLL_CAL_COM_STS_6__pll_pwrdn_or(reg_value)                                                                    extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_STS_6__vco_range_mux(reg_value)                                                                   extract_field((reg_value),14,8)
#define exc_PLL_CAL_COM_STS_6__vcopon_mux(reg_value)                                                                      extract_field((reg_value),7,4)
#define exc_PLL_CAL_COM_STS_6__pllpon_mux(reg_value)                                                                      extract_field((reg_value),3,0)
#define ex_REGISTER_INFO_EXT_INFO__reg_desc(reg_value)                                                                    extract_field((reg_value),15,0)
#define ex_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__afe_sigdet_pwrdn(reg_value)                               extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_rx_s_pwrdn(reg_value)                                  extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_rx_clk_vld_frc_val(reg_value)                                extract_field((reg_value),4,4)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_rx_clk_vld_frc(reg_value)                                    extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_comclk_frc_on(reg_value)                                 extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_comclk_sel(reg_value)                                    extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_clkgate_frc_on(reg_value)                                extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL__sigdet_dp_rstb_en(reg_value)                                        extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL__ln_rx_dp_s_rstb(reg_value)                                          extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL__ln_rx_s_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_reset_frc_val(reg_value)                        extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_reset_frc(reg_value)                            extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_pwrdn_frc_val(reg_value)                        extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_pwrdn_frc(reg_value)                            extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_h_pwrdn_pkill(reg_value)                       extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS__pmd_lane_mode(reg_value)                                                extract_field((reg_value),15,0)
#define ex_RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_rx_reset(reg_value)                                  extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_rx_pwrdn(reg_value)                                  extract_field((reg_value),0,0)
#define ex_RX_DFE0_EXT_RXSTATUS1__status1(reg_value)                                                                      extract_field((reg_value),15,0)
#define ex_RX_DFE0_EXT_RXSTATUS2__status_2(reg_value)                                                                     extract_field((reg_value),15,0)
#define ex_RX_DFE0_EXT_RXSTATUS3__status3(reg_value)                                                                      extract_field((reg_value),15,0)
#define ex_RX_DFE0_EXT_RXCONTROL1__Status1Sel_SM(reg_value)                                                               extract_field((reg_value),15,13)
#define ex_RX_DFE0_EXT_RXCONTROL1__testMuxSelect_SM(reg_value)                                                            extract_field((reg_value),11,8)
#define ex_RX_DFE0_EXT_RXCONTROL1__tpctrl_SM0(reg_value)                                                                  extract_field((reg_value),7,7)
#define ex_RX_DFE0_EXT_RXCONTROL1__tpctrl_SM1(reg_value)                                                                  extract_field((reg_value),6,4)
#define ex_RX_DFE0_EXT_RXCONTROL1__mdio_rx_G3_RxDataValidRealign(reg_value)                                               extract_field((reg_value),3,3)
#define ex_RX_DFE0_EXT_RXCONTROL1__Status2Sel_SM(reg_value)                                                               extract_field((reg_value),2,0)
#define ex_RX_DFE0_EXT_RXCONTROL2__forceDecodeOn_SM(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_RX_DFE0_EXT_RXCONTROL2__err_max_cnt_sel_SM(reg_value)                                                          extract_field((reg_value),10,8)
#define ex_RX_DFE0_EXT_RXCONTROL2__clear_err_cnt_SM(reg_value)                                                            extract_field((reg_value),7,7)
#define ex_RX_DFE0_EXT_RXCONTROL2__auto_clear_err_cnt_SM(reg_value)                                                       extract_field((reg_value),6,6)
#define ex_RX_DFE0_EXT_RXCONTROL2__mdio_ckcmp_mdio_rst(reg_value)                                                         extract_field((reg_value),3,3)
#define ex_RX_DFE0_EXT_RXCONTROL2__mdio_ckcmp_afrst_ptr_err_en(reg_value)                                                 extract_field((reg_value),2,2)
#define ex_RX_DFE0_EXT_RXCONTROL2__mdio_ckcmp_afrst_phaseptr_err_en(reg_value)                                            extract_field((reg_value),1,1)
#define ex_RX_DFE0_EXT_RXCONTROL2__mdio_ckcmp_phase_only_en_SM(reg_value)                                                 extract_field((reg_value),0,0)
#define ex_RX_DFE0_EXT_RXCONTROL3__prbs_seed_ld_SM(reg_value)                                                             extract_field((reg_value),15,15)
#define ex_RX_DFE0_EXT_RXCONTROL3__packet_count_en_SM(reg_value)                                                          extract_field((reg_value),14,14)
#define ex_RX_DFE0_EXT_RXCONTROL3__RxErrDisparity_dis_SM(reg_value)                                                       extract_field((reg_value),13,13)
#define ex_RX_DFE0_EXT_RXCONTROL3__prbs_clr_dis_r(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_RX_DFE0_EXT_RXCONTROL3__rxd_dec_sel_r(reg_value)                                                               extract_field((reg_value),11,11)
#define ex_RX_DFE0_EXT_RXCONTROL3__cgbad_tst_SM(reg_value)                                                                extract_field((reg_value),10,10)
#define ex_RX_DFE0_EXT_RXCONTROL3__Emon_en_r(reg_value)                                                                   extract_field((reg_value),9,9)
#define ex_RX_DFE0_EXT_RXCONTROL3__prbs_en_r(reg_value)                                                                   extract_field((reg_value),8,8)
#define ex_RX_DFE0_EXT_RXCONTROL3__cgbad_en_SM(reg_value)                                                                 extract_field((reg_value),7,7)
#define ex_RX_DFE0_EXT_RXCONTROL3__fpat_md_SM(reg_value)                                                                  extract_field((reg_value),6,6)
#define ex_RX_DFE0_EXT_RXCONTROL3__useRxSeqDone_SM(reg_value)                                                             extract_field((reg_value),5,5)
#define ex_RX_DFE0_EXT_RXCONTROL3__useSigdet_SM(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_RX_DFE0_EXT_RXCONTROL3__commonClockMode_force_SM(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_RX_DFE0_EXT_RXCONTROL3__commonClockMode_force_value(reg_value)                                                 extract_field((reg_value),0,0)
#define ex_RX_DFE0_EXT_RXCONTROL4__prbs_L0s_SM(reg_value)                                                                 extract_field((reg_value),15,15)
#define ex_RX_DFE0_EXT_RXCONTROL4__comma_mask_force_r(reg_value)                                                          extract_field((reg_value),14,14)
#define ex_RX_DFE0_EXT_RXCONTROL4__comma_mask_r(reg_value)                                                                extract_field((reg_value),13,13)
#define ex_RX_DFE0_EXT_RXCONTROL4__statMuxRegDis(reg_value)                                                               extract_field((reg_value),12,12)
#define ex_RX_DFE0_EXT_RXCONTROL4__sync_status_force_r_SM(reg_value)                                                      extract_field((reg_value),11,11)
#define ex_RX_DFE0_EXT_RXCONTROL4__sync_status_force_r(reg_value)                                                         extract_field((reg_value),10,10)
#define ex_RX_DFE0_EXT_RXCONTROL4__comma_adj_en_force_ext_SM(reg_value)                                                   extract_field((reg_value),9,9)
#define ex_RX_DFE0_EXT_RXCONTROL4__comma_adj_en_force_sync_SM(reg_value)                                                  extract_field((reg_value),8,8)
#define ex_RX_DFE0_EXT_RXCONTROL4__comma_adj_en_force_r_SM(reg_value)                                                     extract_field((reg_value),7,7)
#define ex_RX_DFE0_EXT_RXCONTROL4__comma_adj_en_r(reg_value)                                                              extract_field((reg_value),6,6)
#define ex_RX_DFE0_EXT_RXCONTROL4__link_en_force_SM(reg_value)                                                            extract_field((reg_value),5,5)
#define ex_RX_DFE0_EXT_RXCONTROL4__link_en_r(reg_value)                                                                   extract_field((reg_value),4,4)
#define ex_RX_DFE0_EXT_RXCONTROL4__rx_polarity_force_SM(reg_value)                                                        extract_field((reg_value),3,3)
#define ex_RX_DFE0_EXT_RXCONTROL4__rx_polarity_r(reg_value)                                                               extract_field((reg_value),2,2)
#define ex_RX_DFE0_EXT_RXCONTROL4__rxd1g_dec_dis_SM(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_RX_DFE0_EXT_RXCONTROL5__mdio_tcSelect(reg_value)                                                               extract_field((reg_value),15,8)
#define ex_RX_DFE0_EXT_RXCONTROL5__ana_rx_mdio_sel_fts_L0S(reg_value)                                                     extract_field((reg_value),7,7)
#define ex_RX_DFE0_EXT_RXCONTROL5__mdio_DisableOvUnFlow(reg_value)                                                        extract_field((reg_value),6,6)
#define ex_RX_DFE0_EXT_RXCONTROL5__mdio_rx_G3_BlockStatusDis(reg_value)                                                   extract_field((reg_value),5,5)
#define ex_RX_DFE0_EXT_RXCONTROL6__ana_rx_mdio_sel_com_num(reg_value)                                                     extract_field((reg_value),15,14)
#define ex_RX_DFE0_EXT_RXCONTROL6__ckcmp_event_clr_dis(reg_value)                                                         extract_field((reg_value),8,8)
#define ex_RX_DFE0_EXT_RXCONTROL6__ckcmp_wr_event_sel(reg_value)                                                          extract_field((reg_value),7,4)
#define ex_RX_DFE0_EXT_RXCONTROL6__ckcmp_rd_event_sel(reg_value)                                                          extract_field((reg_value),3,0)
#define ex_RX_DFE2_EXT_CONTROL1__rg_gbox_sw_rst(reg_value)                                                                extract_field((reg_value),13,13)
#define ex_RX_DFE2_EXT_CONTROL1__rx_gbox_afrst_en(reg_value)                                                              extract_field((reg_value),12,12)
#define ex_RX_DFE2_EXT_CONTROL1__lsm_sh_invalid_cnt(reg_value)                                                            extract_field((reg_value),11,9)
#define ex_RX_DFE2_EXT_CONTROL1__lsm_tm_clk_en(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_RX_DFE2_EXT_CONTROL1__lsm_tm_sel(reg_value)                                                                    extract_field((reg_value),7,4)
#define ex_RX_DFE2_EXT_CONTROL1__lsm_sreg_field_sel(reg_value)                                                            extract_field((reg_value),3,2)
#define ex_RX_DFE2_EXT_CONTROL1__lsm_afrst_en(reg_value)                                                                  extract_field((reg_value),1,1)
#define ex_RX_DFE2_EXT_CONTROL1__lsm_sw_frst(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_RX_DFE2_EXT_STATUS1__lsm_status(reg_value)                                                                     extract_field((reg_value),15,0)
#define ex_RX_DFE2_EXT_STATUS2__rx_gbox_afrst(reg_value)                                                                  extract_field((reg_value),2,2)
#define ex_RX_DFE2_EXT_STATUS2__rx_gbox_unflow(reg_value)                                                                 extract_field((reg_value),1,1)
#define ex_RX_DFE2_EXT_STATUS2__rx_gbox_ovflow(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL__rx_osr_mode_frc(reg_value)                                            extract_field((reg_value),15,15)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL__rx_osr_mode_frc_val(reg_value)                                        extract_field((reg_value),3,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__rx_ln_dp_s_rstb(reg_value)                          extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL__rx_ln_s_rstb(reg_value)                                              extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_dp_h_rstb_pkill(reg_value)               extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_h_rstb_pkill(reg_value)                  extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL__rx_uc_ack_lane_dp_reset(reg_value)                                 extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL__rx_uc_ack_lane_cfg_done(reg_value)                                 extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS__rx_lane_dp_reset_state(reg_value)                           extract_field((reg_value),2,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL__rx_lane_reg_reset_occurred(reg_value)                  extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL__rx_multicast_mask_control(reg_value)                            extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_multicast_mask_control_status(reg_value)                    extract_field((reg_value),4,4)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_osr_mode(reg_value)                                         extract_field((reg_value),3,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__rx_osr_mode_pin(reg_value)                         extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL__osr_mode_frc(reg_value)                                           extract_field((reg_value),15,15)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL__osr_mode_frc_val(reg_value)                                       extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_dp_s_rstb(reg_value)                         extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL__ln_s_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_dp_h_rstb_pkill(reg_value)              extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_h_rstb_pkill(reg_value)                 extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL__uc_ack_lane_dp_reset(reg_value)                                extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL__uc_ack_lane_cfg_done(reg_value)                                extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS__lane_dp_reset_state(reg_value)                          extract_field((reg_value),2,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL__lane_reg_reset_occurred(reg_value)                 extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL__multicast_mask_control(reg_value)                           extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK__multicast_mask_control_status(reg_value)                   extract_field((reg_value),4,4)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK__osr_mode(reg_value)                                        extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__osr_mode_pin(reg_value)                        extract_field((reg_value),3,0)
#define ex_SIGDET_CTRL_3__rg_sigdet_tsc_sel(reg_value)                                                                    extract_field((reg_value),15,15)
#define ex_SIGDET_CTRL_3__rg_sigdet_frc(reg_value)                                                                        extract_field((reg_value),14,14)
#define ex_SIGDET_CTRL_3__rg_sigdet_frc_val(reg_value)                                                                    extract_field((reg_value),13,13)
#define ex_SIGDET_CTRL_3__rg_rxinfeidledis(reg_value)                                                                     extract_field((reg_value),12,12)
#define ex_SIGDET_CTRL_3__rg_rxl0sl1failure_dis(reg_value)                                                                extract_field((reg_value),11,11)
#define ex_SIGDET_CTRL_3__rg_rx_afe_pwrdn_bypass(reg_value)                                                               extract_field((reg_value),10,10)
#define ex_SIGDET_CTRL_3__rg_rxl0sl1failure_cnt(reg_value)                                                                extract_field((reg_value),9,0)
#define ex_SIGDET_CTRL_4__rg_sigdet_plllock_tmr(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_SIGDET_CTRL_5__rg_sigdet_eieos_tmr(reg_value)                                                                  extract_field((reg_value),15,6)
#define ex_SIGDET_CTRL_5__rg_sigdet_wait_tmr(reg_value)                                                                   extract_field((reg_value),5,0)
#define ex_SIGDET_CTRL_6__rg_sigdet_tggl_cnt_clr(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_SIGDET_CTRL_6__rg_sigdet_filter_sel_gen1(reg_value)                                                            extract_field((reg_value),14,14)
#define ex_SIGDET_CTRL_6__rg_sigdet_filter_sel_gen2(reg_value)                                                            extract_field((reg_value),13,13)
#define ex_SIGDET_CTRL_6__rg_sigdet_filter_sel_gen3(reg_value)                                                            extract_field((reg_value),12,12)
#define ex_SIGDET_CTRL_6__rg_sigdet_sm_sel(reg_value)                                                                     extract_field((reg_value),11,11)
#define ex_SIGDET_CTRL_6__rg_sigdet_sm_rst(reg_value)                                                                     extract_field((reg_value),10,10)
#define ex_SIGDET_CTRL_6__rg_eieos_det_bypass(reg_value)                                                                  extract_field((reg_value),9,9)
#define ex_SIGDET_CTRL_6__rg_eieos_detect_cnt(reg_value)                                                                  extract_field((reg_value),8,5)
#define ex_SIGDET_CTRL_6__rg_eios_det_bypass(reg_value)                                                                   extract_field((reg_value),4,4)
#define ex_SIGDET_CTRL_6__rg_eios_detect_sel(reg_value)                                                                   extract_field((reg_value),3,3)
#define ex_SIGDET_CTRL_6__rg_eios_detect_cnt(reg_value)                                                                   extract_field((reg_value),2,0)
#define ex_SIGDET_CTRL_7__rg_sigdet_cnt_src_sel(reg_value)                                                                extract_field((reg_value),15,14)
#define ex_SIGDET_CTRL_7__rg_sigdet_raw_qlfy_len_refclk(reg_value)                                                        extract_field((reg_value),13,12)
#define ex_SIGDET_CTRL_7__rg_sigdet_filter_len_refclk_gen1(reg_value)                                                     extract_field((reg_value),11,8)
#define ex_SIGDET_CTRL_7__rg_sigdet_filter_len_refclk_gen2(reg_value)                                                     extract_field((reg_value),7,4)
#define ex_SIGDET_CTRL_7__rg_sigdet_filter_len_refclk_gen3(reg_value)                                                     extract_field((reg_value),3,0)
#define ex_SIGDET_CTRL_8__rg_sigdet_raw_qlfy_len_auxclk(reg_value)                                                        extract_field((reg_value),13,12)
#define ex_SIGDET_CTRL_8__rg_sigdet_filter_len_auxclk_gen1(reg_value)                                                     extract_field((reg_value),11,8)
#define ex_SIGDET_CTRL_8__rg_sigdet_filter_len_auxclk_gen2(reg_value)                                                     extract_field((reg_value),7,4)
#define ex_SIGDET_CTRL_8__rg_sigdet_filter_len_auxclk_gen3(reg_value)                                                     extract_field((reg_value),3,0)
#define ex_SIGDET_CTRL_9__rg_rloop_sigdet_sm_sel(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_SIGDET_CTRL_9__rg_sigdet_thresh_gen2(reg_value)                                                                extract_field((reg_value),14,10)
#define ex_SIGDET_CTRL_9__rg_sigdet_thresh_gen3_hi(reg_value)                                                             extract_field((reg_value),9,5)
#define ex_SIGDET_CTRL_9__rg_sigdet_thresh_gen3_lo(reg_value)                                                             extract_field((reg_value),4,0)
#define ex_SIGDET_CTRL_10__rg_sigdet_deassert_tmr(reg_value)                                                              extract_field((reg_value),5,0)
#define ex_SIGDET_CTRL_10__rg_sigdet_deassert_tmr_sel(reg_value)                                                          extract_field((reg_value),6,6)
#define ex_SIGDET_CTRL_10__rg_sigdet_thresh_gen1(reg_value)                                                               extract_field((reg_value),11,7)
#define ex_SIGDET_CTRL_10__spares_sigdet(reg_value)                                                                       extract_field((reg_value),15,12)
#define ex_SIGDET_SIGDET_STAT_0__afe_sigdet_thresh_1(reg_value)                                                           extract_field((reg_value),12,8)
#define ex_SIGDET_SIGDET_STAT_0__rx_sigdet_mac(reg_value)                                                                 extract_field((reg_value),2,2)
#define ex_SIGDET_SIGDET_STAT_0__rx_sigdet_dsc(reg_value)                                                                 extract_field((reg_value),1,1)
#define ex_SIGDET_SIGDET_STAT_0__afe_sigdet_raw(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_SIGDET_SIGDET_STAT_1__rg_sigdet_tggl_cnt(reg_value)                                                            extract_field((reg_value),15,0)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_burst_err_cnt_en(reg_value)                                                   extract_field((reg_value),15,15)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_clk_en_frc_on(reg_value)                                                      extract_field((reg_value),11,11)
#define ex_TLB_RX_PRBS_CHK_CONFIG__trnsum_error_count_en(reg_value)                                                       extract_field((reg_value),10,10)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_err_cnt_burst_mode(reg_value)                                                 extract_field((reg_value),9,9)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_en_auto_mode(reg_value)                                                       extract_field((reg_value),7,7)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_mode(reg_value)                                                               extract_field((reg_value),6,5)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_inv(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_mode_sel(reg_value)                                                           extract_field((reg_value),3,1)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_CNT_CONFIG__prbs_chk_lock_cnt(reg_value)                                                       extract_field((reg_value),4,0)
#define ex_TLB_RX_PRBS_CHK_CNT_CONFIG__prbs_chk_ool_cnt(reg_value)                                                        extract_field((reg_value),12,8)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_pd_bias_en(reg_value)                                                         extract_field((reg_value),3,3)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_pd_flt_bypass(reg_value)                                                      extract_field((reg_value),2,2)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_pd_mode(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_RX_TLB_RX_MISC_CONFIG__dbg_mask_dig_lpbk_en(reg_value)                                                     extract_field((reg_value),2,2)
#define ex_TLB_RX_TLB_RX_MISC_CONFIG__rx_aggregator_bypass_en(reg_value)                                                  extract_field((reg_value),1,1)
#define ex_TLB_RX_TLB_RX_MISC_CONFIG__rx_pmd_dp_invert(reg_value)                                                         extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL__prbs_chk_en_timeout(reg_value)                                               extract_field((reg_value),12,8)
#define ex_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL__prbs_chk_en_timer_mode(reg_value)                                            extract_field((reg_value),1,0)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__dig_lpbk_pd_early_ind(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__dig_lpbk_pd_late_ind(reg_value)                                                     extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_LOCK_STATUS__prbs_chk_err_cnt_no_clr(reg_value)                                                extract_field((reg_value),15,1)
#define ex_TLB_RX_PRBS_CHK_LOCK_STATUS__prbs_chk_lock(reg_value)                                                          extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS__prbs_chk_lock_lost_lh(reg_value)                                           extract_field((reg_value),15,15)
#define ex_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS__prbs_chk_err_cnt_msb(reg_value)                                            extract_field((reg_value),14,0)
#define ex_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS__prbs_chk_err_cnt_lsb(reg_value)                                            extract_field((reg_value),15,0)
#define ex_TLB_RX_PMD_RX_LOCK_STATUS__pmd_rx_lock(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TLB_RX_PMD_RX_LOCK_STATUS__pmd_rx_lock_change(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_TLB_RX_DBG_PMD_RX_LOCK_STATUS__dbg_pmd_rx_lock(reg_value)                                                      extract_field((reg_value),0,0)
#define ex_TLB_RX_DBG_PMD_RX_LOCK_STATUS__dbg_pmd_rx_lock_change(reg_value)                                               extract_field((reg_value),1,1)
#define ex_TLB_RX_UC_PMD_RX_LOCK_STATUS__uc_pmd_rx_lock(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TLB_RX_UC_PMD_RX_LOCK_STATUS__uc_pmd_rx_lock_change(reg_value)                                                 extract_field((reg_value),1,1)
#define ex_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS__prbs_chk_burst_err_cnt(reg_value)                                        extract_field((reg_value),9,0)
#define ex_TLB_TX_PATT_GEN_CONFIG__patt_gen_start_pos(reg_value)                                                          extract_field((reg_value),15,12)
#define ex_TLB_TX_PATT_GEN_CONFIG__patt_gen_stop_pos(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_TLB_TX_PATT_GEN_CONFIG__patt_gen_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_err_ins(reg_value)                                                            extract_field((reg_value),5,5)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_inv(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_mode_sel(reg_value)                                                           extract_field((reg_value),3,1)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_TX_RMT_LPBK_CONFIG__rmt_lpbk_pd_frc_on(reg_value)                                                          extract_field((reg_value),2,2)
#define ex_TLB_TX_RMT_LPBK_CONFIG__rmt_lpbk_pd_mode(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_TLB_TX_RMT_LPBK_CONFIG__rmt_lpbk_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_TX_TLB_TX_MISC_CONFIG__tx_mux_sel_order(reg_value)                                                         extract_field((reg_value),2,2)
#define ex_TLB_TX_TLB_TX_MISC_CONFIG__tx_pcs_native_ana_frmt_en(reg_value)                                                extract_field((reg_value),1,1)
#define ex_TLB_TX_TLB_TX_MISC_CONFIG__tx_pmd_dp_invert(reg_value)                                                         extract_field((reg_value),0,0)
#define ex_TLB_TX_RMT_LPBK_PD_STATUS__rmt_lpbk_pd_early_ind(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_TLB_TX_RMT_LPBK_PD_STATUS__rmt_lpbk_pd_late_ind(reg_value)                                                     extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__afe_tx_reset_deassert(reg_value)                          extract_field((reg_value),15,15)
#define ex_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_tx_s_pwrdn(reg_value)                                  extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_tx_clk_vld_frc_val(reg_value)                                extract_field((reg_value),4,4)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_tx_clk_vld_frc(reg_value)                                    extract_field((reg_value),3,3)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_comclk_frc_on(reg_value)                                 extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_comclk_sel(reg_value)                                    extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_clkgate_frc_on(reg_value)                                extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL__ln_tx_dp_s_rstb(reg_value)                                          extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL__ln_tx_s_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_txclk_reset_frc_val(reg_value)                     extract_field((reg_value),5,5)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_txclk_reset_frc(reg_value)                         extract_field((reg_value),4,4)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_reset_frc_val(reg_value)                        extract_field((reg_value),3,3)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_reset_frc(reg_value)                            extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_pwrdn_frc_val(reg_value)                        extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_pwrdn_frc(reg_value)                            extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_h_pwrdn_pkill(reg_value)                       extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_txclk_reset(reg_value)                               extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_tx_reset(reg_value)                                  extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__afe_tx_pwrdn(reg_value)                                  extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL__tx_pi_loop_filter_stable(reg_value)                               extract_field((reg_value),0,0)
#define ex_TX_COEFF_MAIN_MAIN_EXTENT_CTRL0__fir_main_extent_0(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_MAIN_MAIN_EXTENT_CTRL1__fir_main_extent_1(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_MAIN_MAIN_EXTENT_CTRL2__fir_main_extent_2(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_MAIN_MAIN_EXTENT_CTRL3__fir_main_extent_3(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_MAIN_MAIN_EXTENT_CTRL4__fir_main_extent_4(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_MAIN_MAIN_EXTENT_CTRL5__fir_main_extent_5(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_PM_PRE_CTRL0__fir_pre_0(reg_value)                                                                    extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_PRE_CTRL0__fir_pre_1(reg_value)                                                                    extract_field((reg_value),11,6)
#define ex_TX_COEFF_PM_PRE_CTRL1__fir_pre_2(reg_value)                                                                    extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_PRE_CTRL1__fir_pre_3(reg_value)                                                                    extract_field((reg_value),11,6)
#define ex_TX_COEFF_PM_PRE_CTRL2__fir_pre_4(reg_value)                                                                    extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_PRE_CTRL2__fir_pre_5(reg_value)                                                                    extract_field((reg_value),11,6)
#define ex_TX_COEFF_PM_PRE_CTRL3__fir_pre_6(reg_value)                                                                    extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_PRE_CTRL3__fir_pre_7(reg_value)                                                                    extract_field((reg_value),11,6)
#define ex_TX_COEFF_PM_PRE_CTRL4__fir_pre_8(reg_value)                                                                    extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_PRE_CTRL4__fir_pre_9(reg_value)                                                                    extract_field((reg_value),11,6)
#define ex_TX_COEFF_PM_PRE_CTRL5__fir_pre_10(reg_value)                                                                   extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_REGMAIN_CTRL0__reg_main_post1pre_default(reg_value)                                                extract_field((reg_value),5,0)
#define ex_TX_COEFF_PM_REGMAIN_CTRL0__reg_main_cs(reg_value)                                                              extract_field((reg_value),8,6)
#define ex_TX_COEFF_PM_REGMAIN_CTRL0__reg_en_main(reg_value)                                                              extract_field((reg_value),9,9)
#define ex_TX_COEFF_PM_REGOVRD_CTRL__reg_ovrd(reg_value)                                                                  extract_field((reg_value),0,0)
#define ex_TX_COEFF_POST_POST_EXTENT_CTRL0__fir_post_extent_0(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_POST_POST_EXTENT_CTRL1__fir_post_extent_1(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_POST_POST_EXTENT_CTRL2__fir_post_extent_2(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_POST_POST_EXTENT_CTRL3__fir_post_extent_3(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_POST_POST_EXTENT_CTRL4__fir_post_extent_4(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_POST_POST_EXTENT_CTRL5__fir_post_extent_5(reg_value)                                                  extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL0__fir_post_0(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL1__fir_post_1(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL2__fir_post_2(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL3__fir_post_3(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL4__fir_post_4(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL5__fir_post_5(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL6__fir_post_6(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL7__fir_post_7(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL8__fir_post_8(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL9__fir_post_9(reg_value)                                                               extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL10__fir_post_10(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL11__fir_post_11(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL12__fir_post_12(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL13__fir_post_13(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTA_POST_CTRL14__fir_post_14(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL15__fir_post_15(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL16__fir_post_16(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL17__fir_post_17(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL18__fir_post_18(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL19__fir_post_19(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL20__fir_post_20(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL21__fir_post_21(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL22__fir_post_22(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL23__fir_post_23(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_POST_CTRL24__fir_post_24(reg_value)                                                             extract_field((reg_value),14,0)
#define ex_TX_COEFF_POSTB_REG_PRE_POST_CTRL__pre_post1pre_default(reg_value)                                              extract_field((reg_value),5,0)
#define ex_TX_COEFF_POSTB_REG_PRE_POST_CTRL__post1_post1pre_default(reg_value)                                            extract_field((reg_value),11,6)
#define ex_TX_COEFF_PRE_PRE_EXTENT_CTRL0__fir_pre_extent_0(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_TX_COEFF_PRE_PRE_EXTENT_CTRL1__fir_pre_extent_1(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_TX_COEFF_PRE_PRE_EXTENT_CTRL2__fir_pre_extent_2(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_TX_COEFF_PRE_PRE_EXTENT_CTRL3__fir_pre_extent_3(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_TX_COEFF_PRE_PRE_EXTENT_CTRL4__fir_pre_extent_4(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_TX_COEFF_PRE_PRE_EXTENT_CTRL5__fir_pre_extent_5(reg_value)                                                     extract_field((reg_value),5,0)
#define ex_TX_DFE0_EXT_TXSTATUS0__gloopback(reg_value)                                                                    extract_field((reg_value),8,8)
#define ex_TX_DFE0_EXT_TXSTATUS0__dig2ana_tx_ElecIdle(reg_value)                                                          extract_field((reg_value),6,6)
#define ex_TX_DFE0_EXT_TXSTATUS0__setTxCnxTest(reg_value)                                                                 extract_field((reg_value),5,5)
#define ex_TX_DFE0_EXT_TXSTATUS0__dig2ana_tx_setTxCnxTest(reg_value)                                                      extract_field((reg_value),4,4)
#define ex_TX_DFE0_EXT_TXSTATUS0__rxCnxDetect(reg_value)                                                                  extract_field((reg_value),3,3)
#define ex_TX_DFE0_EXT_TXSTATUS0__ana2dig_tx_rxCnxDetect(reg_value)                                                       extract_field((reg_value),2,2)
#define ex_TX_DFE0_EXT_TXSTATUS0__rltxferr_stky(reg_value)                                                                extract_field((reg_value),1,1)
#define ex_TX_DFE0_EXT_TXSTATUS0__txpll_lock(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_TX_DFE0_EXT_MDATA0__mdata0(reg_value)                                                                          extract_field((reg_value),15,0)
#define ex_TX_DFE0_EXT_MDATA1__mdata1(reg_value)                                                                          extract_field((reg_value),15,0)
#define ex_TX_DFE0_EXT_EQ_COEFFICIENT__eq_coeff(reg_value)                                                                extract_field((reg_value),15,0)
#define ex_TX_DFE0_EXT_TXCONTROL0__mdio_force_SM(reg_value)                                                               extract_field((reg_value),15,15)
#define ex_TX_DFE0_EXT_TXCONTROL0__L0s_test_SM(reg_value)                                                                 extract_field((reg_value),14,14)
#define ex_TX_DFE0_EXT_TXCONTROL0__setTxCnxTest_SM(reg_value)                                                             extract_field((reg_value),13,13)
#define ex_TX_DFE0_EXT_TXCONTROL0__mdio_tx_ElecIdle(reg_value)                                                            extract_field((reg_value),12,12)
#define ex_TX_DFE0_EXT_TXCONTROL0__fts_en_SM(reg_value)                                                                   extract_field((reg_value),10,10)
#define ex_TX_DFE0_EXT_TXCONTROL0__gloopOutDis_r(reg_value)                                                               extract_field((reg_value),9,9)
#define ex_TX_DFE0_EXT_TXCONTROL0__prbs_enb_r(reg_value)                                                                  extract_field((reg_value),8,8)
#define ex_TX_DFE0_EXT_TXCONTROL0__pkt_en_r(reg_value)                                                                    extract_field((reg_value),7,7)
#define ex_TX_DFE0_EXT_TXCONTROL0__pkt_strt_r(reg_value)                                                                  extract_field((reg_value),6,6)
#define ex_TX_DFE0_EXT_TXCONTROL0__txpol_flip(reg_value)                                                                  extract_field((reg_value),5,5)
#define ex_TX_DFE0_EXT_TXCONTROL0__force_disError_SM(reg_value)                                                           extract_field((reg_value),4,4)
#define ex_TX_DFE0_EXT_TXCONTROL0__eden_r(reg_value)                                                                      extract_field((reg_value),3,3)
#define ex_TX_DFE0_EXT_TXCONTROL0__eden_force_r(reg_value)                                                                extract_field((reg_value),2,2)
#define ex_TX_DFE0_EXT_TXCONTROL0__txpat_seq_en_SM(reg_value)                                                             extract_field((reg_value),1,1)
#define ex_TX_DFE0_EXT_TXCONTROL0__tx_mdata_en_SM(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TX_DFE0_EXT_TXCONTROL1__txTestMuxSelect(reg_value)                                                             extract_field((reg_value),15,13)
#define ex_TX_DFE0_EXT_TXCONTROL1__rlfifo_tstsel(reg_value)                                                               extract_field((reg_value),12,10)
#define ex_TX_DFE0_EXT_TXCONTROL1__prbs_seed_ld(reg_value)                                                                extract_field((reg_value),9,9)
#define ex_TX_DFE0_EXT_TXCONTROL1__L0s_timer_ld(reg_value)                                                                extract_field((reg_value),8,8)
#define ex_TX_DFE0_EXT_TXCONTROL1__pktBurst_en(reg_value)                                                                 extract_field((reg_value),7,7)
#define ex_TX_DFE0_EXT_TXCONTROL1__pktRndm_en(reg_value)                                                                  extract_field((reg_value),6,6)
#define ex_TX_DFE0_EXT_TXCONTROL1__ipgLngth(reg_value)                                                                    extract_field((reg_value),5,4)
#define ex_TX_DFE0_EXT_TXCONTROL1__rxCnxDetect_r(reg_value)                                                               extract_field((reg_value),3,3)
#define ex_TX_DFE0_EXT_TXCONTROL1__rxCnxDetect_force_r(reg_value)                                                         extract_field((reg_value),2,2)
#define ex_TX_DFE0_EXT_TXCONTROL1__pre_emph_stair_rev_en(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_TX_DFE0_EXT_TXCONTROL1__mdio_txmargin_SM(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_TX_DFE0_EXT_TXCTRL0__tx_delay_fall_G1(reg_value)                                                               extract_field((reg_value),15,13)
#define ex_TX_DFE0_EXT_TXCTRL0__rloop_delay_fall_G1(reg_value)                                                            extract_field((reg_value),12,8)
#define ex_TX_DFE0_EXT_TXCTRL0__tx_delay_rise_G1(reg_value)                                                               extract_field((reg_value),7,5)
#define ex_TX_DFE0_EXT_TXCTRL0__rloop_delay_rise_G1(reg_value)                                                            extract_field((reg_value),4,0)
#define ex_TX_DFE0_EXT_TXCTRL1__tx_delay_fall_G2(reg_value)                                                               extract_field((reg_value),15,13)
#define ex_TX_DFE0_EXT_TXCTRL1__rloop_delay_fall_G2(reg_value)                                                            extract_field((reg_value),12,8)
#define ex_TX_DFE0_EXT_TXCTRL1__tx_delay_rise_G2(reg_value)                                                               extract_field((reg_value),7,5)
#define ex_TX_DFE0_EXT_TXCTRL1__rloop_delay_rise_G2(reg_value)                                                            extract_field((reg_value),4,0)
#define ex_TX_DFE0_EXT_TXCTRL2__tx_delay_fall_G3(reg_value)                                                               extract_field((reg_value),15,13)
#define ex_TX_DFE0_EXT_TXCTRL2__rloop_delay_fall_G3(reg_value)                                                            extract_field((reg_value),12,8)
#define ex_TX_DFE0_EXT_TXCTRL2__tx_delay_rise_G3(reg_value)                                                               extract_field((reg_value),7,5)
#define ex_TX_DFE0_EXT_TXCTRL2__rloop_delay_rise_G3(reg_value)                                                            extract_field((reg_value),4,0)
#define ex_TX_DFE0_EXT_TXCTRL3__rising_half_G3(reg_value)                                                                 extract_field((reg_value),5,5)
#define ex_TX_DFE0_EXT_TXCTRL3__falling_half_G3(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_TX_DFE0_EXT_TXCTRL3__rising_half_G2(reg_value)                                                                 extract_field((reg_value),3,3)
#define ex_TX_DFE0_EXT_TXCTRL3__falling_half_G2(reg_value)                                                                extract_field((reg_value),2,2)
#define ex_TX_DFE0_EXT_TXCTRL3__rising_half_G1(reg_value)                                                                 extract_field((reg_value),1,1)
#define ex_TX_DFE0_EXT_TXCTRL3__falling_half_G1(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_TX_DFE0_EXT_TXCONTROL2__tx_g3_ei_fifo_rst_cya(reg_value)                                                       extract_field((reg_value),15,15)
#define ex_TX_DFE0_EXT_TXCONTROL2__tx_g3f_tm_sel(reg_value)                                                               extract_field((reg_value),4,2)
#define ex_TX_DFE0_EXT_TXCONTROL2__tx_g3f_sw_rst(reg_value)                                                               extract_field((reg_value),1,1)
#define ex_TX_DFE0_EXT_TXCONTROL2__tx_g3f_afrst_en(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_TX_DFE0_EXT_TXSTATUS2__tx_g3f_afrst(reg_value)                                                                 extract_field((reg_value),2,2)
#define ex_TX_DFE0_EXT_TXSTATUS2__tx_g3f_unflow(reg_value)                                                                extract_field((reg_value),1,1)
#define ex_TX_DFE0_EXT_TXSTATUS2__tx_g3f_ovflow(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL0__txfir_post2(reg_value)                                                              extract_field((reg_value),3,0)
#define ex_TX_FED_MISC_CONTROL0__convert_taps_to_afe_error(reg_value)                                                     extract_field((reg_value),6,6)
#define ex_TX_FED_MISC_CONTROL0__convert_taps_to_afe_int_en(reg_value)                                                    extract_field((reg_value),5,5)
#define ex_TX_FED_MISC_CONTROL0__convert_taps_to_afe(reg_value)                                                           extract_field((reg_value),4,4)
#define ex_TX_FED_MISC_CONTROL0__tx_disable_output_sel(reg_value)                                                         extract_field((reg_value),3,2)
#define ex_TX_FED_MISC_CONTROL0__sdk_tx_disable(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_TX_FED_MISC_STATUS0__tx_elec_idle_status(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_TX_FED_MISC_STATUS0__tx_disable_status(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TX_FED_MICRO_CONTROL0__tx_eee_alert_en(reg_value)                                                              extract_field((reg_value),15,15)
#define ex_TX_FED_MICRO_CONTROL0__tx_eee_quiet_en(reg_value)                                                              extract_field((reg_value),14,14)
#define ex_TX_FED_MICRO_CONTROL0__tx_disable_timer_ctrl(reg_value)                                                        extract_field((reg_value),9,4)
#define ex_TX_FED_MICRO_CONTROL0__pmd_tx_disable_pkill(reg_value)                                                         extract_field((reg_value),3,3)
#define ex_TX_FED_MICRO_CONTROL0__dp_reset_tx_disable_dis(reg_value)                                                      extract_field((reg_value),2,2)
#define ex_TX_FED_MICRO_CONTROL0__tx_disable_trigger(reg_value)                                                           extract_field((reg_value),1,1)
#define ex_TX_FED_MICRO_CONTROL0__micro_tx_disable(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_dc_level_post2_2x_1(reg_value)                                                extract_field((reg_value),7,7)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_post2_post2_2x_1(reg_value)                                                   extract_field((reg_value),6,6)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_dc_level_post2_2x_0(reg_value)                                                extract_field((reg_value),5,5)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_post2_post2_2x_0(reg_value)                                                   extract_field((reg_value),4,4)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_dc_level_post2_1x_1(reg_value)                                                extract_field((reg_value),3,3)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_post2_post2_1x_1(reg_value)                                                   extract_field((reg_value),2,2)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_dc_level_post2_1x_0(reg_value)                                                extract_field((reg_value),1,1)
#define ex_TX_FED_POST2_AFE_CONTROL0__txfir_post2_post2_1x_0(reg_value)                                                   extract_field((reg_value),0,0)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_dc_level_post1pre_1x_0(reg_value)                                             extract_field((reg_value),14,14)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_post1_post1pre_1x_0(reg_value)                                                extract_field((reg_value),13,13)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_pre_post1pre_1x_0(reg_value)                                                  extract_field((reg_value),12,12)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_dc_level_post1_2x_2(reg_value)                                                extract_field((reg_value),9,9)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_post1_post1_2x_2(reg_value)                                                   extract_field((reg_value),8,8)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_dc_level_post1_2x_1(reg_value)                                                extract_field((reg_value),7,7)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_post1_post1_2x_1(reg_value)                                                   extract_field((reg_value),6,6)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_dc_level_post1_2x_0(reg_value)                                                extract_field((reg_value),5,5)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_post1_post1_2x_0(reg_value)                                                   extract_field((reg_value),4,4)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_dc_level_post1_1x_1(reg_value)                                                extract_field((reg_value),3,3)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_post1_post1_1x_1(reg_value)                                                   extract_field((reg_value),2,2)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_dc_level_post1_1x_0(reg_value)                                                extract_field((reg_value),1,1)
#define ex_TX_FED_POST1_AFE_CONTROL0__txfir_post1_post1_1x_0(reg_value)                                                   extract_field((reg_value),0,0)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_dc_level_post1pre_2x_3(reg_value)                                          extract_field((reg_value),14,14)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_post1_post1pre_2x_3(reg_value)                                             extract_field((reg_value),13,13)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_pre_post1pre_2x_3(reg_value)                                               extract_field((reg_value),12,12)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_dc_level_post1pre_2x_2(reg_value)                                          extract_field((reg_value),11,11)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_post1_post1pre_2x_2(reg_value)                                             extract_field((reg_value),10,10)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_pre_post1pre_2x_2(reg_value)                                               extract_field((reg_value),9,9)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_dc_level_post1pre_2x_1(reg_value)                                          extract_field((reg_value),8,8)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_post1_post1pre_2x_1(reg_value)                                             extract_field((reg_value),7,7)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_pre_post1pre_2x_1(reg_value)                                               extract_field((reg_value),6,6)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_dc_level_post1pre_2x_0(reg_value)                                          extract_field((reg_value),5,5)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_post1_post1pre_2x_0(reg_value)                                             extract_field((reg_value),4,4)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_pre_post1pre_2x_0(reg_value)                                               extract_field((reg_value),3,3)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_dc_level_post1pre_1x_1(reg_value)                                          extract_field((reg_value),2,2)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_post1_post1pre_1x_1(reg_value)                                             extract_field((reg_value),1,1)
#define ex_TX_FED_POST1PRE_AFE_CONTROL0__txfir_pre_post1pre_1x_1(reg_value)                                               extract_field((reg_value),0,0)
#define ex_TX_FED_DC_LEVEL_AFE_CONTROL0__txfir_dc_level_2x_1(reg_value)                                                   extract_field((reg_value),3,3)
#define ex_TX_FED_DC_LEVEL_AFE_CONTROL0__txfir_dc_level_2x_0(reg_value)                                                   extract_field((reg_value),2,2)
#define ex_TX_FED_DC_LEVEL_AFE_CONTROL0__txfir_dc_level_1x(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TX_FED_DC_LEVEL_AFE_CONTROL0__txfir_dc_level_0p5x(reg_value)                                                   extract_field((reg_value),0,0)
#define ex_TX_PI_CONTROL_0__tx_pi_en(reg_value)                                                                           extract_field((reg_value),0,0)
#define ex_TX_PI_CONTROL_0__tx_pi_jitter_filter_en(reg_value)                                                             extract_field((reg_value),1,1)
#define ex_TX_PI_CONTROL_0__tx_pi_ext_ctrl_en(reg_value)                                                                  extract_field((reg_value),2,2)
#define ex_TX_PI_CONTROL_0__tx_pi_freq_override_en(reg_value)                                                             extract_field((reg_value),3,3)
#define ex_TX_PI_CONTROL_0__tx_pi_sj_gen_en(reg_value)                                                                    extract_field((reg_value),4,4)
#define ex_TX_PI_CONTROL_0__tx_pi_ssc_gen_en(reg_value)                                                                   extract_field((reg_value),5,5)
#define ex_TX_PI_CONTROL_0__tx_pi_jit_ssc_freq_mode(reg_value)                                                            extract_field((reg_value),6,6)
#define ex_TX_PI_CONTROL_0__tx_pi_reset_code_dbg(reg_value)                                                               extract_field((reg_value),7,7)
#define ex_TX_PI_CONTROL_0__tx_pi_second_order_loop_en(reg_value)                                                         extract_field((reg_value),8,8)
#define ex_TX_PI_CONTROL_0__tx_pi_first_order_bwsel_integ(reg_value)                                                      extract_field((reg_value),11,10)
#define ex_TX_PI_CONTROL_0__tx_pi_second_order_bwsel_integ(reg_value)                                                     extract_field((reg_value),13,12)
#define ex_TX_PI_CONTROL_0__tx_pi_frc_phase_step_mux_sel(reg_value)                                                       extract_field((reg_value),15,15)
#define ex_TX_PI_CONTROL_1__tx_pi_freq_override_val(reg_value)                                                            extract_field_signed((reg_value),14,0)
#define ex_TX_PI_CONTROL_2__tx_pi_jit_freq_idx(reg_value)                                                                 extract_field((reg_value),5,0)
#define ex_TX_PI_CONTROL_2__tx_pi_jit_amp(reg_value)                                                                      extract_field((reg_value),13,8)
#define ex_TX_PI_CONTROL_3__tx_pi_phase_override(reg_value)                                                               extract_field((reg_value),0,0)
#define ex_TX_PI_CONTROL_3__tx_pi_phase_strobe(reg_value)                                                                 extract_field((reg_value),1,1)
#define ex_TX_PI_CONTROL_3__tx_pi_phase_step_dir(reg_value)                                                               extract_field((reg_value),2,2)
#define ex_TX_PI_CONTROL_3__tx_pi_phase_invert(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_TX_PI_CONTROL_3__tx_pi_phase_step_num(reg_value)                                                               extract_field((reg_value),11,8)
#define ex_TX_PI_CONTROL_3__tx_pi_ext_phase_bwsel_integ(reg_value)                                                        extract_field((reg_value),14,12)
#define ex_TX_PI_CONTROL_4__tx_pi_frz_frc(reg_value)                                                                      extract_field((reg_value),0,0)
#define ex_TX_PI_CONTROL_4__tx_pi_frz_frc_val(reg_value)                                                                  extract_field((reg_value),1,1)
#define ex_TX_PI_CONTROL_4__tx_pi_frz_mode(reg_value)                                                                     extract_field((reg_value),2,2)
#define ex_TX_PI_CONTROL_5__tx_pi_hs_fifo_phserr_invert(reg_value)                                                        extract_field((reg_value),1,1)
#define ex_TX_PI_CONTROL_5__tx_pi_repeater_mode_en(reg_value)                                                             extract_field((reg_value),2,2)
#define ex_TX_PI_CONTROL_5__tx_pi_ext_pd_sel(reg_value)                                                                   extract_field((reg_value),3,3)
#define ex_TX_PI_CONTROL_5__afe_tx_fifo_resetb(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_TX_PI_CONTROL_5__afe_tx_fifo_resetb_frc_on(reg_value)                                                          extract_field((reg_value),9,9)
#define ex_TX_PI_CONTROL_5__tx_pi_pd_bypass_flt(reg_value)                                                                extract_field((reg_value),10,10)
#define ex_TX_PI_CONTROL_5__tx_pi_pd_bypass_vco(reg_value)                                                                extract_field((reg_value),11,11)
#define ex_TX_PI_STATUS_0__tx_pi_phase_cntr(reg_value)                                                                    extract_field_signed((reg_value),6,0)
#define ex_TX_PI_STATUS_1__tx_pi_integ1_reg(reg_value)                                                                    extract_field_signed((reg_value),13,0)
#define ex_TX_PI_STATUS_2__tx_pi_integ2_reg(reg_value)                                                                    extract_field_signed((reg_value),14,0)
#define ex_TX_PI_STATUS_3__tx_pi_phase_err(reg_value)                                                                     extract_field_signed((reg_value),5,0)
#define ex_TX_PI_STATUS_4__st_afe_tx_fifo_resetb(reg_value)                                                               extract_field((reg_value),1,1)
#define ex_TX_PI_STATUS_4__tx_pi_hs_fifo_phserr(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_TX_PI_TX_FIFO_OVFB_STATUS__tx_fifo_ovfb_fall_edge_lh(reg_value)                                                extract_field((reg_value),1,1)
#define ex_TX_PI_TX_FIFO_OVFB_STATUS__tx_fifo_ovfb(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_TX_TCA_TX_TCA_CONTROL_0__ana_tca_power_on_frc(reg_value)                                                       extract_field((reg_value),6,6)
#define ex_TX_TCA_TX_TCA_CONTROL_0__tca_done_frc_val(reg_value)                                                           extract_field((reg_value),5,5)
#define ex_TX_TCA_TX_TCA_CONTROL_0__tca_done_frc(reg_value)                                                               extract_field((reg_value),4,4)
#define ex_TX_TCA_TX_TCA_CONTROL_0__tca_timer_sel(reg_value)                                                              extract_field((reg_value),3,2)
#define ex_TX_TCA_TX_TCA_CONTROL_0__tca_restart(reg_value)                                                                extract_field((reg_value),1,1)
#define ex_TX_TCA_TX_TCA_CONTROL_0__tca_disable(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_TX_TCA_TX_TCA_CONTROL_1__tca_wait_timer(reg_value)                                                             extract_field((reg_value),13,0)
#define ex_TX_TCA_TX_TCA_CONTROL_2__tca_coarse_timer(reg_value)                                                           extract_field((reg_value),13,0)
#define ex_TX_TCA_TX_TCA_CONTROL_3__tca_fine_timer(reg_value)                                                             extract_field((reg_value),13,0)
#define ex_TX_TCA_TX_TCA_CONTROL_4__phserr_win_coarse(reg_value)                                                          extract_field((reg_value),15,9)
#define ex_TX_TCA_TX_TCA_CONTROL_4__phserr_win_fine(reg_value)                                                            extract_field((reg_value),8,2)
#define ex_TX_TCA_TX_TCA_CONTROL_4__fine_done_by_timer(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_TX_TCA_TX_TCA_CONTROL_4__coarse_done_by_timer(reg_value)                                                       extract_field((reg_value),0,0)
#define ex_TX_TCA_TX_PI_OFFSET_CONTROL__tx_pi_offset_en(reg_value)                                                        extract_field((reg_value),15,15)
#define ex_TX_TCA_TX_PI_OFFSET_CONTROL__tx_pi_offset_dir(reg_value)                                                       extract_field((reg_value),14,14)
#define ex_TX_TCA_TX_PI_OFFSET_CONTROL__tx_pi_shift_num(reg_value)                                                        extract_field((reg_value),13,10)
#define ex_TX_TCA_TX_PI_OFFSET_CONTROL__tx_pi_offset_num(reg_value)                                                       extract_field((reg_value),9,0)
#define ex_TX_TCA_TX_TCA_STATUS__tca_state(reg_value)                                                                     extract_field((reg_value),2,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL__tx_osr_mode_frc(reg_value)                                            extract_field((reg_value),15,15)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL__tx_osr_mode_frc_val(reg_value)                                        extract_field((reg_value),3,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__tx_ln_dp_s_rstb(reg_value)                          extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL__tx_ln_s_rstb(reg_value)                                              extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_dp_h_rstb_pkill(reg_value)               extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_h_rstb_pkill(reg_value)                  extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL__tx_uc_ack_lane_dp_reset(reg_value)                                 extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL__tx_uc_ack_lane_cfg_done(reg_value)                                 extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS__tx_lane_dp_reset_state(reg_value)                           extract_field((reg_value),2,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL__tx_lane_reg_reset_occurred(reg_value)                  extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL__tx_multicast_mask_control(reg_value)                            extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_multicast_mask_control_status(reg_value)                    extract_field((reg_value),4,4)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_osr_mode(reg_value)                                         extract_field((reg_value),3,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__tx_osr_mode_pin(reg_value)                         extract_field((reg_value),3,0)
#define exc_TX_COM_TXCOM_CONTROL0_REGISTER__txcom_cl72_max_wait_timer_period(reg_value)                                   extract_field((reg_value),15,0)
#define exc_TX_COM_TXCOM_CONTROL1_REGISTER__txcom_cl72_wait_cntr_limit(reg_value)                                         extract_field((reg_value),8,0)

#endif
