$date
	Wed May  5 01:17:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! SUM $end
$var wire 1 " CARRY $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module h1 $end
$var wire 1 # inp_a $end
$var wire 1 $ inp_b $end
$var wire 1 % inp_cin $end
$var wire 1 " out_carry $end
$var wire 1 & sum_1 $end
$var wire 1 ! out_sum $end
$var wire 1 ' carry_2 $end
$var wire 1 ( carry_1 $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module h2 $end
$var wire 1 % a $end
$var wire 1 ( b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1&
1#
#10000
1$
0#
#15000
1!
1"
0&
1(
1#
#20000
0"
0(
1%
0$
0#
#25000
1&
1#
#30000
1$
0#
#35000
0!
1'
1"
0&
1(
1#
#40000
