
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/m108/m108061621/.synopsys_dc_gui/preferences.tcl
### Original Tsz Heng scan_chain.tcl
set DESIGN "b12"
b12
read_file -format verilog ../netlist/b12_1.03_syn.v
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/slow.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/fast.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/typical.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'typical'
  Loading link library 'gtech'
Loading verilog file '/home/m108/m108061621/Desktop/Research/BISG_tzu/gs_b12_chain11/netlist/b12_1.03_syn.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/m108/m108061621/Desktop/Research/BISG_tzu/gs_b12_chain11/netlist/b12_1.03_syn.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/m108/m108061621/Desktop/Research/BISG_tzu/gs_b12_chain11/netlist/b12.db:b12'
Loaded 1 design.
Current design is 'b12'.
b12
##READ DFT and show scan chain path
# read_file -format verilog ../netlist/b05_dft.v
# set DESIGN "b05"
# current_design $DESIGN
# report_scan_path
##
current_design $DESIGN
Current design is 'b12'.
{b12}
# set_dont_touch {"b14_1_1_*"}
# set_dont_touch {"b14_2_*"}
# set_dont_touch {"b21_*"}
# set_dont_touch {"b21"}
## To avoid high fanout net warning (TIM-134)
set high_fanout_net_threshold 0
0
# set CLK_period 0.5   # too fast
# set CLK_period 1.9      # too fast after replacing to scan cell
# set CLK_period 2.0      #Vio. after insert_dft, but MET after replacing to scan cell.
set CLK_period 10      
10
create_clock -period $CLK_period [get_ports clock]
1
report_area > ./rpt/$DESIGN\_pre-dft.area_rpt
report_timing -max_path 31 > ./rpt/$DESIGN\_pre-dft.timing_rpt
set_scan_configuration -style multiplexed_flip_flop
Accepted scan configuration for modes: all_dft
1
## -scan : This option causes the command to implement all flip-flops with scan flip-flops.
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'b12'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    8434.7      0.00       0.0      37.9                          
    0:00:03    8434.7      0.00       0.0      37.9                          
    0:00:03    8434.7      0.00       0.0      37.9                          
    0:00:03    8434.7      0.00       0.0      37.9                          
    0:00:03    8434.7      0.00       0.0      37.9                          
    0:00:03    4335.9      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:03    4327.4      0.00       0.0       0.0                          
    0:00:04    4321.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    4321.1      0.00       0.0       0.0                          
    0:00:04    4321.1      0.00       0.0       0.0                          
    0:00:04    4312.6      0.00       0.0       0.0                          
    0:00:04    4308.4      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
    0:00:04    4306.3      0.00       0.0       0.0                          
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/slow.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/fast.db'
Loading db file '/home/m108/m108061621/Desktop/TSMC_process/T90/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#set_fix_multiple_port_nets -all -buffer_constants
# report_timing
set_dft_signal -view existing_dft -type ScanClock -port clock -timing {5 10}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view existing_dft -type reset -port reset -active_state 1
Accepted dft signal specification for modes: all_dft
1
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clock (5.0,10.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active high asynchronous control port reset. (TEST-266)
Warning: The multi-clock protocol requires that the strobe time be before a clock's pulse if it is used for transition fault testing. (TESTXG-56)
1
#[Pre-scan Check] //-verbose means Displays more detailed info about constraint violations.
report_constraint -all_violators -verbose
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : b12
Version: R-2020.09-SP5
Date   : Mon Jul  4 11:12:00 2022
****************************************


1
# Check DFT drc and see HOW MANY SCAN CELLS will be in the design
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 121 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 121 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
1
set_scan_configuration -chain_count 11
Accepted scan configuration for modes: all_dft
1
####Can preview the scanned design and also scan chain path and how many scan cell
preview_dft
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : b12
Version: R-2020.09-SP5
Date   : Mon Jul  4 11:12:03 2022
****************************************

Number of chains: 11
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix


Scan chain '1' (test_si1 --> test_so1) contains 11 cells


Scan chain '2' (test_si2 --> test_so2) contains 11 cells


Scan chain '3' (test_si3 --> test_so3) contains 11 cells


Scan chain '4' (test_si4 --> test_so4) contains 11 cells


Scan chain '5' (test_si5 --> test_so5) contains 11 cells


Scan chain '6' (test_si6 --> test_so6) contains 11 cells


Scan chain '7' (test_si7 --> test_so7) contains 11 cells


Scan chain '8' (test_si8 --> test_so8) contains 11 cells


Scan chain '9' (test_si9 --> nl[2]) contains 11 cells


Scan chain '10' (test_si10 --> nloss) contains 11 cells


Scan chain '11' (test_si11 --> speaker) contains 11 cells



************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

1
#[Scan chain sythesis] also optimize the design violation
insert_dft
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
#[Post-scan check] //-verbose means Displays more detailed info about constraint violations.
dft_drc
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 121 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 121 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
1
report_constraint -all_violators -verbose
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : b12
Version: R-2020.09-SP5
Date   : Mon Jul  4 11:12:06 2022
****************************************


1
report_scan_path > ./rpt/$DESIGN\_dft.path_rpt
report_reference -hierarchy > ./rpt/$DESIGN\_dft_reference.rpt
report_area > ./rpt/$DESIGN\_dft.area_rpt
report_timing -max_path 31 > ./rpt/$DESIGN\_dft.timing_rpt
write -format verilog -hierarchy -output ../netlist/$DESIGN\_dft.v
Writing verilog file '/home/m108/m108061621/Desktop/Research/BISG_tzu/gs_b12_chain11/netlist/b12_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_test_protocol -output ../netlist/$DESIGN\_dft.stil
Writing test protocol file '/home/m108/m108061621/Desktop/Research/BISG_tzu/gs_b12_chain11/netlist/b12_dft.stil' for mode 'Internal_scan'...
Warning: The multi-clock protocol requires that the strobe time be before a clock's pulse if it is used for transition fault testing. (TESTXG-56)
1
write_sdf -version 2.1 -context verilog ../netlist/$DESIGN\_dft.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/m108/m108061621/Desktop/Research/BISG_tzu/gs_b12_chain11/netlist/b12_dft.sdf'. (WT-3)
1
write_scan_def -o ../netlist/$DESIGN\_dft.def
1
exit

Memory usage for this session 254 Mbytes.
Memory usage for this session including child processes 254 Mbytes.
CPU usage for this session 14 seconds ( 0.00 hours ).
Elapsed time for this session 22 seconds ( 0.01 hours ).

Thank you...
