Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 17:53:53 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   173 |
|    Minimum number of control sets                        |   173 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   173 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   160 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           44 |
| Yes          | No                    | No                     |            4914 |         1230 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+--------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+--------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en              |                    |                2 |              3 |
|  clk         | fsm0/fsm0_write_en              |                    |                2 |              3 |
|  clk         | fsm6/fsm6_write_en              |                    |                2 |              4 |
|  clk         | fsm3/E[0]                       |                    |                3 |              4 |
|  clk         | fsm3/fsm3_write_en              |                    |                1 |              4 |
|  clk         | fsm5/fsm5_write_en              |                    |                2 |              4 |
|  clk         | fsm2/fsm2_write_en              |                    |                1 |              4 |
|  clk         | fsm1/E[0]                       |                    |                1 |              4 |
|  clk         | fsm5/E[0]                       |                    |                1 |              4 |
|  clk         | fsm6/E[0]                       |                    |                2 |              4 |
|  clk         | fsm1/fsm1_write_en              |                    |                3 |              4 |
|  clk         | fsm6/out_reg[0]_2[0]            |                    |                2 |              4 |
|  clk         | fsm6/done_reg_0[0]              |                    |                2 |              4 |
|  clk         | i00/out_reg[2]_9                |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_18               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_3                |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_19               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_29               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_28               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_27               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_2                |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_20               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_21               |                    |               27 |             32 |
|  clk         | i00/out_reg[2]_26               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_25               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_22               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_23               |                    |               27 |             32 |
|  clk         | i00/out_reg[2]_30               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_24               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_22               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_11               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_12               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_13               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_14               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_15               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_16               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_17               |                    |               32 |             32 |
|  clk         | i00/out_reg[1]_18               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_19               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_20               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_21               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_17               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_7                |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_8                |                    |               32 |             32 |
|  clk         | i00/out_reg[1]_9                |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_1                |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_10               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_11               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_12               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_13               |                    |               32 |             32 |
|  clk         | i00/out_reg[2]_14               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_15               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_16               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_3                |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_21               |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_22               |                    |               32 |             32 |
|  clk         | i00/out_reg[3]_23               |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_24               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_25               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_26               |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_27               |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_28               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_29               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_20               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_30               |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_31               |                    |               32 |             32 |
|  clk         | i00/out_reg[3]_32               |                    |               32 |             32 |
|  clk         | i00/out_reg[3]_4                |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_5                |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_6                |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_7                |                    |               32 |             32 |
|  clk         | i00/out_reg[3]_8                |                    |               32 |             32 |
|  clk         | i00/out_reg[3]_9                |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_11               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_32               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_4                |                    |               32 |             32 |
|  clk         | i00/out_reg[2]_5                |                    |               32 |             32 |
|  clk         | i00/out_reg[2]_6                |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_7                |                    |               29 |             32 |
|  clk         | i00/out_reg[2]_8                |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_51               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_1                |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_10               |                    |               32 |             32 |
|  clk         | i00/out_reg[2]_31               |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_12               |                    |               28 |             32 |
|  clk         | i00/out_reg[3]_13               |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_14               |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_15               |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_16               |                    |               29 |             32 |
|  clk         | i00/out_reg[3]_17               |                    |               30 |             32 |
|  clk         | i00/out_reg[3]_18               |                    |               32 |             32 |
|  clk         | i00/out_reg[3]_19               |                    |               31 |             32 |
|  clk         | i00/out_reg[3]_2                |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_11               |                    |               32 |             32 |
|  clk         | fsm3/y_i_0_write_en             |                    |                9 |             32 |
|  clk         | fsm4/A_sh_read0_0_write_en      |                    |               18 |             32 |
|  clk         | fsm4/B_sh_read0_0_write_en      |                    |               24 |             32 |
|  clk         | fsm5/tmp_sh_read0_0_write_en    |                    |               10 |             32 |
|  clk         | fsm5/x_sh_read0_0_write_en      |                    |                6 |             32 |
|  clk         | fsm5/y_sh_read0_0_write_en      |                    |                8 |             32 |
|  clk         | fsm6/alpha__0_write_en          |                    |                8 |             32 |
|  clk         | fsm6/beta__0_write_en           |                    |                8 |             32 |
|  clk         | i00/out_reg[0]_10               |                    |               31 |             32 |
|  clk         | fsm3/y0_write_en                |                    |                2 |             32 |
|  clk         | i00/out_reg[0]_12               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_13               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_14               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_15               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_16               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_17               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_18               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_19               |                    |               30 |             32 |
|  clk         | fsm1/x_int_read0_0_write_en     |                    |                6 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                    |                9 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                    |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                    |               13 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                    |               13 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en     |                    |               24 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en     |                    |               23 |             32 |
|  clk         | fsm1/tmp0_write_en              |                    |                2 |             32 |
|  clk         | fsm1/tmp_int_read0_0_write_en   |                    |                8 |             32 |
|  clk         | fsm1/x0_write_en                |                    |                2 |             32 |
|  clk         | i00/out_reg[0]_9                |                    |               29 |             32 |
|  clk         | fsm1/y_int_read0_0_write_en     |                    |                9 |             32 |
|  clk         | fsm2/A_read0_0_write_en         |                    |               24 |             32 |
|  clk         | fsm2/B_read0_0_write_en         |                    |               22 |             32 |
|  clk         | fsm2/done_reg_4                 |                    |                7 |             32 |
|  clk         | fsm2/t1_0_write_en              |                    |                9 |             32 |
|  clk         | fsm2/x_read0_0_write_en         |                    |                7 |             32 |
|  clk         | fsm2/x_read1_0_write_en         |                    |                8 |             32 |
|  clk         | fsm3/tmp_read0_0_write_en       |                    |               13 |             32 |
|  clk         | i00/out_reg[0]_48               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_39               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_40               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_41               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_42               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_43               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_44               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_45               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_46               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_47               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_21               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_49               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_50               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_52               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_53               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_6                |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_7                |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_8                |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_10               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_37               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_20               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_22               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_23               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_24               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_25               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_26               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_27               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_28               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_29               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_30               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_31               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_32               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_33               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_34               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_35               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_36               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_38               |                    |               31 |             32 |
|  clk         |                                 | fsm2/mult_pipe1_go |               10 |             51 |
|  clk         |                                 | fsm2/done_reg      |               11 |             51 |
|  clk         |                                 | mult_pipe3/p_0_in  |               11 |             51 |
|  clk         |                                 | mult_pipe2/p_0_in  |               12 |             51 |
|  clk         |                                 |                    |               35 |             57 |
+--------------+---------------------------------+--------------------+------------------+----------------+


