<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1233, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1633, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1428, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1412, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1390, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1714, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1640, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 3404, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 2252, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 2252, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1532, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1532, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1532, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1398, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1414, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1355, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="scheduler_hls" col1="Scheduler_FSM.cpp:10" col2="1233" col3="1390" col4="2252" col5="1398" col6="1355">
                    <row id="4" col0="init_head_ctx" col1="head_helpers.cpp:5" col2="129" col2_disp=" 129 (3 calls)" col3="344" col3_disp=" 344 (8 calls)" col4="408" col4_disp=" 408 (8 calls)" col5="24" col5_disp="  24 (8 calls)" col6="24" col6_disp="  24 (8 calls)"/>
                    <row id="3" col0="HeadCtx" col1="head_helpers.hpp:50" col2="43" col3="" col4="" col5="" col6=""/>
                    <row id="2" col0="drive_group_head_phase" col1="head_helpers.cpp:191" col2="381" col3="" col4="" col5="" col6="">
                        <row id="1" col0="run_single_head" col1="head_helpers.cpp:39" col2="347" col3="" col4="" col5="" col6="">
                            <row id="4" col0="init_head_ctx" col1="head_helpers.cpp:5" col2="43" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="1" col0="run_single_head" col1="head_helpers.cpp:39" col2="" col3="200" col4="200" col5="200" col6="201"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

