INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/OneDrive/GitHub/HCMUT_LSI_Lab/ALU/ALU/ALU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/OneDrive/GitHub/HCMUT_LSI_Lab/ALU/ALU/ALU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
