

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Tue May  2 07:55:06 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_3b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   86|   86|        27|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1858|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    473|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    220|
|Register         |        -|      -|    1143|    103|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1491|   2654|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    |matmul_hw_mux_42_dEe_U3  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U4  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U5  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    |matmul_hw_mux_42_dEe_U6  |matmul_hw_mux_42_dEe  |        0|      0|    0|   32|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  473|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_310_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_304_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_914_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp_17_fu_414_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_19_fu_793_p2               |     +    |      0|  0|   5|           4|           5|
    |tmp_20_fu_804_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_298_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_316_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_438_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_451_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_425_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_336_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_406_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_330_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_11_fu_392_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_13_fu_588_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_15_fu_765_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_load_1_fu_779_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_969_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_962_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_602_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_496_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_504_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_519_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_526_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_533_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_456_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_512_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_443_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_464_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_472_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_480_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_488_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_430_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_667_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_674_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_688_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_695_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_702_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_632_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_681_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_625_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_639_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_646_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_653_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_660_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_618_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_859_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_866_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_880_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_887_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_894_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_824_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_817_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_831_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_838_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_845_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_852_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_810_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1026_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1033_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1047_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1054_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1061_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_991_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1040_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_984_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_998_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_1005_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_1012_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_1019_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_977_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_322_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_350_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_342_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1858|         117|        1842|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          5|   32|        160|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter6       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          5|   32|        160|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_285_p0                 |  32|          5|   32|        160|
    |grp_fu_285_p1                 |  32|          5|   32|        160|
    |grp_fu_290_p0                 |  32|          5|   32|        160|
    |grp_fu_290_p1                 |  32|          5|   32|        160|
    |i_phi_fu_267_p4               |   3|          2|    3|          6|
    |i_reg_263                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_256_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_252        |   5|          2|    5|         10|
    |j_phi_fu_278_p4               |   3|          2|    3|          6|
    |j_reg_274                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 220|         53|  220|       1021|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_row_load_3_reg_1420         |  32|   0|   32|          0|
    |a_row_load_7_fu_100           |  32|   0|   32|          0|
    |a_row_load_8_fu_96            |  32|   0|   32|          0|
    |a_row_load_9_fu_92            |  32|   0|   32|          0|
    |a_row_load_s_fu_88            |  32|   0|   32|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_104          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_112          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_116           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_108           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_120          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_128          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_132           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_124           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_136          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_144          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_148           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_140           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_152          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_160          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_164           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_156           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1235     |   1|   0|    1|          0|
    |i_reg_263                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1239  |   5|   0|    5|          0|
    |indvar_flatten_reg_252        |   5|   0|    5|          0|
    |j_1_reg_1415                  |   3|   0|    3|          0|
    |j_mid2_reg_1244               |   3|   0|    3|          0|
    |j_reg_274                     |   3|   0|    3|          0|
    |reg_294                       |  32|   0|   32|          0|
    |sel_tmp2_reg_1336             |   1|   0|    1|          0|
    |sel_tmp4_reg_1349             |   1|   0|    1|          0|
    |sel_tmp_reg_1326              |   1|   0|    1|          0|
    |tmp_1_mid2_v_reg_1274         |   3|   0|    3|          0|
    |tmp_1_reg_1279                |   3|   0|    5|          2|
    |tmp_20_reg_1405               |   6|   0|    6|          0|
    |tmp_2_1_reg_1440              |  32|   0|   32|          0|
    |tmp_2_2_reg_1445              |  32|   0|   32|          0|
    |tmp_2_3_reg_1450              |  32|   0|   32|          0|
    |tmp_3_reg_1313                |   1|   0|    1|          0|
    |tmp_4_reg_1365                |  32|   0|   32|          0|
    |tmp_5_1_reg_1460              |  32|   0|   32|          0|
    |tmp_5_2_reg_1465              |  32|   0|   32|          0|
    |tmp_5_3_reg_1470              |  32|   0|   32|          0|
    |tmp_5_reg_1455                |  32|   0|   32|          0|
    |tmp_7_reg_1385                |  32|   0|   32|          0|
    |tmp_8_reg_1410                |  32|   0|   32|          0|
    |tmp_9_reg_1430                |  32|   0|   32|          0|
    |tmp_mid2_reg_1254             |   1|   0|    1|          0|
    |tmp_reg_1297                  |   2|   0|    2|          0|
    |tmp_s_reg_1435                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1235     |   0|   1|    1|          0|
    |tmp_20_reg_1405               |   0|   6|    6|          0|
    |tmp_2_1_reg_1440              |   0|  32|   32|          0|
    |tmp_2_2_reg_1445              |   0|  32|   32|          0|
    |tmp_2_3_reg_1450              |   0|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1143| 103| 1248|          2|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

