<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.h' l='104' type='void llvm::MipsABIInfo::updateCheriInitialFrameStateHack(const llvm::MCAsmInfo &amp; MAI, const llvm::MCRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='532' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParserC1ERKN4llvm15MCSubtargetInfoERNS1_11MCAsmParserERKNS1_11MCInstrInfoERKNS1_15MCTargetOptionsE'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.h' l='103'>// Update the initial CFA register from SP to C11 if needed</doc>
<def f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp' l='113' ll='155' type='void llvm::MipsABIInfo::updateCheriInitialFrameStateHack(const llvm::MCAsmInfo &amp; MAI, const llvm::MCRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp' l='112'>// HACK: Update the default CFA register for CHERI purecap</doc>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='170' u='c' c='_ZN4llvm17MipsTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5ModelE15325878'/>
