# Verilog-based-CPU-implementation
Verilog based Implementation of:
 Datapath of a CPU
 single-cycled-CPU
 Pipelined-CPU
