$date
	Sun Apr  6 02:13:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module odd_upordown_counter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " Y $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " Y $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 4 % Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
0$
0#
1"
b1 !
$end
#3
1$
#5
b11 !
b11 %
1#
#8
b1 !
b1 %
0$
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#68
0"
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#118
1"
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#158
