// Seed: 725365140
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    output uwire id_8,
    output supply1 id_9
);
  assign id_7 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_13,
      id_9,
      id_2,
      id_0,
      id_4,
      id_4,
      id_10
  );
  logic id_16;
endmodule
