{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@149:159@HdlIdDef", "  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@154:164", "  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]      rx_frame_d_s;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@155:165", "  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]      rx_frame_d_s;\n  wire    [ 5:0]      rx_data_1_s;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@145:155", "  reg                 up_enable_int = 'd0;\n  reg                 up_txnrx_int = 'd0;\n  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@158:168", "  reg                 up_txnrx_int = 'd0;\n  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@151:161", "  reg                 up_enable_int = 'd0;\n  reg                 up_txnrx_int = 'd0;\n  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@150:160", "  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [11:0]      rx_data_1_s;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@152:162", "  reg                 up_txnrx_int = 'd0;\n  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@161:171", "  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@160:170", "  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@163:173", "  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@153:163", "  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@147:157", "  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@146:156", "  reg                 up_txnrx_int = 'd0;\n  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@162:172", "  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire                locked_s;\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@159:169", "  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@148:158", "  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@157:167", "  reg                 up_enable_int = 'd0;\n  reg                 up_txnrx_int = 'd0;\n  reg                 enable_up_m1 = 'd0;\n  reg                 txnrx_up_m1 = 'd0;\n  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@151:161", "  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_n = 'd0;\n  reg                 txnrx_int_n = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [11:0]      rx_data_1_s;\n  wire    [11:0]      rx_data_0_s;\n"]], "Diff Content": {"Delete": [[154, "  reg                 txnrx_int_n = 'd0;\n"]], "Add": []}}