// Seed: 4278113564
module module_0 (
    input wor id_0
    , id_3,
    input supply0 id_1
);
  logic id_4;
  ;
  assign id_3[1] = -1;
  bit id_5;
  always @(posedge id_0) begin : LABEL_0
    id_4 <= -1'd0;
    id_5 <= 1;
    id_5 <= id_3;
    disable id_6;
  end
  always @(*) begin : LABEL_1
    id_4 = id_5 ? id_0 : -1 == 1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output wire  id_2
    , id_5,
    output tri0  id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  wire id_7;
  wire id_8;
endmodule
