{"vcs1":{"timestamp_begin":1765875509.775367487, "rt":6.95, "ut":5.03, "st":0.37}}
{"vcselab":{"timestamp_begin":1765875516.747695737, "rt":2.38, "ut":0.92, "st":0.05}}
{"link":{"timestamp_begin":1765875519.143902690, "rt":0.24, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765875509.578988312}
{"VCS_COMP_START_TIME": 1765875509.578988312}
{"VCS_COMP_END_TIME": 1765875519.426506596}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 435112}}
{"vcselab": {"peak_mem": 258288}}
