
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_22912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x828007ff; valaddr_reg:x3; val_offset:68736*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68736*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82800fff; valaddr_reg:x3; val_offset:68739*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68739*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82801fff; valaddr_reg:x3; val_offset:68742*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68742*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82803fff; valaddr_reg:x3; val_offset:68745*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68745*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82807fff; valaddr_reg:x3; val_offset:68748*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68748*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x8280ffff; valaddr_reg:x3; val_offset:68751*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68751*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x8281ffff; valaddr_reg:x3; val_offset:68754*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68754*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x8283ffff; valaddr_reg:x3; val_offset:68757*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68757*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x8287ffff; valaddr_reg:x3; val_offset:68760*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68760*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x828fffff; valaddr_reg:x3; val_offset:68763*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68763*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x829fffff; valaddr_reg:x3; val_offset:68766*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68766*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82bfffff; valaddr_reg:x3; val_offset:68769*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68769*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82c00000; valaddr_reg:x3; val_offset:68772*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68772*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82e00000; valaddr_reg:x3; val_offset:68775*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68775*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82f00000; valaddr_reg:x3; val_offset:68778*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68778*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82f80000; valaddr_reg:x3; val_offset:68781*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68781*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fc0000; valaddr_reg:x3; val_offset:68784*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68784*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fe0000; valaddr_reg:x3; val_offset:68787*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68787*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ff0000; valaddr_reg:x3; val_offset:68790*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68790*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ff8000; valaddr_reg:x3; val_offset:68793*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68793*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffc000; valaddr_reg:x3; val_offset:68796*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68796*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffe000; valaddr_reg:x3; val_offset:68799*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68799*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fff000; valaddr_reg:x3; val_offset:68802*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68802*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fff800; valaddr_reg:x3; val_offset:68805*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68805*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fffc00; valaddr_reg:x3; val_offset:68808*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68808*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fffe00; valaddr_reg:x3; val_offset:68811*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68811*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffff00; valaddr_reg:x3; val_offset:68814*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68814*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffff80; valaddr_reg:x3; val_offset:68817*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68817*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffffc0; valaddr_reg:x3; val_offset:68820*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68820*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffffe0; valaddr_reg:x3; val_offset:68823*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68823*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fffff0; valaddr_reg:x3; val_offset:68826*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68826*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fffff8; valaddr_reg:x3; val_offset:68829*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68829*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fffffc; valaddr_reg:x3; val_offset:68832*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68832*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82fffffe; valaddr_reg:x3; val_offset:68835*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68835*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x667462 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee67462; op2val:0x80000000;
op3val:0x82ffffff; valaddr_reg:x3; val_offset:68838*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68838*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78800000; valaddr_reg:x3; val_offset:68841*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68841*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78800001; valaddr_reg:x3; val_offset:68844*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68844*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78800003; valaddr_reg:x3; val_offset:68847*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68847*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78800007; valaddr_reg:x3; val_offset:68850*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68850*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7880000f; valaddr_reg:x3; val_offset:68853*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68853*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7880001f; valaddr_reg:x3; val_offset:68856*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68856*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7880003f; valaddr_reg:x3; val_offset:68859*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68859*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7880007f; valaddr_reg:x3; val_offset:68862*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68862*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x788000ff; valaddr_reg:x3; val_offset:68865*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68865*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x788001ff; valaddr_reg:x3; val_offset:68868*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68868*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x788003ff; valaddr_reg:x3; val_offset:68871*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68871*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x788007ff; valaddr_reg:x3; val_offset:68874*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68874*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78800fff; valaddr_reg:x3; val_offset:68877*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68877*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78801fff; valaddr_reg:x3; val_offset:68880*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68880*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78803fff; valaddr_reg:x3; val_offset:68883*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68883*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78807fff; valaddr_reg:x3; val_offset:68886*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68886*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7880ffff; valaddr_reg:x3; val_offset:68889*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68889*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7881ffff; valaddr_reg:x3; val_offset:68892*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68892*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7883ffff; valaddr_reg:x3; val_offset:68895*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68895*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7887ffff; valaddr_reg:x3; val_offset:68898*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68898*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x788fffff; valaddr_reg:x3; val_offset:68901*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68901*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x789fffff; valaddr_reg:x3; val_offset:68904*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68904*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78bfffff; valaddr_reg:x3; val_offset:68907*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68907*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78c00000; valaddr_reg:x3; val_offset:68910*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68910*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78e00000; valaddr_reg:x3; val_offset:68913*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68913*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78f00000; valaddr_reg:x3; val_offset:68916*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68916*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78f80000; valaddr_reg:x3; val_offset:68919*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68919*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fc0000; valaddr_reg:x3; val_offset:68922*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68922*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fe0000; valaddr_reg:x3; val_offset:68925*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68925*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ff0000; valaddr_reg:x3; val_offset:68928*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68928*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ff8000; valaddr_reg:x3; val_offset:68931*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68931*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffc000; valaddr_reg:x3; val_offset:68934*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68934*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffe000; valaddr_reg:x3; val_offset:68937*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68937*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fff000; valaddr_reg:x3; val_offset:68940*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68940*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fff800; valaddr_reg:x3; val_offset:68943*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68943*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fffc00; valaddr_reg:x3; val_offset:68946*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68946*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fffe00; valaddr_reg:x3; val_offset:68949*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68949*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffff00; valaddr_reg:x3; val_offset:68952*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68952*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffff80; valaddr_reg:x3; val_offset:68955*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68955*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffffc0; valaddr_reg:x3; val_offset:68958*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68958*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffffe0; valaddr_reg:x3; val_offset:68961*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68961*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fffff0; valaddr_reg:x3; val_offset:68964*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68964*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fffff8; valaddr_reg:x3; val_offset:68967*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68967*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fffffc; valaddr_reg:x3; val_offset:68970*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68970*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78fffffe; valaddr_reg:x3; val_offset:68973*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68973*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x78ffffff; valaddr_reg:x3; val_offset:68976*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68976*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f000001; valaddr_reg:x3; val_offset:68979*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68979*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f000003; valaddr_reg:x3; val_offset:68982*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68982*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f000007; valaddr_reg:x3; val_offset:68985*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68985*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f199999; valaddr_reg:x3; val_offset:68988*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68988*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f249249; valaddr_reg:x3; val_offset:68991*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68991*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f333333; valaddr_reg:x3; val_offset:68994*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68994*0 + 3*179*FLEN/8, x4, x1, x2)

inst_22999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:68997*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 68997*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:69000*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69000*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f444444; valaddr_reg:x3; val_offset:69003*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69003*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:69006*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69006*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:69009*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69009*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f666666; valaddr_reg:x3; val_offset:69012*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69012*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:69015*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69015*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:69018*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69018*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:69021*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69021*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x66dd2b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0defb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee6dd2b; op2val:0x400defb8;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:69024*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69024*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:69027*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69027*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:69030*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69030*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:69033*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69033*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:69036*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69036*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:69039*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69039*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:69042*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69042*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:69045*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69045*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:69048*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69048*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:69051*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69051*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:69054*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69054*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:69057*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69057*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:69060*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69060*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:69063*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69063*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:69066*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69066*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:69069*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69069*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:69072*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69072*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8000000; valaddr_reg:x3; val_offset:69075*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69075*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8000001; valaddr_reg:x3; val_offset:69078*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69078*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8000003; valaddr_reg:x3; val_offset:69081*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69081*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8000007; valaddr_reg:x3; val_offset:69084*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69084*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x800000f; valaddr_reg:x3; val_offset:69087*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69087*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x800001f; valaddr_reg:x3; val_offset:69090*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69090*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x800003f; valaddr_reg:x3; val_offset:69093*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69093*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x800007f; valaddr_reg:x3; val_offset:69096*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69096*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x80000ff; valaddr_reg:x3; val_offset:69099*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69099*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x80001ff; valaddr_reg:x3; val_offset:69102*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69102*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x80003ff; valaddr_reg:x3; val_offset:69105*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69105*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x80007ff; valaddr_reg:x3; val_offset:69108*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69108*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8000fff; valaddr_reg:x3; val_offset:69111*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69111*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8001fff; valaddr_reg:x3; val_offset:69114*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69114*0 + 3*179*FLEN/8, x4, x1, x2)

inst_23039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x672161 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee72161; op2val:0x0;
op3val:0x8003fff; valaddr_reg:x3; val_offset:69117*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69117*0 + 3*179*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189428735,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189430783,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189434879,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189443071,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189459455,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189492223,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189557759,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189688831,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189950975,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2190475263,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2191523839,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2193620991,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2193620992,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2195718144,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2196766720,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197291008,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197553152,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197684224,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197749760,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197782528,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197798912,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197807104,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197811200,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197813248,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197814272,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197814784,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815040,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815168,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815232,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815264,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815280,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815288,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815292,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815294,32,FLEN)
NAN_BOXED(2129032290,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815295,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654528,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654529,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654531,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654535,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654543,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654559,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654591,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654655,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021654783,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021655039,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021655551,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021656575,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021658623,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021662719,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021670911,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021687295,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021720063,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021785599,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2021916671,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2022178815,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2022703103,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2023751679,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2025848831,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2025848832,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2027945984,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2028994560,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2029518848,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2029780992,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2029912064,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2029977600,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030010368,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030026752,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030034944,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030039040,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030041088,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030042112,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030042624,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030042880,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043008,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043072,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043104,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043120,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043128,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043132,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043134,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2030043135,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2129059115,32,FLEN)
NAN_BOXED(1074655160,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217728,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217729,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217731,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217735,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217743,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217759,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217791,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217855,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217983,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134218239,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134218751,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134219775,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134221823,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134225919,32,FLEN)
NAN_BOXED(2129076577,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134234111,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
