<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE vip>
<?xml-stylesheet href="uvc.xsl" type="text/xsl"?>
<vip xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" version="0.1" xsi:noNamespaceSchemaLocation="uvc.xsd">
  <generated>false</generated>
  <className>FlashMem</className>
  <svdir>sv</svdir>
  <description>see doc/UVE_FlashMem_HB_vxx.xx.pdf</description>
  <headerFile>memory_env.svh</headerFile>
  <bodyFile>memory_env.sv</bodyFile>
  <otherFile>memory.svh</otherFile>
  <components>
    <agent>
      <className>memory_slave_agent</className>
      <headerFile>memory_slave_agent.svh</headerFile>
      <bodyFile>memory_slave_agent.sv</bodyFile>
      <components>
        <driver>
          <className>memory_slave_driver</className>
          <headerFile>memory_slave_driver.svh</headerFile>
          <bodyFile>memory_slave_driver.sv</bodyFile>
        </driver>
        <monitor>
          <className>memory_slave_monitor</className>
          <headerFile>memory_slave_monitor.svh</headerFile>
          <bodyFile>memory_slave_monitor.sv</bodyFile>
        </monitor>
        <sequence>
          <className>example_memory_slave_seq</className>
          <bodyFile>memory_slave_seq_lib.sv</bodyFile>
          <components/>
        </sequence>
        <sequencer>
          <className>memory_slave_sequencer</className>
          <headerFile>memory_slave_sequencer.svh</headerFile>
          <bodyFile>memory_slave_sequencer.sv</bodyFile>
        </sequencer>
      </components>
      <svdir>slave_agent</svdir>
    </agent>
    <interface>
      <className>memory_if</className>
      <bodyFile>memory_if.sv</bodyFile>
      <otherFile>memory_if_wrapper.svh</otherFile>
      <physicalports>
        <port>
          <name>DQ0</name>
          <type>wire[(NCHIP*8)-1:0]</type>
          <direction>inout</direction>
        </port>
        <port>
          <name>DQS0</name>
          <type>wire[NCHIP-1:0]</type>
          <direction>inout</direction>
        </port>
        <port>
          <name>IO0</name>
          <type>wire[(NCHIP*8)-1:0]</type>
          <direction>inout</direction>
        </port>
        <port>
          <name>RE_n</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>WR_n</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>CE_n</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>CLE</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>ALE</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>WE_n</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>CLK_t</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>WP_n</name>
          <type>logic</type>
          <direction>in</direction>
        </port>
        <port>
          <name>RB_n</name>
          <type>logic</type>
          <direction>out</direction>
        </port>
      </physicalports>
    </interface>
    <monitor>
      <className>memory_bus_monitor</className>
      <headerFile>memory_bus_monitor.svh</headerFile>
      <bodyFile>memory_bus_monitor.sv</bodyFile>
    </monitor>
    <package>
      <className>memory_pkg</className>
      <bodyFile>memory_pkg.sv</bodyFile>
    </package>
    <sequenceitem>
      <className>Transfer</className>
      <bodyFile>memory_transfer.sv</bodyFile>
      <components/>
    </sequenceitem>
  </components>
</vip>
