<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\project\verilog\step\series_courses\01_led_fsm\led_fsm_top.v:88:4:88:10:@W:MT529:@XP_MSG">led_fsm_top.v(88)</a><!@TM:0> | Found inferred clock led_fsm_top|iclk which controls 43 sequential elements including impl_led_controller.rvled[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
