{
	"design__io": 10,
	"design__die__area": 1e+06,
	"design__core__area": 917627,
	"design__instance__count": 13809,
	"design__instance__area": 170512,
	"design__instance__count__stdcell": 13809,
	"design__instance__area__stdcell": 170512,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.185818,
	"design__instance__utilization__stdcell": 0.185818,
	"design__rows": 253,
	"design__rows:CoreSite": 253,
	"design__sites": 505747,
	"design__sites:CoreSite": 505747,
	"design__instance__count__class:buffer": 4,
	"design__instance__area__class:buffer": 29.0304,
	"design__instance__count__class:clock_buffer": 133,
	"design__instance__area__class:clock_buffer": 3703.19,
	"design__instance__count__class:timing_repair_buffer": 1050,
	"design__instance__area__class:timing_repair_buffer": 7620.48,
	"design__instance__count__class:inverter": 384,
	"design__instance__area__class:inverter": 2090.19,
	"design__instance__count__class:clock_inverter": 54,
	"design__instance__area__class:clock_inverter": 381.024,
	"design__instance__count__class:sequential_cell": 804,
	"design__instance__area__class:sequential_cell": 39387,
	"design__instance__count__class:multi_input_combinational_cell": 11380,
	"design__instance__area__class:multi_input_combinational_cell": 117301,
	"design__instance__count": 13809,
	"design__instance__area": 170512,
	"design__instance__displacement__total": 706.269,
	"design__instance__displacement__mean": 0.051,
	"design__instance__displacement__max": 5.739,
	"route__wirelength__estimated": 482053,
	"design__violations": 0,
	"design__io": 10,
	"design__die__area": 1e+06,
	"design__core__area": 917627,
	"design__instance__count": 13809,
	"design__instance__area": 170512,
	"design__instance__count__stdcell": 13809,
	"design__instance__area__stdcell": 170512,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.185818,
	"design__instance__utilization__stdcell": 0.185818,
	"design__rows": 253,
	"design__rows:CoreSite": 253,
	"design__sites": 505747,
	"design__sites:CoreSite": 505747,
	"design__instance__count__class:buffer": 4,
	"design__instance__area__class:buffer": 29.0304,
	"design__instance__count__class:clock_buffer": 133,
	"design__instance__area__class:clock_buffer": 3703.19,
	"design__instance__count__class:timing_repair_buffer": 1050,
	"design__instance__area__class:timing_repair_buffer": 7620.48,
	"design__instance__count__class:inverter": 384,
	"design__instance__area__class:inverter": 2090.19,
	"design__instance__count__class:clock_inverter": 54,
	"design__instance__area__class:clock_inverter": 381.024,
	"design__instance__count__class:sequential_cell": 804,
	"design__instance__area__class:sequential_cell": 39387,
	"design__instance__count__class:multi_input_combinational_cell": 11380,
	"design__instance__area__class:multi_input_combinational_cell": 117301,
	"design__instance__count": 13809,
	"design__instance__area": 170512,
	"flow__warnings__count": 13,
	"flow__errors__count": 0,
	"flow__warnings__count:CTS-0041": 13,
	"flow__warnings__type_count": 1
}