

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_2'
================================================================
* Date:           Tue May 20 14:30:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      381|      381|  3.810 us|  3.810 us|  379|  379|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      379|      379|         3|          1|          1|   378|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pk_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pk"   --->   Operation 8 'read' 'pk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index3"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index3_load = load i9 %loop_index3"   --->   Operation 11 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%exitcond710 = icmp_eq  i9 %loop_index3_load, i9 378"   --->   Operation 12 'icmp' 'exitcond710' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%empty = add i9 %loop_index3_load, i9 1"   --->   Operation 13 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond710, void %load-store-loop2.split, void %memcpy-split1.exitStub"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_226 = trunc i9 %loop_index3_load"   --->   Operation 15 'trunc' 'empty_226' <Predicate = (!exitcond710)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index3_udiv_cast = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %loop_index3_load, i32 2, i32 8"   --->   Operation 16 'partselect' 'loop_index3_udiv_cast' <Predicate = (!exitcond710)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.56ns)   --->   "%switch_ln0 = switch i2 %empty_226, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2"   --->   Operation 17 'switch' 'switch_ln0' <Predicate = (!exitcond710)> <Delay = 1.56>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty, i9 %loop_index3"   --->   Operation 18 'store' 'store_ln0' <Predicate = (!exitcond710)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!exitcond710)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i32 %pk_read" [src/sike.c:48]   --->   Operation 20 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem2_addr" [src/sike.c:48]   --->   Operation 21 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (exitcond710)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 378, i64 378, i64 378"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.87ns)   --->   "%empty_227 = add i7 %loop_index3_udiv_cast, i7 6"   --->   Operation 24 'add' 'empty_227' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_227"   --->   Operation 25 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i8 %temp, i32 0, i32 %p_cast"   --->   Operation 26 'getelementptr' 'temp_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %p_cast"   --->   Operation 27 'getelementptr' 'temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %p_cast"   --->   Operation 28 'getelementptr' 'temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %p_cast"   --->   Operation 29 'getelementptr' 'temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln48 = store i8 %gmem2_addr_read, i7 %temp_2_addr" [src/sike.c:48]   --->   Operation 30 'store' 'store_ln48' <Predicate = (empty_226 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (empty_226 == 2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln48 = store i8 %gmem2_addr_read, i7 %temp_1_addr" [src/sike.c:48]   --->   Operation 32 'store' 'store_ln48' <Predicate = (empty_226 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 33 'br' 'br_ln0' <Predicate = (empty_226 == 1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln48 = store i8 %gmem2_addr_read, i7 %temp_addr" [src/sike.c:48]   --->   Operation 34 'store' 'store_ln48' <Predicate = (empty_226 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 35 'br' 'br_ln0' <Predicate = (empty_226 == 0)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln48 = store i8 %gmem2_addr_read, i7 %temp_3_addr" [src/sike.c:48]   --->   Operation 36 'store' 'store_ln48' <Predicate = (empty_226 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 37 'br' 'br_ln0' <Predicate = (empty_226 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.999ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'loop_index3' [10]  (1.588 ns)
	'load' operation 9 bit ('loop_index3_load') on local variable 'loop_index3' [13]  (0.000 ns)
	'icmp' operation 1 bit ('exitcond710') [14]  (1.823 ns)
	'store' operation 0 bit ('store_ln0') of variable 'empty' on local variable 'loop_index3' [44]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem2_addr', src/sike.c:48) [18]  (0.000 ns)
	bus read operation ('gmem2_addr_read', src/sike.c:48) on port 'gmem2' (src/sike.c:48) [22]  (7.300 ns)

 <State 3>: 4.192ns
The critical path consists of the following:
	'add' operation 7 bit ('empty_227') [24]  (1.870 ns)
	'getelementptr' operation 7 bit ('temp_3_addr') [29]  (0.000 ns)
	'store' operation 0 bit ('store_ln48', src/sike.c:48) of variable 'gmem2_addr_read', src/sike.c:48 on array 'temp_3' [41]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
