<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>[搬运]Data missed when reading GPMC on AM3359</title>
  <meta name="description" content="讨论出处：链接">

  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="/2014/06/07/%5B%E6%90%AC%E8%BF%90%5DData%20missed%20when%20reading%20from%20FPGA%20with%20GPMC%20on%20AM3359/">
  <link rel="alternate" type="application/rss+xml" title="Leon's Blog" href="/feed.xml" />
  <link rel="stylesheet" type="text/css" href="http://apps.bdimg.com/libs/bootstrap/3.3.0/css/bootstrap.min.css">
  <link rel="stylesheet" type="text/css" href="/css/custom.css">
  <link rel="stylesheet" type="text/css" href="/css/_syntax-highlighting.css">
  <!-- 返回顶部 -->
  <link href="//maxcdn.bootstrapcdn.com/font-awesome/4.1.0/css/font-awesome.min.css" rel="stylesheet">
  <script type="text/javascript" src="http://apps.bdimg.com/libs/jquery/2.1.1/jquery.min.js"></script>
  <script type="text/javascript" src="http://apps.bdimg.com/libs/bootstrap/3.3.0/js/bootstrap.min.js"></script>
  <script type="text/javascript" src="/js/index.js"></script>
  <link rel="stylesheet" type="text/css" href="http://apps.bdimg.com/libs/highlight.js/8.6/styles/magula.min.css">
  <script type="text/javascript" src="http://apps.bdimg.com/libs/highlight.js/8.4/highlight.min.js"></script>
  <script>hljs.initHighlightingOnLoad();</script>
</head>


  <body>

    <header class="site-header">

  <div class="wrapper">

    <a class="site-title" href="/">Leon's Blog</a>
    <nav class="site-nav">
      <a href="#" class="menu-icon">
        <svg viewBox="0 0 18 15">
          <path fill="#424242" d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.031C17.335,0,18,0.665,18,1.484L18,1.484z"/>
          <path fill="#424242" d="M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0c0-0.82,0.665-1.484,1.484-1.484 h15.031C17.335,6.031,18,6.696,18,7.516L18,7.516z"/>
          <path fill="#424242" d="M18,13.516C18,14.335,17.335,15,16.516,15H1.484C0.665,15,0,14.335,0,13.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.031C17.335,12.031,18,12.696,18,13.516L18,13.516z"/>
        </svg>
      </a>

      <div class="trigger">
        
          
          <a class="page-link" href="/AboutMe.html">关于我</a>
          
        
          
        
          
        
          
        
          
          <a class="page-link" href="/message.html">留言板</a>
          
        
      </div>
   </nav>
 </div>

  <HR style="FILTER: alpha(opacity=100,finishopacity=0,style=3)" width="100%" color=#987cb9 SIZE=3>
</header>


    <div class="page-content">
      <div class="wrapper">
        <div class="post">

  <header class="post-header">
    <h1 class="post-title">[搬运]Data missed when reading GPMC on AM3359</h1>
    <p class="post-meta">2014-06-07 • leon</p>
  </header>


  <div class="tags_div">
  
 </div>
 

  <article class="post-content">
    <p>讨论出处：<a href="http://e2e.ti.com/support/arm/sitara_arm/f/791/p/345603/1209436.aspx#1209436">链接</a></p>

<p>My questrion is similar with that in <a href="http://e2e.ti.com/support/arm/sitara_arm/f/791/p/302792/1055972.aspx#1055972">链接</a>, but I am still misunderstanding with something.</p>
<div class="highlight"><pre><code class="language-text" data-lang="text">Chip: AM33359 (Beaglebone Version A6)
OS:Linux 3.2
I am sending data from an FPGA by using the GPMC bus(CS1). My configuration:
[    1.121124] GPMC_CONFIG1:e8001001    //Burst, sync, 8-bit, non multiplexed, Nor device, FCLK/2
[    1.124572] GPMC_CONFIG2:00181800
[    1.128051] GPMC_CONFIG3:22181810
[    1.131500] GPMC_CONFIG4:18007818
[    1.134948] GPMC_CONFIG5:000a1818
[    1.138427] GPMC_CONFIG6:8e060000
[    1.141876] GPMC_CONFIG7:00000f01    // CS1
gpmc timing setting:


#define GPMC_FPGA_SYNC_CLK_NS   (20)
static struct gpmc_timings aplus_fpga_timings = {
    /* Minimum clock period for synchronous mode (in picoseconds) */
    .sync_clk = 1000 * GPMC_FPGA_SYNC_CLK_NS, /* 10ns */
    .cs_on = 0,
    .cs_rd_off = 12 * GPMC_FPGA_SYNC_CLK_NS,       /* Read deassertion time */
    .cs_wr_off = 12 * GPMC_FPGA_SYNC_CLK_NS,       /* Write deassertion time */
    /* ADV signal timings corresponding to GPMC_CONFIG3 */
    .adv_on = 0,            /* Assertion time */
    .adv_rd_off = 12 * GPMC_FPGA_SYNC_CLK_NS,       /* Read deassertion time */
    .adv_wr_off = 12 * GPMC_FPGA_SYNC_CLK_NS,       /* Write deassertion time */
    /* WE signals timings corresponding to GPMC_CONFIG4 */
    .we_on = 0 * GPMC_FPGA_SYNC_CLK_NS,        /* WE assertion time */
    .we_off = 12 * GPMC_FPGA_SYNC_CLK_NS,      /* WE deassertion time */
    /* OE signals timings corresponding to GPMC_CONFIG4 */
    .oe_on = 4 * GPMC_FPGA_SYNC_CLK_NS,        /* OE assertion time */
    .oe_off = 12 * GPMC_FPGA_SYNC_CLK_NS,      /* OE deassertion time */
    /* Access time and cycle time timings corresponding to GPMC_CONFIG5 */
    .page_burst_access = 1 * GPMC_FPGA_SYNC_CLK_NS,    /* Multiple access word delay */
    .access = 5 * GPMC_FPGA_SYNC_CLK_NS,       /* Start-cycle to first data valid delay */
    .rd_cycle = 12 * GPMC_FPGA_SYNC_CLK_NS,        /* Total read cycle time */
    .wr_cycle = 12 * GPMC_FPGA_SYNC_CLK_NS,        /* Total write cycle time */
    /* The following are only on OMAP3430 */
    .wr_access = 7 * GPMC_FPGA_SYNC_CLK_NS,        /* WRACCESSTIME */
    .wr_data_mux_bus = 3 * GPMC_FPGA_SYNC_CLK_NS,  /* WRDATAONADMUXBUS */
};
</code></pre></div>
<p>I have a 8-bit counter inside the FPGA incrementing with the falling edge of the gpmc<em>clk.In this way, data are sending to the ARM on the rising edge of the gpmc</em>clk and they change (from the FPGA side) on the falling edge of the clock.
linux read driver is simple as below:</p>
<div class="highlight"><pre><code class="language-text" data-lang="text">    static void omap_read_buf8(struct omap2_aplus_fpga_dev *fpga_dev, u_char *buf, int len)
    {
        ioread8_rep((void __iomem *)fpga_dev-&gt;virt_base, buf, len);
    }
</code></pre></div>
<p>When I read 16 bytes every time from user space programme, it just retured:</p>
<div class="highlight"><pre><code class="language-text" data-lang="text">    ...
    [  264.266845] aplus_fpga read count 16
    [  264.279724] aplus_fpga read 16, fpga_phys_base 01000000,virt_base d1000000
    read buf conrtent:
    1 1 11 11 21 21 31 31 41 41 51 51 61 61 71 71
    [  269.292388] aplus_fpga read count 16
    [  269.305419] aplus_fpga read 16, fpga_phys_base 01000000,virt_base d1000000
    read buf conrtent:
    81 81 91 91 a1 a1 b1 b1 c1 c1 d1 d1 e1 e1 f1 f1 
</code></pre></div>
<p>Waves on the oscilloscope in attachments.</p>

<p><a href="http://e2e.ti.com/cfs-file.ashx/__key/communityserver-discussions-components-files/791/5850.scope_5F00_0.bmp"><img src="http://e2e.ti.com/resized-image.ashx/__size/550x0/__key/communityserver-discussions-components-files/791/5850.scope_5F00_0.bmp" alt=" "></a></p>

<p>wave of each read cycle</p>

<p><a href="http://e2e.ti.com/cfs-file.ashx/__key/communityserver-discussions-components-files/791/5153.scope_5F00_1.bmp"><img src="http://e2e.ti.com/resized-image.ashx/__size/550x0/__key/communityserver-discussions-components-files/791/5153.scope_5F00_1.bmp" alt=" "></a></p>

<p><strong>Qeustion 1:</strong> No matter I set the device width 8 or 16bits, burst or single mode, it just the same result. &quot;8-bit wide devices are supported only in single synchronous or single asynchronous read or write mode&quot;(Please see section 7.1.3.3 in the AM335X TRM Rev.I).It makes me wonder.</p>

<p><strong>Question 2:</strong>I can&#39;t get &quot;1 2 3 4 5 6 7 8 9 a b c d e f...&quot; as excepted but &quot;1 1 11 11 21 21 31 31 41 41 51 51 61 61 71 71&quot; indeed.It seems that I can only read the first byte and other 7 bytes lost during every read cycle(with 12 <code>gpmc_clk</code>,oe assert on 4th <code>gpmc_clk</code>, 8 bytes output), why? Is my linux driver programme wrong?</p>

<p>Posted by  <a href="http://e2e.ti.com/members/1607373/default.aspx"> Biser Gatchev-XID </a><a href="http://e2e.ti.com/support/arm/sitara_arm/f/791/t/345603.aspx">on</a> <a href="http://e2e.ti.com/support/arm/sitara_arm/f/791/p/345603/1208679.aspx#1208679">Jun 03 2014 08:02 AM</a></p>

<p>Q1: The TRM is correct. For 8-bit devices burst mode is not supported.
Q2: Have you verified that the FPGA outputs data correctly?</p>

<p>Posted by  <a href="http://e2e.ti.com/members/4039256/default.aspx"> yi xiaoyang </a><a href="http://e2e.ti.com/support/arm/sitara_arm/f/791/t/345603.aspx">on</a> <a href="http://e2e.ti.com/support/arm/sitara_arm/f/791/p/345603/1209436.aspx#1209436">Jun 03 2014 21:23 PM</a></p>

<p>Q1:TRM is right，I think I haven&#39;t test burst mode clearly.</p>

<p>Q2:You&#39;are right! FPGA has one bit error, I checked it carefully, It seems that there is cold solder join on D3 pin. But what&#39;s more, the FPGA output depend on the GPMC timing configuration.Is works all right with bellow timing.</p>

<p>Thank you very much,You helped me~</p>
<div class="highlight"><pre><code class="language-text" data-lang="text">    static struct gpmc_timings aplus_fpga_timings = {
       /* Minimum clock period for synchronous mode (in picoseconds) */
       .sync_clk = 1000 * GPMC_FPGA_SYNC_CLK_NS, /* 10ns */
       .cs_on = 0,
       .cs_rd_off = 2 * GPMC_FPGA_SYNC_CLK_NS,       /* Read deassertion time */
       .cs_wr_off = 2 * GPMC_FPGA_SYNC_CLK_NS,       /* Write deassertion time */
       /* ADV signal timings corresponding to GPMC_CONFIG3 */
       .adv_on = 0,            /* Assertion time */
       .adv_rd_off = 6 * GPMC_FPGA_SYNC_CLK_NS,       /* Read deassertion time */
       .adv_wr_off = 6 * GPMC_FPGA_SYNC_CLK_NS,       /* Write deassertion time */
       /* WE signals timings corresponding to GPMC_CONFIG4 */
       .we_on = 0 * GPMC_FPGA_SYNC_CLK_NS,        /* WE assertion time */
       .we_off = 6 * GPMC_FPGA_SYNC_CLK_NS,      /* WE deassertion time */
       /* OE signals timings corresponding to GPMC_CONFIG4 */
       .oe_on = 0 * GPMC_FPGA_SYNC_CLK_NS,        /* OE assertion time */
       .oe_off = 1 * GPMC_FPGA_SYNC_CLK_NS,      /* OE deassertion time */
       /* Access time and cycle time timings corresponding to GPMC_CONFIG5 */
       .page_burst_access = 1 * GPMC_FPGA_SYNC_CLK_NS,    /* Multiple access word delay */
       .access = 1 * GPMC_FPGA_SYNC_CLK_NS,       /* Start-cycle to first data valid delay */
       .rd_cycle = 2 * GPMC_FPGA_SYNC_CLK_NS,        /* Total read cycle time */
       .wr_cycle = 2 * GPMC_FPGA_SYNC_CLK_NS,        /* Total write cycle time */
       /* The following are only on OMAP3430 */
       .wr_access = 7 * GPMC_FPGA_SYNC_CLK_NS,        /* WRACCESSTIME */
       .wr_data_mux_bus = 3 * GPMC_FPGA_SYNC_CLK_NS,  /* WRDATAONADMUXBUS */
    };
</code></pre></div>
  </article>


  <HR style="FILTER: alpha(opacity=100,finishopacity=0,style=3)" width="100%" color=#987cb9 SIZE=3>
  <div id="disqus_thread"></div>
  <script type="text/javascript">
	 /* * * CONFIGURATION VARIABLES * * */
  var disqus_shortname = 'leon-blog';

  /* * * DON'T EDIT BELOW THIS LINE * * */
  (function() {
   var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
   dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
   (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
   })();
  </script>


</div>

      </div>
    </div>

    <div id="top" data-toggle="tooltip" data-placement="left" title="Top">
      <a href="javascript:;">
        <div class="arrow"></div>
        <div class="stick"></div>
      </a>
    </div>
    
    <footer class="">
  <div class="container">
    <div class="row">
      <div class="col-md-12">
        <a href="mailto:leon_e@163.com"><span class="glyphicon glyphicon-envelope"></span> leon_e@163.com</a>
        <span class="point"> · </span>
        
          <a href="https://github.com/yixiaoyang">
            <span class="icon">
              <svg viewBox="0 0 16 16">
                <path fill="#aaa" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/>
              </svg>
            </span>
            Github
          </a>
          
          
          <span class="point"> · </span>
          <span><a href="/feed.xml">RSS</a></span>
          <span class="point"> · </span>
          <span>Embedded System, Linux, Python & Ruby</span>
          <span class="point"> · </span>
          <span class="point"> . </span>
      </div>
      <div><span> <a href="https://www.upyun.com/"><img src="http://upfiles.b0.upaiyun.com/logo/90x45.png" alt="UPYUN"></a></span></div>
    </div>
  </div>
</footer>
 </body> 
</html>
