Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon May 26 14:08:00 2025
| Host         : FXT333 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   641 |
|    Minimum number of control sets                        |   641 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1745 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   641 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |   303 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |   162 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    70 |
| >= 14 to < 16      |     4 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7614 |         1796 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |           15160 |         4312 |
| Yes          | No                    | No                     |            2661 |          758 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |            2627 |          852 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                      Enable Signal                                                                                      |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/s_data_out2_out                                                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/s_data_out2_out                                                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                     | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                    |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/us_count[7]_i_2__0_n_0                                                     |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/s_data_out2_out                                                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_Biss_c/index[31]_i_2_n_0                                                                                      |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/us_count[7]_i_2__1_n_0                                                     |                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_Biss_c/state_main[1]_i_1__2_n_0                                                                               |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_display_angle_reg[2]_0                                                 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_display_angle_reg[3]                                                  |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/us_count[7]_i_2_n_0                                                        |                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_display_angle_reg[0]                                                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_display_angle_reg[2]                                                  |                2 |              2 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                  |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/state_rx                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[93]_14[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[44]_9[60]            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[77]_19[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[94]_243[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[127]_165[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[109]_173[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[65]_98[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[53]_196[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[64]_99[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[63]_100[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[28]_116[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[14]_140[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[63]_187[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[88][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[58]_106[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[126]_164[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[59]_104[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[25]_207[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[73]_230[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[97]_246[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[44]_22[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[54]_195[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[48]_200[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[60]_190[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69]_181[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[82]_247[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[96]_15[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[29]_204[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[31]_206[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[98]_245[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[58]_193[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[50]_198[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[61]_189[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[52]_199[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[68]_182[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[62]_188[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[47]_25[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[32]_202[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[66]_184[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[51]_194[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[5][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[6][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[71][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[72][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[75][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[76][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[78][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[10][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[0][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[101][60]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[102][59]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[103][59]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[106][59]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[105][59]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[107][59]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[111][60]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[113][60]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[114][60]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[115][60]_i_1__0_n_0 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[40][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[41][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[1][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[21][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[22][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[23][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[26][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[27][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[2][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[33][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[5][3]_i_1_n_0                                                                            |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[5][3]_i_1_n_0                                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[5][7]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[34][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[35][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[36][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[37][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[39][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[3][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__1[60]                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[42][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[43][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[4][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[7][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[57]_105[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[47]_12[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[125]_163[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[29]_117[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[120]_172[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[11]_135[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[117]_167[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[15]_142[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[12]_139[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[123]_162[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__3[60]                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/state_am2302[3]_i_1_n_0                                                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[89][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[107]_178[46]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[8][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/state_am2302[3]_i_1__1_n_0                                                 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[90][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[106]_177[46]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[91][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/state_am2302[3]_i_1__2_n_0                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[81][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_J/tx_data_data[3]_i_1__0_n_0                                                                              |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_J/state_main[3]_i_1__1_n_0                                                                                |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/state_fun_servo_reg[3][0]                                                             |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/tx_data_out_valid1_reg_0[0]                                                           |                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[104]_180[46]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_UART/state_rx[3]_i_1_n_0                                                                 |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_UART/state_tx[3]_i_1_n_0                                                                 |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__4[60]                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[83][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[100]_0[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[103]_176[46]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[84][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/cnt_03_pwm[3]_i_1_n_0                                                                                |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/state_rx                                                                              | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/state_rx[3]_i_1__0_n_0                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__2[60]                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[85][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[86][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/E[0]                                                             | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/state_ssd1309                                                                                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[87][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[88][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[89][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[8][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[105]_179[46]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/E[0]                                                                         |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[90][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/E[0]                            |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__0[60]                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__5[60]                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in[60]                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[0][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[102][59]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/state_am2302[3]_i_1__0_n_0                                                 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[101][60]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[97]_159[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[98]_158[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[94]_156[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[96]_2[60]            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[91][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[99][60]_i_1__0_n_0  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[72][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[71][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[9][60]_i_1__0_n_0   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[6][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[5][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[114][60]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[4][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                    |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[43][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/E[0]                       |                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[42][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[41][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[40][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[3][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[39][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[37][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/E[0]                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[108]_261[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[11]_222[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[124]_253[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__0[60]                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[13]_225[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[118]_255[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in[60]                      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[105]_266[46]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__4[60]                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[116]_258[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[125]_250[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[117]_254[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[100]_13[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[106]_264[46]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[109]_260[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[126]_251[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[127]_252[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[14]_227[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[16]_224[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[17]_223[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[110]_262[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[15]_229[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__3[60]                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__5[60]                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[107]_265[46]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[120]_259[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[18]_20[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[19]_209[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[104]_267[46]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__2[60]                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[122]_257[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[12]_226[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[20]_21[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[103]_263[46]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[121]_256[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[123]_249[60]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[24]_208[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/p_0_in__1[60]                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[45]_24[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[49]_197[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[55]_23[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[56]_201[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[64]_186[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[30]_205[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[65]_185[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[67]_183[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[59]_191[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[74]_231[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[92]_244[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[57]_192[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[28]_203[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[79]_228[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[45]_11[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[48]_113[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[54]_108[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[18]_7[60]            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[121]_169[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[66]_97[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[122]_170[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[67]_96[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[62]_101[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[68]_95[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[16]_137[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[19]_122[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[24]_121[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[61]_102[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[77]_6[60]            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[56]_114[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69]_94[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[79]_141[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[82]_160[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[53]_109[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[60]_103[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[108]_174[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[17]_136[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[32]_115[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[51]_107[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[73]_143[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[74]_144[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[92]_157[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[116]_171[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[93]_1[60]            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[49]_110[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[25]_120[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[124]_166[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[31]_119[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[50]_111[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[52]_112[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[118]_168[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[30]_118[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[110]_175[60]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[13]_138[60]          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[55]_10[60]           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[20]_8[60]            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[103][59]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[105][59]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[106][59]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[107][59]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[10][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[111][60]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[113][60]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[115][60]_i_1_n_0     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[26][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[27][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[2][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[33][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[34][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[35][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[36][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[21][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[22][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[23][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[1][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/dec_rom_addr_out_valid_reg[0]                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[99][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[9][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[75][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[76][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[78][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[7][60]_i_1_n_0       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[81][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[83][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[84][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[85][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[86][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[87][60]_i_1_n_0      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/us_count[7]_i_2_n_0                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/us_count[7]_i_1__1_n_0                                                    |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[107]_178[30]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[105]_179[30]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                5 |              5 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[103]_176[30]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[104]_180[30]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[106]_177[30]         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |                4 |              5 |         1.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[105]_266[30]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              5 |         1.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[104]_267[30]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                4 |              5 |         1.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[106]_264[30]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[107]_265[30]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[103]_263[30]        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                          | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/axi_awready0                                                                                                                | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/us_count[7]_i_2__1_n_0                                                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/us_count[7]_i_1_n_0                                                       |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                               | system_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/dec_rom_addr_out[8]_i_1_n_0                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/dec_rom_addr_out[11]_i_1__0_n_0                |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/cs_n_cnt[6]_i_2_n_0                                                          | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/cs_n_cnt[6]_i_1_n_0                                                         |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/spi_clk_cnt1[6]_i_2_n_0                                                      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/spi_clk_cnt1[6]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/dec_rom_addr_out[8]_i_1_n_0                     |                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/data_cnt_0                                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/data_cnt[7]_i_1_n_0                                                                  |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/tx_data_data[7]_i_2__1_n_0                                                                           | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/tx_data_data[7]_i_1__1_n_0                                                                          |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/us_count[7]_i_2__0_n_0                                                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/us_count[7]_i_1__0_n_0                                                    |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_Biss_c/time_error_cnt[6]_i_1_n_0                                                                              |                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/axi_arready0                                                                                                                | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[0][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[10][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[11][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[12][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[13][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[27][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[37][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[16][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[20][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[39][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[3][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[19][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[40][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[2][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[32][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[14][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[21][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[25][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[33][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[23][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[41][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[42][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[43][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[22][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[36][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[31][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[45][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[17][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[1][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[29][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[28][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[44][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[46][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[30][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[18][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[24][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[38][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[26][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[15][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[34][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[35][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[60][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[4][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[49][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[57][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[56][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[55][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[48][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[50][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[51][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[63][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[47][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[61][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[52][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[6][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[7][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[8][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[58][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[9][7]_i_1_n_0                                                                            |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[53][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[54][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[59][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_J/J_vector1[3]_i_1_n_0                                                                                    |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/check_sum_temp[7]_i_1_n_0                                                             | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/length_n_0                                                                            |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_data_out_valid1_reg_1[1]                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_data_out_valid1_reg_1[0]                                                           |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/data_length[7]_i_1_n_0                                                                |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/tx_data_out_valid                                                                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/clear                                                                                |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/E[0]                                                                                  |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/tx_data_out1[7]_i_1_n_0                                                               |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst_vector_reg[5]_0[0]                                                                       |                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                  |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                            |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/rx_servo_id[7]_i_2_n_0                                                                              | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/rx_servo_id[7]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/tx_data_in[7]_i_2_n_0                                                                               | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/tx_data_in[7]_i_1_n_0                                                                              |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/cnt_light                                                                                            |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/state_led_ctrl[7]_i_1_n_0                                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                              |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/cnt_03                                                                                               | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/cnt_03[7]_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/p_0_out[7]                                                                                        |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/rx_num                                                                                            |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/rx_data                                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                  |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/state_main_reg[1]_0[0]     |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/spi_data_send[7]_i_1_n_0                                                     |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_array[62][7]_i_1_n_0                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_ssd1309_reg[2]                                                         |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/us_cnt[7]_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_send_pc_spi_reg[0]_1[0]                                                |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/us_cnt[7]_i_1__1_n_0                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/us_cnt[7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                   | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                        | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/spi_90_clk_cnt[7]_i_1_n_0                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_data_out_valid13_out                                                               |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/tx_data_data[7]_i_2_n_0                                                                             | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/tx_data_data[7]_i_1_n_0                                                                            |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/dec_rom_addr_out[11]_i_2_n_0                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/dec_rom_addr_out[11]_i_1_n_0                      |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_data_last_i_2_n_0                                                                              | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_data_last_i_1_n_0                                                                             |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/FSM_sequential_state_cmd_case_reg[1]_1[0]                                                         |                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/duty_num                                                                                             |                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/E[0]                                                                                              |                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/duty_num_pre                                                                                         |                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/RES11_out                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/rst_cnt[9]_i_1_n_0                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/FSM_sequential_state_cmd_case_reg[0][0]                                                           |                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/FSM_sequential_state_cmd_case_reg[1]_0[0]                                                         |                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[17][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[16][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[11][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[10][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[6][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[3][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c_addra                                   |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[7][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[8][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[5][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[4][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[19][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[9][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[32][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[8][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[2][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[34][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[33][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[3][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[5][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/p_0_in                                                                                |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c_addra                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[36][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[35][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[4][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[7][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[6][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[9][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[24][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[31][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[23][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[27][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[26][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/rx_array                                                                                          |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[28][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[29][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[2][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[20][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[21][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[25][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[22][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/p_0_in__0                                          |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/p_0_in__0                                       |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[13][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[30][data_rom_addr][11]_i_1_n_0                                 |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[15][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[10][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[17][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[12][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_UART/bd_cnt                                                                             |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_UART/bd_cnt1[0]_i_1_n_0                                                                 |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[11][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[14][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[1][data_rom_addr][11]_i_1__0_n_0                               |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[16][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[19][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/angle_imag[18][data_rom_addr][11]_i_1__0_n_0                              |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[14][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[13][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[15][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[12][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[1][data_rom_addr][11]_i_1_n_0                                   |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[18][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[20][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[24][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[22][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[25][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[21][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_imag[23][data_rom_addr][11]_i_1_n_0                                  |                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                        |                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_addr1                                           |                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                         |                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_addr1                                          |                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                   |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/run_time_cnt[0]_i_1_n_0                                                              |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_UART/sel                                                                                 |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/FSM_sequential_state_cmd_case_reg[1][0]                                                           |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                   |                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_Biss_c/angle_0[16]_i_1_n_0                                                                                    |                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/integer_num                                                                |                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/integer_num                                                               |                                                                                                                                                                                        |                8 |             19 |         2.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                     |                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/soft_rst                                                                                         |                8 |             20 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/hex_or_dec_reg[0]          |                                                                                                                                                                                        |                5 |             21 |         4.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/dec_data_out_valid_reg_0[0]     |                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/E[0]                                                |                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/fun_d_ram_ssd1309_offset_row                       |                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in                                       |                                                                                                                                                                                        |                6 |             24 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/d_ram_data_in                                      |                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/time_cnt[0]_i_1_n_0                                                                              |                6 |             24 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_Biss_c/index[31]_i_2_n_0                                                                                      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_Biss_c/index[31]_i_1_n_0                                                                                     |                8 |             28 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                                        |                6 |             28 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                              |                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                  |                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/spi_data_num[31]_i_2_n_0                                                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/spi_data_num[31]_i_1_n_0                                                    |                8 |             29 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/s_data_out2_out                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/period_cnt[31]_i_1_n_0                                                    |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/s_data_out2_out                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/period_cnt[31]_i_1__1_n_0                                                 |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/wr_cnt                                                                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/wr_cnt[31]_i_1__0_n_0                                                    |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/s_data_out2_out                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/period_cnt[31]_i_1__0_n_0                                                 |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/length_cnt__0                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/length_cnt[31]_i_1_n_0                                                               |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/out_cnt__0                                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/out_cnt[31]_i_1_n_0                                                                  |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt[31]_i_2__0_n_0                      | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt[31]_i_1__0_n_0                     |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/state_wr_d_ram_reg[0]                               | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/state_wr_d_ram_reg[3]                              |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/tx_cnt__0                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/tx_cnt[31]_i_1_n_0                                                                               |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/state_wr_d_ram_reg[0]                              | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/state_wr_d_ram_reg[3]                             |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/inst_fun_hex_2_dec_1/state_main_reg[1]          |                                                                                                                                                                                        |               10 |             31 |         3.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/integer_cnt[31]_i_2_n_0                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/integer_cnt[31]_i_1_n_0                           |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/wr_cnt                                                                     | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/wr_cnt[31]_i_1_n_0                                                        |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/state_main_reg[1]_0             |                                                                                                                                                                                        |                9 |             31 |         3.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/am2302_temp[15]_i_1_n_0                                                    |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/rx_index[31]_i_2__1_n_0                                                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/rx_index[31]_i_1__1_n_0                                                   |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                           |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/ini_red_cnt[31]_i_2_n_0                                                                              | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/ini_red_cnt[31]_i_1_n_0                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/angle_heading1                                                             |                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/read_angle_index0                                                                                   |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/read_error_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/rx_index[31]_i_2__0_n_0                                                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/rx_index[31]_i_1__0_n_0                                                   |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/am2302_temp1                                                               |                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/rx_index[31]_i_2__2_n_0                                                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/rx_index[31]_i_1__2_n_0                                                   |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/timer[31]_i_2_n_0                                                                                    | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_led_ctrl/timer[31]_i_1_n_0                                                                                   |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/am2302_temp1                                                               |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_3/am2302_temp[15]_i_1__0_n_0                                                 |                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/E[0]                                                                                  | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/rx_servo_id[7]_i_1_n_0                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/p_0_in                                                                                            | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/tx_index[31]_i_1_n_0                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_data_last_i_2_n_0                                                                              | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/rx_index[0]_i_1__3_n_0                                                                           |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/rx_index0                                                                                       | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/rx_index[31]_i_1_n_0                                                                           |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/sel                                                                                               |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_1/am2302_temp[15]_i_1__1_n_0                                                 |                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_AM2302/inst_fun_am2302_check_2/am2302_temp1                                                               |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_display_angle_reg[0]                                                   |                                                                                                                                                                                        |               13 |             33 |         2.54 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/send_angle_index_rep[3]_i_1_n_0                                                                     |                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/tx_data_valid10                                                                                 | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_VERSION_CHECK/tx_index[31]_i_1__0_n_0                                                                        |                7 |             40 |         5.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/temp1_1                                                                   |                                                                                                                                                                                        |                9 |             40 |         4.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                         |                                                                                                                                                                                        |                7 |             45 |         6.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                                        |                8 |             45 |         5.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_axi4_2_gmii/work_cnt_temp[31]_i_1_n_0                                                                         |                                                                                                                                                                                        |                8 |             48 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_ssd1309_spi_gen/state_display_angle_reg[2]_0                                                 |                                                                                                                                                                                        |               21 |             50 |         2.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1_n_0     |             2105 |           7511 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         | system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[69][60]_i_1__0_n_0 |             2163 |           7511 |         3.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                         |                                                                                                                                                                                        |             1797 |           7625 |         4.24 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


