// Seed: 2102116678
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1'b0;
  wire [1 'b0 : -1] id_3;
endmodule
module module_1;
  id_1 :
  assert property (@(~-1) id_1) if (1) id_1 = 1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (id_3);
  assign id_1 = id_3;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 (id_2);
  assign id_2 = id_2;
  logic id_3;
  ;
endmodule
module module_3 #(
    parameter id_11 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[id_11 :-1'h0],
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  inout supply0 id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire _id_11;
  inout wire id_10;
  module_0 modCall_1 (id_1);
  input logic [7:0] id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10 = id_8;
  assign id_16 = 1;
endmodule
