##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_IntClock
		4.4::Critical Path Report for vel_counter_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (vel_counter_clk:R vs. vel_counter_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_TS_IntClock          | Frequency: 23.53 MHz  | Target: 1.60 MHz   | 
Clock: ADC_TS_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_theACLK              | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_theACLK(routed)      | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                | Frequency: 58.54 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock            | Frequency: 55.56 MHz  | Target: 0.92 MHz   | 
Clock: control_clk              | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk(routed)      | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1            | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1(routed)    | N/A                   | Target: 0.00 MHz   | 
Clock: vel_counter_clk          | Frequency: 37.96 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS_IntClock  ADC_TS_IntClock  625000           582500      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS_IntClock  CyBUS_CLK        41666.7          33727       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_TS_IntClock  41666.7          34331       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          33451       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          24584       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1065336     N/A              N/A         N/A              N/A         N/A              N/A         
vel_counter_clk  vel_counter_clk  1e+008           99973659    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase   
---------  ------------  -----------------  
HA(0)_PAD  27464         vel_counter_clk:R  
HB(0)_PAD  16844         vel_counter_clk:R  


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  32168         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS_IntClock
*********************************************
Clock: ADC_TS_IntClock
Frequency: 23.53 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 582500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38990
-------------------------------------   ----- 
End-of-path arrival time (ps)           38990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65  18956  38990  582500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24584  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5963   7972  24584  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11322  24584  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 55.56 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell5    5163   6413  1065336  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9763  1065336  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2874  12637  1065336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for vel_counter_clk
*********************************************
Clock: vel_counter_clk
Frequency: 37.96 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99973659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22111
-------------------------------------   ----- 
End-of-path arrival time (ps)           22111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   4461  10381  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell8   3300  22111  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/ci         datapathcell9      0  22111  99973659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  33451  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell125   3685   4705  33451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell125   1250   1250  34331  RISE       1
Net_192/main_0                       macrocell124   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24584  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5963   7972  24584  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11322  24584  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell124   1250   1250  33727  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell125   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1


5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 582500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38990
-------------------------------------   ----- 
End-of-path arrival time (ps)           38990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65  18956  38990  582500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell5    5163   6413  1065336  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9763  1065336  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2874  12637  1065336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.7::Critical Path Report for (vel_counter_clk:R vs. vel_counter_clk:R)
***********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99973659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22111
-------------------------------------   ----- 
End-of-path arrival time (ps)           22111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   4461  10381  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell8   3300  22111  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/ci         datapathcell9      0  22111  99973659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24584  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5963   7972  24584  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11322  24584  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  24584  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell34   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  24584  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell35   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  24584  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell36   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2009   2009  24584  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell28   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2009   2009  24584  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell31   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell9       2009   2009  24584  RISE       1
\UART:BUART:rx_last\/main_0  macrocell37   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell37         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  33451  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell125   3685   4705  33451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell124   1250   1250  33727  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell125   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell125   1250   1250  34331  RISE       1
Net_192/main_0                       macrocell124   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell125   1250   1250  34331  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/main_0     macrocell126   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell125   1250   1250  34332  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell125   2575   3825  34332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell125        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 582500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38990
-------------------------------------   ----- 
End-of-path arrival time (ps)           38990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65  18956  38990  582500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 582500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38990
-------------------------------------   ----- 
End-of-path arrival time (ps)           38990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell72  18956  38990  582500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 582500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38990
-------------------------------------   ----- 
End-of-path arrival time (ps)           38990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell89  18956  38990  582500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 582500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38990
-------------------------------------   ----- 
End-of-path arrival time (ps)           38990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell107  18956  38990  582500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 582502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38988
-------------------------------------   ----- 
End-of-path arrival time (ps)           38988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell96  18955  38988  582502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 582502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38988
-------------------------------------   ----- 
End-of-path arrival time (ps)           38988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell97  18955  38988  582502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 582502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38988
-------------------------------------   ----- 
End-of-path arrival time (ps)           38988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell104  18955  38988  582502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 582502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38988
-------------------------------------   ----- 
End-of-path arrival time (ps)           38988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell123  18955  38988  582502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 582671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38819
-------------------------------------   ----- 
End-of-path arrival time (ps)           38819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell63  18786  38819  582671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 582671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38819
-------------------------------------   ----- 
End-of-path arrival time (ps)           38819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell79  18786  38819  582671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 582671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38819
-------------------------------------   ----- 
End-of-path arrival time (ps)           38819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell91  18786  38819  582671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 582673p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38817
-------------------------------------   ----- 
End-of-path arrival time (ps)           38817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell90  18784  38817  582673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 583605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37885
-------------------------------------   ----- 
End-of-path arrival time (ps)           37885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell69  17852  37885  583605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 583605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37885
-------------------------------------   ----- 
End-of-path arrival time (ps)           37885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell87  17852  37885  583605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 583605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37885
-------------------------------------   ----- 
End-of-path arrival time (ps)           37885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell100  17852  37885  583605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 583607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37883
-------------------------------------   ----- 
End-of-path arrival time (ps)           37883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell108  17850  37883  583607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 583607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37883
-------------------------------------   ----- 
End-of-path arrival time (ps)           37883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell115  17850  37883  583607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 583607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37883
-------------------------------------   ----- 
End-of-path arrival time (ps)           37883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell122  17850  37883  583607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 583763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37727
-------------------------------------   ----- 
End-of-path arrival time (ps)           37727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell92  17694  37727  583763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 583763p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37727
-------------------------------------   ----- 
End-of-path arrival time (ps)           37727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell121  17694  37727  583763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 583816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37674
-------------------------------------   ----- 
End-of-path arrival time (ps)           37674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell82  17641  37674  583816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 583816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37674
-------------------------------------   ----- 
End-of-path arrival time (ps)           37674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell101  17641  37674  583816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 583816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37674
-------------------------------------   ----- 
End-of-path arrival time (ps)           37674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell117  17641  37674  583816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 583816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37674
-------------------------------------   ----- 
End-of-path arrival time (ps)           37674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell119  17641  37674  583816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 584681p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36809
-------------------------------------   ----- 
End-of-path arrival time (ps)           36809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell62  16776  36809  584681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 584681p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36809
-------------------------------------   ----- 
End-of-path arrival time (ps)           36809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell118  16776  36809  584681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 584681p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36809
-------------------------------------   ----- 
End-of-path arrival time (ps)           36809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell120  16776  36809  584681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 584709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36781
-------------------------------------   ----- 
End-of-path arrival time (ps)           36781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell73  16748  36781  584709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 584709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36781
-------------------------------------   ----- 
End-of-path arrival time (ps)           36781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell77  16748  36781  584709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 584734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36756
-------------------------------------   ----- 
End-of-path arrival time (ps)           36756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell86  16723  36756  584734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 584734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36756
-------------------------------------   ----- 
End-of-path arrival time (ps)           36756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell99  16723  36756  584734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 584734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36756
-------------------------------------   ----- 
End-of-path arrival time (ps)           36756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell114  16723  36756  584734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 588370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33120
-------------------------------------   ----- 
End-of-path arrival time (ps)           33120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell74  13087  33120  588370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 588370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33120
-------------------------------------   ----- 
End-of-path arrival time (ps)           33120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell111  13087  33120  588370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 588477p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33013
-------------------------------------   ----- 
End-of-path arrival time (ps)           33013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell95  12979  33013  588477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 588477p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33013
-------------------------------------   ----- 
End-of-path arrival time (ps)           33013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell106  12979  33013  588477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 588477p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33013
-------------------------------------   ----- 
End-of-path arrival time (ps)           33013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell110  12979  33013  588477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 589296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32194
-------------------------------------   ----- 
End-of-path arrival time (ps)           32194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell83  12161  32194  589296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 589296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32194
-------------------------------------   ----- 
End-of-path arrival time (ps)           32194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell103  12161  32194  589296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 589296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32194
-------------------------------------   ----- 
End-of-path arrival time (ps)           32194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell113  12161  32194  589296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 590235p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31255
-------------------------------------   ----- 
End-of-path arrival time (ps)           31255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell102  11222  31255  590235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 591806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29684
-------------------------------------   ----- 
End-of-path arrival time (ps)           29684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell84   9651  29684  591806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 591806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29684
-------------------------------------   ----- 
End-of-path arrival time (ps)           29684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell88   9651  29684  591806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 591806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29684
-------------------------------------   ----- 
End-of-path arrival time (ps)           29684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell94   9651  29684  591806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 593398p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28092
-------------------------------------   ----- 
End-of-path arrival time (ps)           28092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell80   8059  28092  593398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 593398p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28092
-------------------------------------   ----- 
End-of-path arrival time (ps)           28092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell105   8059  28092  593398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 593398p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28092
-------------------------------------   ----- 
End-of-path arrival time (ps)           28092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell109   8059  28092  593398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 593426p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell93   8030  28064  593426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 593426p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell98   8030  28064  593426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593929p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27561
-------------------------------------   ----- 
End-of-path arrival time (ps)           27561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell85   7528  27561  593929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 593929p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27561
-------------------------------------   ----- 
End-of-path arrival time (ps)           27561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell112   7528  27561  593929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 593931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27559
-------------------------------------   ----- 
End-of-path arrival time (ps)           27559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell68   7526  27559  593931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 593931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27559
-------------------------------------   ----- 
End-of-path arrival time (ps)           27559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell76   7526  27559  593931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 594628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26862
-------------------------------------   ----- 
End-of-path arrival time (ps)           26862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell61   6828  26862  594628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 594628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26862
-------------------------------------   ----- 
End-of-path arrival time (ps)           26862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell66   6828  26862  594628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 595915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25575
-------------------------------------   ----- 
End-of-path arrival time (ps)           25575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell70   5542  25575  595915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 595915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25575
-------------------------------------   ----- 
End-of-path arrival time (ps)           25575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell81   5542  25575  595915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596444p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25046
-------------------------------------   ----- 
End-of-path arrival time (ps)           25046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell78   5012  25046  596444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 597072p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24418
-------------------------------------   ----- 
End-of-path arrival time (ps)           24418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell64   4384  24418  597072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 597072p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24418
-------------------------------------   ----- 
End-of-path arrival time (ps)           24418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell67   4384  24418  597072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 597076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell60   4381  24414  597076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 597076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell71   4381  24414  597076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 597076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43   9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43   3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell75   4381  24414  597076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q              macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell43    9211  10461  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell43    3350  13811  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2872  16683  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  20033  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell116   4381  24414  597076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 600495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20995
-------------------------------------   ----- 
End-of-path arrival time (ps)           20995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell102  19745  20995  600495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 601048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20442
-------------------------------------   ----- 
End-of-path arrival time (ps)           20442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell83  19192  20442  601048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 601048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20442
-------------------------------------   ----- 
End-of-path arrival time (ps)           20442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell103  19192  20442  601048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 601048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20442
-------------------------------------   ----- 
End-of-path arrival time (ps)           20442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell113  19192  20442  601048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 601315p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20175
-------------------------------------   ----- 
End-of-path arrival time (ps)           20175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell74  18925  20175  601315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 601315p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20175
-------------------------------------   ----- 
End-of-path arrival time (ps)           20175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell111  18925  20175  601315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 601330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20160
-------------------------------------   ----- 
End-of-path arrival time (ps)           20160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell84  18910  20160  601330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 601330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20160
-------------------------------------   ----- 
End-of-path arrival time (ps)           20160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell88  18910  20160  601330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 601330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20160
-------------------------------------   ----- 
End-of-path arrival time (ps)           20160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell94  18910  20160  601330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 602415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19075
-------------------------------------   ----- 
End-of-path arrival time (ps)           19075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell83  17825  19075  602415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 602415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19075
-------------------------------------   ----- 
End-of-path arrival time (ps)           19075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell103  17825  19075  602415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 602415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19075
-------------------------------------   ----- 
End-of-path arrival time (ps)           19075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell113  17825  19075  602415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 602425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19065
-------------------------------------   ----- 
End-of-path arrival time (ps)           19065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell102  17815  19065  602425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 602473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19017
-------------------------------------   ----- 
End-of-path arrival time (ps)           19017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell96  17767  19017  602473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 602473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19017
-------------------------------------   ----- 
End-of-path arrival time (ps)           19017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell97  17767  19017  602473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 602473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19017
-------------------------------------   ----- 
End-of-path arrival time (ps)           19017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell104  17767  19017  602473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 602473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19017
-------------------------------------   ----- 
End-of-path arrival time (ps)           19017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell123  17767  19017  602473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 602488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell63  17752  19002  602488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 602488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell79  17752  19002  602488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 602488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell91  17752  19002  602488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 603339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18151
-------------------------------------   ----- 
End-of-path arrival time (ps)           18151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell95  16901  18151  603339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18151
-------------------------------------   ----- 
End-of-path arrival time (ps)           18151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell106  16901  18151  603339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18151
-------------------------------------   ----- 
End-of-path arrival time (ps)           18151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell110  16901  18151  603339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17915
-------------------------------------   ----- 
End-of-path arrival time (ps)           17915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell108  16665  17915  603575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 603575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17915
-------------------------------------   ----- 
End-of-path arrival time (ps)           17915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell115  16665  17915  603575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 603575p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17915
-------------------------------------   ----- 
End-of-path arrival time (ps)           17915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell122  16665  17915  603575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 603588p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17902
-------------------------------------   ----- 
End-of-path arrival time (ps)           17902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell92  16652  17902  603588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 603588p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17902
-------------------------------------   ----- 
End-of-path arrival time (ps)           17902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell121  16652  17902  603588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 603590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17900
-------------------------------------   ----- 
End-of-path arrival time (ps)           17900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell82  16650  17900  603590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 603590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17900
-------------------------------------   ----- 
End-of-path arrival time (ps)           17900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell101  16650  17900  603590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 603590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17900
-------------------------------------   ----- 
End-of-path arrival time (ps)           17900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell117  16650  17900  603590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17900
-------------------------------------   ----- 
End-of-path arrival time (ps)           17900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell119  16650  17900  603590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 603821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell69  16419  17669  603821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 603821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell87  16419  17669  603821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 603821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell100  16419  17669  603821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 603931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17559
-------------------------------------   ----- 
End-of-path arrival time (ps)           17559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell95  16309  17559  603931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17559
-------------------------------------   ----- 
End-of-path arrival time (ps)           17559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell106  16309  17559  603931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17559
-------------------------------------   ----- 
End-of-path arrival time (ps)           17559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell110  16309  17559  603931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 604724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16766
-------------------------------------   ----- 
End-of-path arrival time (ps)           16766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell62  15516  16766  604724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 604724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16766
-------------------------------------   ----- 
End-of-path arrival time (ps)           16766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell118  15516  16766  604724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 604724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16766
-------------------------------------   ----- 
End-of-path arrival time (ps)           16766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell120  15516  16766  604724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 604739p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16751
-------------------------------------   ----- 
End-of-path arrival time (ps)           16751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell73  15501  16751  604739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 604739p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16751
-------------------------------------   ----- 
End-of-path arrival time (ps)           16751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell77  15501  16751  604739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 604830p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell86  15410  16660  604830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 604830p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell99  15410  16660  604830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 604830p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell114  15410  16660  604830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607070p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14420
-------------------------------------   ----- 
End-of-path arrival time (ps)           14420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell86  13170  14420  607070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607070p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14420
-------------------------------------   ----- 
End-of-path arrival time (ps)           14420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell99  13170  14420  607070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607070p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14420
-------------------------------------   ----- 
End-of-path arrival time (ps)           14420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell114  13170  14420  607070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14408
-------------------------------------   ----- 
End-of-path arrival time (ps)           14408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell62  13158  14408  607082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14408
-------------------------------------   ----- 
End-of-path arrival time (ps)           14408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell118  13158  14408  607082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14408
-------------------------------------   ----- 
End-of-path arrival time (ps)           14408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell120  13158  14408  607082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14367
-------------------------------------   ----- 
End-of-path arrival time (ps)           14367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell73  13117  14367  607123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14367
-------------------------------------   ----- 
End-of-path arrival time (ps)           14367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell77  13117  14367  607123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 607313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13627
-------------------------------------   ----- 
End-of-path arrival time (ps)           13627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  607313  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/main_1      macrocell19    6736   7946  607313  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/q           macrocell19    3350  11296  607313  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/enable  count7cell     2331  13627  607313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607595p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13895
-------------------------------------   ----- 
End-of-path arrival time (ps)           13895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell86  12645  13895  607595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607595p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13895
-------------------------------------   ----- 
End-of-path arrival time (ps)           13895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell99  12645  13895  607595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607595p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13895
-------------------------------------   ----- 
End-of-path arrival time (ps)           13895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell114  12645  13895  607595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell95  12223  13473  608017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell106  12223  13473  608017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell110  12223  13473  608017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13458
-------------------------------------   ----- 
End-of-path arrival time (ps)           13458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell95  12208  13458  608032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13458
-------------------------------------   ----- 
End-of-path arrival time (ps)           13458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell106  12208  13458  608032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13458
-------------------------------------   ----- 
End-of-path arrival time (ps)           13458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell110  12208  13458  608032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell80  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell105  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell109  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608056p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13434
-------------------------------------   ----- 
End-of-path arrival time (ps)           13434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell93  12184  13434  608056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608056p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13434
-------------------------------------   ----- 
End-of-path arrival time (ps)           13434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell98  12184  13434  608056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608183p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell93  12057  13307  608183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608183p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell98  12057  13307  608183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell95  12045  13295  608195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell106  12045  13295  608195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell110  12045  13295  608195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12779
-------------------------------------   ----- 
End-of-path arrival time (ps)           12779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell80  11529  12779  608711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12779
-------------------------------------   ----- 
End-of-path arrival time (ps)           12779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell105  11529  12779  608711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12779
-------------------------------------   ----- 
End-of-path arrival time (ps)           12779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell109  11529  12779  608711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12560
-------------------------------------   ----- 
End-of-path arrival time (ps)           12560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell102  11310  12560  608930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608949p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12541
-------------------------------------   ----- 
End-of-path arrival time (ps)           12541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell102  11291  12541  608949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell83  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell103  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell113  11231  12481  609009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12331
-------------------------------------   ----- 
End-of-path arrival time (ps)           12331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell82  11081  12331  609159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12331
-------------------------------------   ----- 
End-of-path arrival time (ps)           12331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell101  11081  12331  609159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12331
-------------------------------------   ----- 
End-of-path arrival time (ps)           12331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell117  11081  12331  609159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12331
-------------------------------------   ----- 
End-of-path arrival time (ps)           12331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell119  11081  12331  609159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609165p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12325
-------------------------------------   ----- 
End-of-path arrival time (ps)           12325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell92  11075  12325  609165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609165p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12325
-------------------------------------   ----- 
End-of-path arrival time (ps)           12325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell121  11075  12325  609165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell108  11060  12310  609180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell115  11060  12310  609180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell122  11060  12310  609180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12309
-------------------------------------   ----- 
End-of-path arrival time (ps)           12309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell69  11059  12309  609181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12309
-------------------------------------   ----- 
End-of-path arrival time (ps)           12309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell87  11059  12309  609181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12309
-------------------------------------   ----- 
End-of-path arrival time (ps)           12309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell100  11059  12309  609181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell62  11056  12306  609184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell118  11056  12306  609184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell120  11056  12306  609184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609207p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12283
-------------------------------------   ----- 
End-of-path arrival time (ps)           12283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell73  11033  12283  609207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609207p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12283
-------------------------------------   ----- 
End-of-path arrival time (ps)           12283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell77  11033  12283  609207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell82  10932  12182  609308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell101  10932  12182  609308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell117  10932  12182  609308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12182
-------------------------------------   ----- 
End-of-path arrival time (ps)           12182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell119  10932  12182  609308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12005
-------------------------------------   ----- 
End-of-path arrival time (ps)           12005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell83  10755  12005  609485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12005
-------------------------------------   ----- 
End-of-path arrival time (ps)           12005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell103  10755  12005  609485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12005
-------------------------------------   ----- 
End-of-path arrival time (ps)           12005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell113  10755  12005  609485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell90  10646  11896  609594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell84  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell88  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell94  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11638
-------------------------------------   ----- 
End-of-path arrival time (ps)           11638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell74  10388  11638  609852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11638
-------------------------------------   ----- 
End-of-path arrival time (ps)           11638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell111  10388  11638  609852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11637
-------------------------------------   ----- 
End-of-path arrival time (ps)           11637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell62  10387  11637  609853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11637
-------------------------------------   ----- 
End-of-path arrival time (ps)           11637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell118  10387  11637  609853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609853p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11637
-------------------------------------   ----- 
End-of-path arrival time (ps)           11637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell120  10387  11637  609853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell69  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell87  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell100  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609905p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11585
-------------------------------------   ----- 
End-of-path arrival time (ps)           11585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell102  10335  11585  609905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11566
-------------------------------------   ----- 
End-of-path arrival time (ps)           11566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell83  10316  11566  609924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11566
-------------------------------------   ----- 
End-of-path arrival time (ps)           11566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell103  10316  11566  609924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11566
-------------------------------------   ----- 
End-of-path arrival time (ps)           11566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell113  10316  11566  609924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell86  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell99  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell114  10117  11367  610123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11357
-------------------------------------   ----- 
End-of-path arrival time (ps)           11357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell73  10107  11357  610133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11357
-------------------------------------   ----- 
End-of-path arrival time (ps)           11357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell77  10107  11357  610133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610263p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell92   9977  11227  610263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610263p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell121   9977  11227  610263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell108   9961  11211  610279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell115   9961  11211  610279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell122   9961  11211  610279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell78   9948  11198  610292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell64   9943  11193  610297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell67   9943  11193  610297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610298p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11192
-------------------------------------   ----- 
End-of-path arrival time (ps)           11192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell95   9942  11192  610298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell95         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610298p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11192
-------------------------------------   ----- 
End-of-path arrival time (ps)           11192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell106   9942  11192  610298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell106        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610298p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11192
-------------------------------------   ----- 
End-of-path arrival time (ps)           11192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell110   9942  11192  610298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell110        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell61   9900  11150  610340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell66   9900  11150  610340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11148
-------------------------------------   ----- 
End-of-path arrival time (ps)           11148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell68   9898  11148  610342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11148
-------------------------------------   ----- 
End-of-path arrival time (ps)           11148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell76   9898  11148  610342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell80   9827  11077  610413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell105   9827  11077  610413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell109   9827  11077  610413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell93   9816  11066  610424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell98   9816  11066  610424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell84   9680  10930  610560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell88   9680  10930  610560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell94   9680  10930  610560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610579p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell74   9661  10911  610579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610579p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell111   9661  10911  610579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610580p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell63   9660  10910  610580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610580p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell79   9660  10910  610580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610580p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell91   9660  10910  610580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell96   9621  10871  610619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell97   9621  10871  610619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell104   9621  10871  610619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10871
-------------------------------------   ----- 
End-of-path arrival time (ps)           10871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell123   9621  10871  610619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell65   9618  10868  610622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell72   9618  10868  610622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell89   9618  10868  610622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell107   9618  10868  610622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell86   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell99   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell114   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell92   9473  10723  610767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell121   9473  10723  610767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell108   9460  10710  610780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell115   9460  10710  610780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell122   9460  10710  610780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10658
-------------------------------------   ----- 
End-of-path arrival time (ps)           10658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell70   9408  10658  610832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610832p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10658
-------------------------------------   ----- 
End-of-path arrival time (ps)           10658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell81   9408  10658  610832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610907p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell78   9333  10583  610907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell60   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell71   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell75   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell116   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell70   9314  10564  610926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell81   9314  10564  610926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell64   9310  10560  610930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell67   9310  10560  610930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610984p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell84   9256  10506  610984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610984p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell88   9256  10506  610984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610984p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell94   9256  10506  610984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611004p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell74   9236  10486  611004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611004p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell111   9236  10486  611004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611015p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell86   9225  10475  611015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell86         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611015p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell99   9225  10475  611015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell99         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611015p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell114   9225  10475  611015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell114        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell80   9220  10470  611020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell105   9220  10470  611020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell109   9220  10470  611020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell93   9208  10458  611032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell98   9208  10458  611032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell82   9038  10288  611202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell101   9038  10288  611202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell117   9038  10288  611202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell119   9038  10288  611202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell84   9031  10281  611209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell88   9031  10281  611209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell94   9031  10281  611209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell102   9026  10276  611214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell102        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell62   9015  10265  611225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell118   9015  10265  611225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell120   9015  10265  611225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611233p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell74   9007  10257  611233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611233p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell111   9007  10257  611233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell83   9006  10256  611234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell83         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell103   9006  10256  611234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell103        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell113   9006  10256  611234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell113        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611582p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9908
-------------------------------------   ---- 
End-of-path arrival time (ps)           9908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell73   8658   9908  611582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611582p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9908
-------------------------------------   ---- 
End-of-path arrival time (ps)           9908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell77   8658   9908  611582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell60   8657   9907  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell71   8657   9907  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell75   8657   9907  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9907
-------------------------------------   ---- 
End-of-path arrival time (ps)           9907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell116   8657   9907  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  607313  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/load  count7cell     6770   7980  611660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611670p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell73   8570   9820  611670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell73         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611670p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell77   8570   9820  611670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell77         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell96   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell97   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell104   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell123   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell63   8462   9712  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell79   8462   9712  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell91   8462   9712  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell80   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell105   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell109   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611827p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell93   8413   9663  611827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611827p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell98   8413   9663  611827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell62   8262   9512  611978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell62         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell118   8262   9512  611978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell118        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell120   8262   9512  611978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell120        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611997p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell90   8243   9493  611997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell65   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell72   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell89   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell107   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell96   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell97   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell104   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612014p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9476
-------------------------------------   ---- 
End-of-path arrival time (ps)           9476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell123   8226   9476  612014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612222p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell74   8018   9268  612222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell74         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612222p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell111   8018   9268  612222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell111        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell84   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell84         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell88   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell88         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell94   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell94         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612319p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell80   7921   9171  612319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell80         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612319p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell105   7921   9171  612319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell105        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612319p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell109   7921   9171  612319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell109        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9161
-------------------------------------   ---- 
End-of-path arrival time (ps)           9161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell93   7911   9161  612329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell93         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612329p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9161
-------------------------------------   ---- 
End-of-path arrival time (ps)           9161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell98   7911   9161  612329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell98         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell85   7907   9157  612333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell112   7907   9157  612333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell61   7901   9151  612339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612339p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell66   7901   9151  612339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612492p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8998
-------------------------------------   ---- 
End-of-path arrival time (ps)           8998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell85   7748   8998  612492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612492p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8998
-------------------------------------   ---- 
End-of-path arrival time (ps)           8998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell112   7748   8998  612492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell61   7741   8991  612499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell66   7741   8991  612499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell82   7653   8903  612587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell101   7653   8903  612587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell117   7653   8903  612587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell119   7653   8903  612587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell69   7241   8491  612999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell87   7241   8491  612999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell100   7241   8491  612999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell69   7087   8337  613153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell87   7087   8337  613153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell100   7087   8337  613153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell92   7017   8267  613223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell121   7017   8267  613223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613228p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8262
-------------------------------------   ---- 
End-of-path arrival time (ps)           8262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell68   7012   8262  613228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613228p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8262
-------------------------------------   ---- 
End-of-path arrival time (ps)           8262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell76   7012   8262  613228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell69   7002   8252  613238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell69         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell87   7002   8252  613238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell87         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell100   7002   8252  613238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell100        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell108   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell115   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell122   7000   8250  613240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell63   6958   8208  613282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell79   6958   8208  613282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell91   6958   8208  613282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell90   6900   8150  613340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell65   6885   8135  613355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell72   6885   8135  613355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell89   6885   8135  613355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8135
-------------------------------------   ---- 
End-of-path arrival time (ps)           8135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell107   6885   8135  613355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell68   6794   8044  613446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell76   6794   8044  613446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613447p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell82   6793   8043  613447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell82         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613447p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell101   6793   8043  613447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell101        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613447p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell117   6793   8043  613447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell117        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613447p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell119   6793   8043  613447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell119        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell92   6692   7942  613548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell92         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell121   6692   7942  613548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell121        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell108   6678   7928  613562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell108        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell115   6678   7928  613562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell115        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell122   6678   7928  613562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell122        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell68   6670   7920  613570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell76   6670   7920  613570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell85   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell112   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 613627p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  587825  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell55   5923   7863  613627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell64   6580   7830  613660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell67   6580   7830  613660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613663p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell78   6577   7827  613663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell68   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell76   6451   7701  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614074p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell90   6166   7416  614074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell78   6142   7392  614098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell65   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell72   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell89   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell107   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614199p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell61   6041   7291  614199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614199p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell66   6041   7291  614199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614200p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell70   6040   7290  614200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614200p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell81   6040   7290  614200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell85   5997   7247  614243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell112   5997   7247  614243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell65   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell72   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell89   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614340p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell107   5900   7150  614340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell63   5877   7127  614363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell79   5877   7127  614363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell91   5877   7127  614363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614412p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell61   5828   7078  614412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614412p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell66   5828   7078  614412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614457p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell85   5783   7033  614457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614457p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell112   5783   7033  614457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell90   5702   6952  614538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell96   5689   6939  614551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell97   5689   6939  614551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell104   5689   6939  614551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  582500  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell123   5689   6939  614551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell70   5618   6868  614622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell81   5618   6868  614622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 614951p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  588716  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell54   4599   6539  614951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell60   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell71   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell75   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614952p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell116   5288   6538  614952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614958p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  588715  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell56   4592   6532  614958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  615078  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6612   7822  615078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615356p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell90   4884   6134  615356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell90         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell96   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell96         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell97   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell97         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell104   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell104        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell123   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell123        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell65   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell65         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell72   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell72         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell89   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell89         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell107   4871   6121  615369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell107        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell70   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell81   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615581p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell78   4659   5909  615581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell64   4287   5537  615953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell67   4287   5537  615953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell60   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell71   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell75   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  585249  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell116   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616148p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  588389  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell57   3402   5342  616148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  588370  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell59   3395   5335  616155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell64   3996   5246  616244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell67   3996   5246  616244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell60   3991   5241  616249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell71   3991   5241  616249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell75   3991   5241  616249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  584654  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell116   3991   5241  616249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell63   3932   5182  616308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell63         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell79   3932   5182  616308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell79         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  584507  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell91   3932   5182  616308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell91         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  588417  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell58   2614   4554  616936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616957p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell64   3283   4533  616957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell64         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616957p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell67   3283   4533  616957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell67         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell70   3278   4528  616962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell70         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell81   3278   4528  616962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell81         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell60   3276   4526  616964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell60         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell71   3276   4526  616964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell71         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell75   3276   4526  616964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell75         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell116   3276   4526  616964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell116        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616980p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell68   3260   4510  616980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell68         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616980p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell76   3260   4510  616980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell76         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616981p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell61   3259   4509  616981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell61         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616981p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell66   3259   4509  616981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell66         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617002p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell85   3238   4488  617002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell85         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 617002p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  588473  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell112   3238   4488  617002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell112        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 617003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  615078  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4687   5897  617003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 617252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  585480  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell78   2988   4238  617252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell78         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_192/clk_en
Capture Clock  : Net_192/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  615078  RISE       1
Net_192/clk_en                       macrocell124   3760   4970  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  615078  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clk_en     macrocell126   3760   4970  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:nrq_reg\/q
Path End       : Net_192/main_1
Capture Clock  : Net_192/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:nrq_reg\/q  macrocell126   1250   1250  617945  RISE       1
Net_192/main_1               macrocell124   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 618411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_192/q                          macrocell124   1250   1250  618411  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/status_0  statuscell1    4839   6089  618411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell5    5163   6413  1065336  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9763  1065336  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2874  12637  1065336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066400p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell24     1250   1250  1066400  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      3852   5102  1066400  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8452  1066400  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10744  1066400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14854
-------------------------------------   ----- 
End-of-path arrival time (ps)           14854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1067980  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      2305   5885  1067980  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      3350   9235  1067980  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    5618  14854  1067980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1068213p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14620
-------------------------------------   ----- 
End-of-path arrival time (ps)           14620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068213  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell3      4782   8362  1068213  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell3      3350  11712  1068213  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2908  14620  1068213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell27     1250   1250  1065336  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5721   6971  1070353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell32     1250   1250  1071412  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4662   5912  1071412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068213  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell24     4733   8313  1071510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072224  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell28   5659   7599  1072224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072224  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell31   5659   7599  1072224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell28     1250   1250  1066750  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3784   5034  1072290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1071412  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell28   6022   7272  1072551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1071412  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell31   6022   7272  1072551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1071412  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell36   6015   7265  1072558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell31   1250   1250  1065993  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell30   5965   7215  1072608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072224  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell29   5211   7151  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell29   5721   6971  1072853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell33   5721   6971  1072853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072224  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell30   5004   6944  1072879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell23     1250   1250  1066406  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3063   4313  1073010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073125p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell24     1250   1250  1066400  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2949   4199  1073125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073129  RISE       1
\UART:BUART:txn\/main_3                macrocell22     2324   6694  1073129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell28   5391   6641  1073182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell31   5391   6641  1073182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell30   1250   1250  1066173  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell28   5391   6641  1073183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell30   1250   1250  1066173  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell31   5391   6641  1073183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell36   5382   6632  1073191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073193p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell30   1250   1250  1066173  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell36   5380   6630  1073193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell32   1250   1250  1071412  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell29   5208   6458  1073365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068697  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3741   3931  1073392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell31   1250   1250  1065993  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell29   5063   6313  1073510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell31   1250   1250  1065993  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell33   5063   6313  1073510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073566  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell30   4317   6257  1073566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073687  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell30   4196   6136  1073687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell28   1250   1250  1066750  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell30   4677   5927  1073897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell25   1250   1250  1067957  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell23   4655   5905  1073919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell25   1250   1250  1067957  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell24   4655   5905  1073919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074017  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell32   3866   5806  1074017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074021  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell32   3863   5803  1074021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074239p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell34   1250   1250  1069205  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell34   4335   5585  1074239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074239p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell34   1250   1250  1069205  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell36   4335   5585  1074239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell30   1250   1250  1066173  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell29   4315   5565  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell30   1250   1250  1066173  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell33   4315   5565  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell30   1250   1250  1066173  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell30   4308   5558  1074265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073566  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell29   3578   5518  1074305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074313  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell32   3570   5510  1074313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell25   1250   1250  1067957  RISE       1
\UART:BUART:txn\/main_4    macrocell22   4097   5347  1074476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074476p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell25   1250   1250  1067957  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell26   4097   5347  1074476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073687  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell29   3295   5235  1074588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell24   1250   1250  1066400  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell25   3852   5102  1074721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1066406  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell25   3846   5096  1074728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074765  RISE       1
\UART:BUART:txn\/main_5                      macrocell22     4868   5058  1074765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell34   1250   1250  1069205  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell28   3805   5055  1074768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell28   1250   1250  1066750  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell29   3779   5029  1074795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell28   1250   1250  1066750  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell33   3779   5029  1074795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  1074873  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell25   3701   4951  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073566  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell28   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073566  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell31   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074765  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell23     4304   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073687  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell28   2547   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073687  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell31   2547   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell24   1250   1250  1066400  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell23   3090   4340  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell24   1250   1250  1066400  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell24   3090   4340  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell24   1250   1250  1066400  RISE       1
\UART:BUART:txn\/main_2    macrocell22   3088   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell24   1250   1250  1066400  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell26   3088   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell23   1250   1250  1066406  RISE       1
\UART:BUART:txn\/main_1    macrocell22   3056   4306  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell23   1250   1250  1066406  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell26   3056   4306  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1066406  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell23   2939   4189  1075634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1066406  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell24   2939   4189  1075634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074017  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell34   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074017  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell35   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074021  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell34   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074021  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell35   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell26   1250   1250  1074873  RISE       1
\UART:BUART:txn\/main_6   macrocell22   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  1074873  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell23   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  1074873  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell24   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell31   1250   1250  1065993  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell28   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell31   1250   1250  1065993  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell31   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell31   1250   1250  1065993  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell36   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068697  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell23     3736   3926  1075898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068697  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell24     3736   3926  1075898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075925p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068697  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell26     3708   3898  1075925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell22   1250   1250  1075964  RISE       1
\UART:BUART:txn\/main_0  macrocell22   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell35   1250   1250  1069526  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell34   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell35   1250   1250  1069526  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell35   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell35   1250   1250  1069526  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell36   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell35   1250   1250  1069526  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell28   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell28   1250   1250  1066750  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell36   2532   3782  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1076051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell28   1250   1250  1066750  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell28   2523   3773  1076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell28   1250   1250  1066750  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell31   2523   3773  1076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell29     1250   1250  1069843  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2804   4054  1076150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1065336  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell30   2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1071412  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell30   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell25   1250   1250  1067957  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell25   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell37   1250   1250  1076336  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell31   2238   3488  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074765  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell25     2614   2804  1077019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068697  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell25     2614   2804  1077019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell36    1250   1250  1078712  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2871   4121  1078712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99973659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22111
-------------------------------------   ----- 
End-of-path arrival time (ps)           22111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   4461  10381  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell8   3300  22111  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/ci         datapathcell9      0  22111  99973659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99976633p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19137
-------------------------------------   ----- 
End-of-path arrival time (ps)           19137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell4    670    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell5      0    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell5   2720   3390  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/main_2                macrocell9      4171   7561  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10911  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   3095  14007  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  19137  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  19137  99976633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99976959p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18811
-------------------------------------   ----- 
End-of-path arrival time (ps)           18811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   4461  10381  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18811  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18811  99976959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99979933p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell4    670    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell5      0    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell5   2720   3390  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/main_2                macrocell9      4171   7561  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10911  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   3095  14007  99979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99979933p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell4    670    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell5      0    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell5   2720   3390  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/main_2                macrocell9      4171   7561  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10911  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   3095  14007  99979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980259p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15511
-------------------------------------   ----- 
End-of-path arrival time (ps)           15511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   4461  10381  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15511  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15511  99980259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \Timer_ha:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \Timer_ha:TimerUDB:sCapCount:counter\/clock
Path slack     : 99980392p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15548
-------------------------------------   ----- 
End-of-path arrival time (ps)           15548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q             macrocell20   1250   1250  99980392  RISE       1
\Timer_ha:TimerUDB:fifo_load_polarized\/main_1  macrocell16   4281   5531  99980392  RISE       1
\Timer_ha:TimerUDB:fifo_load_polarized\/q       macrocell16   3350   8881  99980392  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/enable    count7cell    6667  15548  99980392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:Net_1251\/main_7
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99982205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14285
-------------------------------------   ----- 
End-of-path arrival time (ps)           14285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell20   1250   1250  99980392  RISE       1
\DirCounter:Net_1251_split\/main_2   macrocell50   7373   8623  99982205  RISE       1
\DirCounter:Net_1251_split\/q        macrocell50   3350  11973  99982205  RISE       1
\DirCounter:Net_1251\/main_7         macrocell38   2312  14285  99982205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99982333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q                                    macrocell45     1250   1250  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2604   3854  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7204  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   4403  11607  99982333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99982890p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q                                    macrocell45     1250   1250  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2604   3854  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7204  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   3846  11050  99982890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99983559p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10381
-------------------------------------   ----- 
End-of-path arrival time (ps)           10381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   4461  10381  99983559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_ha:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99983816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15684
-------------------------------------   ----- 
End-of-path arrival time (ps)           15684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0       datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0       datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0       datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:status_tc\/main_1         macrocell17     3517   9437  99983816  RISE       1
\Timer_ha:TimerUDB:status_tc\/q              macrocell17     3350  12787  99983816  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2897  15684  99983816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99984477p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell7   3543   9463  99984477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99984477p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell8   3543   9463  99984477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99985155p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell11     4683   8073  99985155  RISE       1
\DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  11423  99985155  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2922  14345  99985155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99985706p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13794
-------------------------------------   ----- 
End-of-path arrival time (ps)           13794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2322   5952  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9302  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    4492  13794  99985706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985721p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99973659  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell9   2299   8219  99985721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99985748p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q                macrocell38    1250   1250  99985748  RISE       1
\DirCounter:Net_530\/main_1            macrocell14    3525   4775  99985748  RISE       1
\DirCounter:Net_530\/q                 macrocell14    3350   8125  99985748  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_0  statusicell4   5627  13752  99985748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99986075p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13425
-------------------------------------   ----- 
End-of-path arrival time (ps)           13425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell12     3675   7175  99986075  RISE       1
\DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  10525  99986075  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2900  13425  99986075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:Net_1251\/main_2
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99987854p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell20   1250   1250  99980392  RISE       1
\DirCounter:Net_1251\/main_2         macrocell38   7386   8636  99987854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99987854p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q   macrocell20   1250   1250  99980392  RISE       1
\DirCounter:bQuadDec:state_0\/main_1  macrocell49   7386   8636  99987854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:Net_1203\/main_2
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99987934p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell20   1250   1250  99980392  RISE       1
\DirCounter:Net_1203\/main_2         macrocell45   7306   8556  99987934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99987934p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q   macrocell20   1250   1250  99980392  RISE       1
\DirCounter:bQuadDec:state_1\/main_1  macrocell48   7306   8556  99987934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99988375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8115
-------------------------------------   ---- 
End-of-path arrival time (ps)           8115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell39     4725   8115  99988375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell39         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99988860p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99979002  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell9   3870   5080  99988860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99988902p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99979002  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell6   3828   5038  99988902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:bQuadDec:error\/main_1
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99988997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell20   1250   1250  99980392  RISE       1
\DirCounter:bQuadDec:error\/main_1   macrocell47   6243   7493  99988997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99989062p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q                macrocell38    1250   1250  99985748  RISE       1
\DirCounter:Net_611\/main_1            macrocell15    3525   4775  99989062  RISE       1
\DirCounter:Net_611\/q                 macrocell15    3350   8125  99989062  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_1  statusicell4   2313  10438  99989062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99989170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q                                    macrocell38     1250   1250  99985748  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell4   3520   4770  99989170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99989290p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q                                    macrocell38     1250   1250  99985748  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell5   3400   4650  99989290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 99989315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell40     3675   7175  99989315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell40         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:Net_1203\/main_6
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99989351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q  macrocell49   1250   1250  99985918  RISE       1
\DirCounter:Net_1203\/main_6     macrocell45   5889   7139  99989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99989351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q       macrocell49   1250   1250  99985918  RISE       1
\DirCounter:bQuadDec:state_1\/main_5  macrocell48   5889   7139  99989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99989782p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99979002  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell7   2948   4158  99989782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99989787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99979002  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell8   2943   4153  99989787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Net_1275\/main_0
Capture Clock  : \DirCounter:Net_1275\/clock_0
Path slack     : 99989897p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99976681  RISE       1
\DirCounter:Net_1275\/main_0                             macrocell41     3093   6593  99989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1275\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:Net_1260\/main_3
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99989937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q  macrocell49   1250   1250  99985918  RISE       1
\DirCounter:Net_1260\/main_3     macrocell46   5303   6553  99989937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:bQuadDec:error\/main_5
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99990342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q     macrocell49   1250   1250  99985918  RISE       1
\DirCounter:bQuadDec:error\/main_5  macrocell47   4898   6148  99990342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Net_1251\/main_1
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99990403p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q       macrocell46   1250   1250  99979516  RISE       1
\DirCounter:Net_1251\/main_1  macrocell38   4837   6087  99990403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99990403p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q               macrocell46   1250   1250  99979516  RISE       1
\DirCounter:bQuadDec:state_0\/main_0  macrocell49   4837   6087  99990403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 99990538p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  99985706  RISE       1
\DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell42     2322   5952  99990538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell42         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:cntr_load\/q
Path End       : \Timer_ha:TimerUDB:sCapCount:counter\/load
Capture Clock  : \Timer_ha:TimerUDB:sCapCount:counter\/clock
Path slack     : 99990582p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -5360
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:cntr_load\/q             macrocell51   1250   1250  99990582  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/load  count7cell    2808   4058  99990582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Net_1275\/main_1
Capture Clock  : \DirCounter:Net_1275\/clock_0
Path slack     : 99990784p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  99976633  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  99976633  RISE       1
\DirCounter:Net_1275\/main_1                             macrocell41     2316   5706  99990784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1275\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99990866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell52     1250   1250  99990866  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell9   4754   6004  99990866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:Net_1251\/main_4
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99990954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q  macrocell47   1250   1250  99985313  RISE       1
\DirCounter:Net_1251\/main_4   macrocell38   4286   5536  99990954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99990954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q         macrocell47   1250   1250  99985313  RISE       1
\DirCounter:bQuadDec:state_0\/main_3  macrocell49   4286   5536  99990954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99991014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99976681  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4986   8486  99991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:Net_1251\/main_6
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99991020p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q  macrocell49   1250   1250  99985918  RISE       1
\DirCounter:Net_1251\/main_6     macrocell38   4220   5470  99991020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99991020p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q       macrocell49   1250   1250  99985918  RISE       1
\DirCounter:bQuadDec:state_0\/main_5  macrocell49   4220   5470  99991020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1251\/main_5
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99991245p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q  macrocell48   1250   1250  99985601  RISE       1
\DirCounter:Net_1251\/main_5     macrocell38   3995   5245  99991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99991245p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q       macrocell48   1250   1250  99985601  RISE       1
\DirCounter:bQuadDec:state_0\/main_4  macrocell49   3995   5245  99991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:Net_1251\/main_3
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99991503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q  macrocell21   1250   1250  99985857  RISE       1
\DirCounter:Net_1251\/main_3         macrocell38   3737   4987  99991503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99991503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q   macrocell21   1250   1250  99985857  RISE       1
\DirCounter:bQuadDec:state_0\/main_2  macrocell49   3737   4987  99991503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Net_1260\/main_0
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99991659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q       macrocell46   1250   1250  99979516  RISE       1
\DirCounter:Net_1260\/main_0  macrocell46   3581   4831  99991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:error\/main_0
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99991663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q             macrocell46   1250   1250  99979516  RISE       1
\DirCounter:bQuadDec:error\/main_0  macrocell47   3577   4827  99991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Net_1203\/main_0
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99991816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q       macrocell46   1250   1250  99979516  RISE       1
\DirCounter:Net_1203\/main_0  macrocell45   3424   4674  99991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99991816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q               macrocell46   1250   1250  99979516  RISE       1
\DirCounter:bQuadDec:state_1\/main_0  macrocell48   3424   4674  99991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:Net_1251\/main_0
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99991847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q       macrocell38   1250   1250  99985748  RISE       1
\DirCounter:Net_1251\/main_0  macrocell38   3393   4643  99991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99991948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell52     1250   1250  99990866  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell8   3672   4922  99991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99991948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell52     1250   1250  99990866  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell7   3672   4922  99991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:Net_1203\/main_4
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99992032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q  macrocell47   1250   1250  99985313  RISE       1
\DirCounter:Net_1203\/main_4   macrocell45   3208   4458  99992032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q         macrocell47   1250   1250  99985313  RISE       1
\DirCounter:bQuadDec:state_1\/main_3  macrocell48   3208   4458  99992032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:Net_1260\/main_1
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99992035p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q  macrocell47   1250   1250  99985313  RISE       1
\DirCounter:Net_1260\/main_1   macrocell46   3205   4455  99992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:error\/main_3
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99992037p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q       macrocell47   1250   1250  99985313  RISE       1
\DirCounter:bQuadDec:error\/main_3  macrocell47   3203   4453  99992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_6
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_0
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  99992205  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_0           macrocell51   2345   4285  99992205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_6
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  99992205  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_1       macrocell52   2345   4285  99992205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_2
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_4
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  99992206  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_4           macrocell51   2344   4284  99992206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_2
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  99992206  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_5       macrocell52   2344   4284  99992206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_5
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_1
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  99992208  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_1           macrocell51   2342   4282  99992208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_5
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  99992208  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_2       macrocell52   2342   4282  99992208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_1
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_5
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  99992212  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_5           macrocell51   2338   4278  99992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_1
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  99992212  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_6       macrocell52   2338   4278  99992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_4
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_2
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  99992212  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_2           macrocell51   2338   4278  99992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_4
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  99992212  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_3       macrocell52   2338   4278  99992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_0
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_6
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992216p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  99992216  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_6           macrocell51   2334   4274  99992216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_0
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992216p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  99992216  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_7       macrocell52   2334   4274  99992216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_3
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_3
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  99992231  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_3           macrocell51   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_3
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  99992231  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_4       macrocell52   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:Net_1203\/main_3
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99992289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q  macrocell21   1250   1250  99985857  RISE       1
\DirCounter:Net_1203\/main_3         macrocell45   2951   4201  99992289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q   macrocell21   1250   1250  99985857  RISE       1
\DirCounter:bQuadDec:state_1\/main_2  macrocell48   2951   4201  99992289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:bQuadDec:error\/main_2
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99992289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q  macrocell21   1250   1250  99985857  RISE       1
\DirCounter:bQuadDec:error\/main_2   macrocell47   2951   4201  99992289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1203\/main_5
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99992325p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q  macrocell48   1250   1250  99985601  RISE       1
\DirCounter:Net_1203\/main_5     macrocell45   2915   4165  99992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992325p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q       macrocell48   1250   1250  99985601  RISE       1
\DirCounter:bQuadDec:state_1\/main_4  macrocell48   2915   4165  99992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:bQuadDec:error\/main_4
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99992329p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q     macrocell48   1250   1250  99985601  RISE       1
\DirCounter:bQuadDec:error\/main_4  macrocell47   2911   4161  99992329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1260\/main_2
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99992332p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q  macrocell48   1250   1250  99985601  RISE       1
\DirCounter:Net_1260\/main_2     macrocell46   2908   4158  99992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:cntr_load\/q
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:cntr_load\/q           macrocell51   1250   1250  99990582  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_0  macrocell52   2811   4061  99992429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 99992634p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q                              macrocell45   1250   1250  99979590  RISE       1
\DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell44   2606   3856  99992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell44         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Net_1203\/main_1
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99992636p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q       macrocell45   1250   1250  99979590  RISE       1
\DirCounter:Net_1203\/main_1  macrocell45   2604   3854  99992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q  macrocell52   1250   1250  99990866  RISE       1
Net_690/main_0                       macrocell53   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99993014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell52     1250   1250  99990866  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell6   2606   3856  99993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99993399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q                macrocell46    1250   1250  99979516  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_2  statusicell4   4851   6101  99993399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_ha:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99993502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q         macrocell52    1250   1250  99990866  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/status_1  statusicell5   4748   5998  99993502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99994519p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q          macrocell47    1250   1250  99985313  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_3  statusicell4   3731   4981  99994519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99995150p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Recovery time                                                        0
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q                             macrocell46    1250   1250  99979516  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3600   4850  99995150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

