#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02418a28 .scope module, "control_signals_tb" "control_signals_tb" 2 4;
 .timescale 0 0;
v02452210_0 .net "alu_function", 5 0, v0097aea0_0;  1 drivers
v02452268_0 .net "alu_op", 5 0, v0097aa80_0;  1 drivers
v024522c0_0 .net "alu_src", 0 0, v0097aad8_0;  1 drivers
v02452318_0 .net "branch", 0 0, v0097ab30_0;  1 drivers
v02452370_0 .net "cs", 0 0, v0097ab88_0;  1 drivers
v024523c8_0 .net "jump", 0 0, v0097abe0_0;  1 drivers
v02452420_0 .net "jump_reg", 0 0, v0097ac38_0;  1 drivers
v02452478_0 .net "mem_to_reg", 0 0, v0097ac90_0;  1 drivers
v024524d0_0 .net "oe", 0 0, v0097ace8_0;  1 drivers
v02452528_0 .net "op_code", 5 0, v024520b0_0;  1 drivers
v02452580_0 .net "reg_dst", 0 0, v0097ad98_0;  1 drivers
v024525d8_0 .net "reg_write", 0 0, v0097adf0_0;  1 drivers
v02452630_0 .net "rw", 0 0, v0097ae48_0;  1 drivers
S_02418af8 .scope module, "signals" "control_signals" 2 10, 3 1 0, S_02418a28;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op_code"
    .port_info 1 /INPUT 6 "alu_function"
    .port_info 2 /OUTPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jump_reg"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "cs"
    .port_info 7 /OUTPUT 1 "oe"
    .port_info 8 /OUTPUT 1 "rw"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
    .port_info 12 /OUTPUT 6 "alu_op"
P_00975818 .param/l "ADD" 0 3 38, C4<100000>;
P_00975838 .param/l "AND" 0 3 40, C4<100100>;
P_00975858 .param/l "IADD" 0 3 25, C4<001000>;
P_00975878 .param/l "IAND" 0 3 27, C4<001100>;
P_00975898 .param/l "IBGT" 0 3 24, C4<000111>;
P_009758b8 .param/l "ILW" 0 3 31, C4<100011>;
P_009758d8 .param/l "IOR" 0 3 28, C4<001101>;
P_009758f8 .param/l "ISLL" 0 3 30, C4<001111>;
P_00975918 .param/l "ISLT" 0 3 26, C4<001010>;
P_00975938 .param/l "ISW" 0 3 32, C4<101011>;
P_00975958 .param/l "IXOR" 0 3 29, C4<001110>;
P_00975978 .param/l "JR" 0 3 37, C4<001000>;
P_00975998 .param/l "JUMP" 0 3 23, C4<000010>;
P_009759b8 .param/l "NOP" 0 3 35, C4<000000>;
P_009759d8 .param/l "OR" 0 3 41, C4<100101>;
P_009759f8 .param/l "REG" 0 3 22, C4<000000>;
P_00975a18 .param/l "SLLV" 0 3 36, C4<000100>;
P_00975a38 .param/l "SLT" 0 3 43, C4<101010>;
P_00975a58 .param/l "SUB" 0 3 39, C4<100010>;
P_00975a78 .param/l "XOR" 0 3 42, C4<100110>;
v0097aa28_0 .net "alu_function", 5 0, v0097aea0_0;  alias, 1 drivers
v0097aa80_0 .var "alu_op", 5 0;
v0097aad8_0 .var "alu_src", 0 0;
v0097ab30_0 .var "branch", 0 0;
v0097ab88_0 .var "cs", 0 0;
v0097abe0_0 .var "jump", 0 0;
v0097ac38_0 .var "jump_reg", 0 0;
v0097ac90_0 .var "mem_to_reg", 0 0;
v0097ace8_0 .var "oe", 0 0;
v0097ad40_0 .net "op_code", 5 0, v024520b0_0;  alias, 1 drivers
v0097ad98_0 .var "reg_dst", 0 0;
v0097adf0_0 .var "reg_write", 0 0;
v0097ae48_0 .var "rw", 0 0;
E_02420328/0 .event edge, v0097ad40_0, v0097aa28_0, v0097ace8_0, v0097ae48_0;
E_02420328/1 .event edge, v0097ad98_0, v0097ac90_0, v0097aa80_0, v0097aad8_0;
E_02420328/2 .event edge, v0097ac38_0;
E_02420328 .event/or E_02420328/0, E_02420328/1, E_02420328/2;
S_0241fbf8 .scope module, "tester" "control_signals_tester" 2 26, 4 1 0, S_02418a28;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "op_code"
    .port_info 1 /OUTPUT 6 "alu_function"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 1 "jump_reg"
    .port_info 5 /INPUT 1 "branch"
    .port_info 6 /INPUT 1 "cs"
    .port_info 7 /INPUT 1 "oe"
    .port_info 8 /INPUT 1 "rw"
    .port_info 9 /INPUT 1 "mem_to_reg"
    .port_info 10 /INPUT 1 "alu_src"
    .port_info 11 /INPUT 1 "reg_write"
    .port_info 12 /INPUT 6 "alu_op"
P_0240d7e0 .param/l "ADD" 0 4 46, C4<100000>;
P_0240d800 .param/l "AND" 0 4 48, C4<100100>;
P_0240d820 .param/l "IADD" 0 4 34, C4<001000>;
P_0240d840 .param/l "IAND" 0 4 36, C4<001100>;
P_0240d860 .param/l "IBGT" 0 4 33, C4<000111>;
P_0240d880 .param/l "ILW" 0 4 40, C4<100011>;
P_0240d8a0 .param/l "IOR" 0 4 37, C4<001101>;
P_0240d8c0 .param/l "ISLL" 0 4 39, C4<001111>;
P_0240d8e0 .param/l "ISLT" 0 4 35, C4<001010>;
P_0240d900 .param/l "ISW" 0 4 41, C4<101011>;
P_0240d920 .param/l "IXOR" 0 4 38, C4<001110>;
P_0240d940 .param/l "JR" 0 4 45, C4<001000>;
P_0240d960 .param/l "JUMP" 0 4 32, C4<000010>;
P_0240d980 .param/l "NOP" 0 4 43, C4<000000>;
P_0240d9a0 .param/l "OR" 0 4 49, C4<100101>;
P_0240d9c0 .param/l "REG" 0 4 31, C4<000000>;
P_0240d9e0 .param/l "SLLV" 0 4 44, C4<000100>;
P_0240da00 .param/l "SLT" 0 4 51, C4<101010>;
P_0240da20 .param/l "SUB" 0 4 47, C4<100010>;
P_0240da40 .param/l "XOR" 0 4 50, C4<100110>;
P_0240da60 .param/l "delay" 0 4 54, +C4<00000000000000000000000000001010>;
v0097aea0_0 .var "alu_function", 5 0;
v0097aef8_0 .net "alu_op", 5 0, v0097aa80_0;  alias, 1 drivers
v0097af50_0 .net "alu_src", 0 0, v0097aad8_0;  alias, 1 drivers
v0097afa8_0 .net "branch", 0 0, v0097ab30_0;  alias, 1 drivers
v0097b000_0 .net "cs", 0 0, v0097ab88_0;  alias, 1 drivers
v0097b058_0 .net "jump", 0 0, v0097abe0_0;  alias, 1 drivers
v0097b0b0_0 .net "jump_reg", 0 0, v0097ac38_0;  alias, 1 drivers
v02452000_0 .net "mem_to_reg", 0 0, v0097ac90_0;  alias, 1 drivers
v02452058_0 .net "oe", 0 0, v0097ace8_0;  alias, 1 drivers
v024520b0_0 .var "op_code", 5 0;
v02452108_0 .net "reg_dst", 0 0, v0097ad98_0;  alias, 1 drivers
v02452160_0 .net "reg_write", 0 0, v0097adf0_0;  alias, 1 drivers
v024521b8_0 .net "rw", 0 0, v0097ae48_0;  alias, 1 drivers
    .scope S_02418af8;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ace8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_02418af8;
T_1 ;
    %wait E_02420328;
    %load/vec4 v0097ad40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %load/vec4 v0097aa28_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %load/vec4 v0097aa28_0;
    %store/vec4 v0097aa80_0, 0, 6;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %load/vec4 v0097aa28_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0097aa28_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
T_1.15 ;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v0097ad98_0;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %load/vec4 v0097ac90_0;
    %store/vec4 v0097ac90_0, 0, 1;
    %load/vec4 v0097aa80_0;
    %store/vec4 v0097aa80_0, 0, 6;
    %load/vec4 v0097aad8_0;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0097ad98_0;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %load/vec4 v0097ac38_0;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %load/vec4 v0097ac90_0;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %load/vec4 v0097ace8_0;
    %store/vec4 v0097ace8_0, 0, 1;
    %load/vec4 v0097ae48_0;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ace8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0097ad98_0;
    %store/vec4 v0097ad98_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac38_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ab88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ace8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097ae48_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097ac90_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0097aa80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0097aad8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0097adf0_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0241fbf8;
T_2 ;
    %vpi_call 4 25 "$display", "\011opc\011aluop\011aluf\011rgdst\011jmp\011jmprg\011branch\011cs\011oe\011rw\011m2r\011src\011rgw\011time" {0 0 0};
    %vpi_call 4 26 "$monitor", "\011%d \011%d \011%d \011%b\011%b \011%b\011%b \011%b \011%b \011%b \011%b \011%b \011%b \011%g", v024520b0_0, v0097aef8_0, v0097aea0_0, v02452108_0, v0097b058_0, v0097b0b0_0, v0097afa8_0, v0097b000_0, v02452058_0, v024521b8_0, v02452000_0, v0097af50_0, v02452160_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_0241fbf8;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0097aea0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0097aea0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v024520b0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %end;
    .thread T_3;
    .scope S_02418a28;
T_4 ;
    %vpi_call 2 43 "$dumpfile", "control_signals.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, S_02418af8 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "control_signals_tb.v";
    "./control_signals.v";
    "./control_signals_tester.v";
