Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  9 02:17:49 2025
| Host         : LAPTOP-Q67A39EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: div1k/desired_CLOCK_reg/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: div6p25/desired_CLOCK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divSlow/desired_CLOCK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_seven_seg/u_1khz/desired_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 660 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.673   -11948.192                   1983                 6169        0.062        0.000                      0                 6169        4.500        0.000                       0                  3329  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -15.673   -11948.192                   1983                 5847        0.062        0.000                      0                 5847        4.500        0.000                       0                  3329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.003        0.000                      0                  322        0.628        0.000                      0                  322  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1983  Failing Endpoints,  Worst Slack      -15.673ns,  Total Violation   -11948.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.673ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_a_reg[28]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.530ns  (logic 12.770ns (50.019%)  route 12.760ns (49.981%))
  Logic Levels:           31  (CARRY4=19 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.376 r  u_gbuf/coeff_a_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.376    u_gbuf/coeff_a_reg[20]_i_20_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.598 r  u_gbuf/coeff_a_reg[24]_i_17/O[0]
                         net (fo=1, routed)           0.314    22.912    u_gbuf/coeff_a_reg[24]_i_17_n_7
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    23.791 r  u_gbuf/coeff_a_reg[20]_i_12/O[2]
                         net (fo=1, routed)           0.671    24.462    u_gbuf/coeff_a_reg[20]_i_12_n_5
    SLICE_X27Y127        LUT6 (Prop_lut6_I5_O)        0.302    24.764 r  u_gbuf/coeff_a[19]_i_2/O
                         net (fo=5, routed)           0.654    25.418    u_gbuf/coeff_a[19]_i_2_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  u_gbuf/coeff_a[24]_i_13/O
                         net (fo=1, routed)           0.000    25.542    u_gbuf/coeff_a[24]_i_13_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.940 r  u_gbuf/coeff_a_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.940    u_gbuf/coeff_a_reg[24]_i_9_n_0
    SLICE_X26Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.162 r  u_gbuf/coeff_a_reg[28]_i_9/O[0]
                         net (fo=1, routed)           0.568    26.730    u_gbuf/coeff_a_reg[28]_i_9_n_7
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    27.609 f  u_gbuf/coeff_a_reg[24]_i_3/O[2]
                         net (fo=2, routed)           0.661    28.269    u_gbuf/coeff_a_reg[24]_i_3_n_5
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.302    28.571 r  u_gbuf/coeff_a[24]_i_6/O
                         net (fo=1, routed)           0.000    28.571    u_gbuf/coeff_a[24]_i_6_n_0
    SLICE_X24Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.969 r  u_gbuf/coeff_a_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.978    u_gbuf/coeff_a_reg[24]_i_2_n_0
    SLICE_X24Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.291 r  u_gbuf/coeff_a_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.479    29.770    u_gbuf/parse_int_from_buf_return0[28]
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.306    30.076 r  u_gbuf/coeff_a[28]_i_1/O
                         net (fo=10, routed)          0.697    30.773    parse_int_from_buf_return[28]
    SLICE_X18Y125        FDCE                                         r  coeff_a_reg[28]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.597    14.938    basys_clock_IBUF_BUFG
    SLICE_X18Y125        FDCE                                         r  coeff_a_reg[28]_replica_1/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X18Y125        FDCE (Setup_fdce_C_D)       -0.069    15.101    coeff_a_reg[28]_replica_1
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -30.773    
  -------------------------------------------------------------------
                         slack                                -15.673    

Slack (VIOLATED) :        -15.661ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_a_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.530ns  (logic 12.770ns (50.019%)  route 12.760ns (49.981%))
  Logic Levels:           31  (CARRY4=19 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.376 r  u_gbuf/coeff_a_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.376    u_gbuf/coeff_a_reg[20]_i_20_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.598 r  u_gbuf/coeff_a_reg[24]_i_17/O[0]
                         net (fo=1, routed)           0.314    22.912    u_gbuf/coeff_a_reg[24]_i_17_n_7
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    23.791 r  u_gbuf/coeff_a_reg[20]_i_12/O[2]
                         net (fo=1, routed)           0.671    24.462    u_gbuf/coeff_a_reg[20]_i_12_n_5
    SLICE_X27Y127        LUT6 (Prop_lut6_I5_O)        0.302    24.764 r  u_gbuf/coeff_a[19]_i_2/O
                         net (fo=5, routed)           0.654    25.418    u_gbuf/coeff_a[19]_i_2_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  u_gbuf/coeff_a[24]_i_13/O
                         net (fo=1, routed)           0.000    25.542    u_gbuf/coeff_a[24]_i_13_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.940 r  u_gbuf/coeff_a_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.940    u_gbuf/coeff_a_reg[24]_i_9_n_0
    SLICE_X26Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.162 r  u_gbuf/coeff_a_reg[28]_i_9/O[0]
                         net (fo=1, routed)           0.568    26.730    u_gbuf/coeff_a_reg[28]_i_9_n_7
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    27.609 f  u_gbuf/coeff_a_reg[24]_i_3/O[2]
                         net (fo=2, routed)           0.661    28.269    u_gbuf/coeff_a_reg[24]_i_3_n_5
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.302    28.571 r  u_gbuf/coeff_a[24]_i_6/O
                         net (fo=1, routed)           0.000    28.571    u_gbuf/coeff_a[24]_i_6_n_0
    SLICE_X24Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.969 r  u_gbuf/coeff_a_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.978    u_gbuf/coeff_a_reg[24]_i_2_n_0
    SLICE_X24Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.291 r  u_gbuf/coeff_a_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.479    29.770    u_gbuf/parse_int_from_buf_return0[28]
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.306    30.076 r  u_gbuf/coeff_a[28]_i_1/O
                         net (fo=10, routed)          0.697    30.773    parse_int_from_buf_return[28]
    SLICE_X18Y125        FDCE                                         r  coeff_a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.597    14.938    basys_clock_IBUF_BUFG
    SLICE_X18Y125        FDCE                                         r  coeff_a_reg[28]/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X18Y125        FDCE (Setup_fdce_C_D)       -0.057    15.113    coeff_a_reg[28]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -30.773    
  -------------------------------------------------------------------
                         slack                                -15.661    

Slack (VIOLATED) :        -15.645ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_a_reg[30]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.504ns  (logic 13.111ns (51.407%)  route 12.393ns (48.593%))
  Logic Levels:           32  (CARRY4=20 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.376 r  u_gbuf/coeff_a_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.376    u_gbuf/coeff_a_reg[20]_i_20_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.598 r  u_gbuf/coeff_a_reg[24]_i_17/O[0]
                         net (fo=1, routed)           0.314    22.912    u_gbuf/coeff_a_reg[24]_i_17_n_7
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    23.791 r  u_gbuf/coeff_a_reg[20]_i_12/O[2]
                         net (fo=1, routed)           0.671    24.462    u_gbuf/coeff_a_reg[20]_i_12_n_5
    SLICE_X27Y127        LUT6 (Prop_lut6_I5_O)        0.302    24.764 r  u_gbuf/coeff_a[19]_i_2/O
                         net (fo=5, routed)           0.654    25.418    u_gbuf/coeff_a[19]_i_2_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  u_gbuf/coeff_a[24]_i_13/O
                         net (fo=1, routed)           0.000    25.542    u_gbuf/coeff_a[24]_i_13_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.940 r  u_gbuf/coeff_a_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.940    u_gbuf/coeff_a_reg[24]_i_9_n_0
    SLICE_X26Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.162 r  u_gbuf/coeff_a_reg[28]_i_9/O[0]
                         net (fo=1, routed)           0.568    26.730    u_gbuf/coeff_a_reg[28]_i_9_n_7
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    27.579 r  u_gbuf/coeff_a_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.009    27.588    u_gbuf/coeff_a_reg[24]_i_3_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.810 f  u_gbuf/coeff_a_reg[28]_i_3/O[0]
                         net (fo=2, routed)           0.505    28.314    u_gbuf/coeff_a_reg[28]_i_3_n_7
    SLICE_X24Y125        LUT6 (Prop_lut6_I5_O)        0.299    28.613 r  u_gbuf/coeff_a[28]_i_8/O
                         net (fo=1, routed)           0.000    28.613    u_gbuf/coeff_a[28]_i_8_n_0
    SLICE_X24Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.145 r  u_gbuf/coeff_a_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.145    u_gbuf/coeff_a_reg[28]_i_2_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.479 r  u_gbuf/coeff_a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.308    29.787    u_gbuf/parse_int_from_buf_return0[30]
    SLICE_X24Y127        LUT6 (Prop_lut6_I0_O)        0.303    30.090 r  u_gbuf/coeff_a[30]_i_1/O
                         net (fo=9, routed)           0.657    30.747    parse_int_from_buf_return[30]
    SLICE_X24Y127        FDCE                                         r  coeff_a_reg[30]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.598    14.939    basys_clock_IBUF_BUFG
    SLICE_X24Y127        FDCE                                         r  coeff_a_reg[30]_replica_2/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X24Y127        FDCE (Setup_fdce_C_D)       -0.069    15.102    coeff_a_reg[30]_replica_2
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -30.747    
  -------------------------------------------------------------------
                         slack                                -15.645    

Slack (VIOLATED) :        -15.633ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_a_reg[30]_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.504ns  (logic 13.111ns (51.407%)  route 12.393ns (48.593%))
  Logic Levels:           32  (CARRY4=20 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.376 r  u_gbuf/coeff_a_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.376    u_gbuf/coeff_a_reg[20]_i_20_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.598 r  u_gbuf/coeff_a_reg[24]_i_17/O[0]
                         net (fo=1, routed)           0.314    22.912    u_gbuf/coeff_a_reg[24]_i_17_n_7
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    23.791 r  u_gbuf/coeff_a_reg[20]_i_12/O[2]
                         net (fo=1, routed)           0.671    24.462    u_gbuf/coeff_a_reg[20]_i_12_n_5
    SLICE_X27Y127        LUT6 (Prop_lut6_I5_O)        0.302    24.764 r  u_gbuf/coeff_a[19]_i_2/O
                         net (fo=5, routed)           0.654    25.418    u_gbuf/coeff_a[19]_i_2_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  u_gbuf/coeff_a[24]_i_13/O
                         net (fo=1, routed)           0.000    25.542    u_gbuf/coeff_a[24]_i_13_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.940 r  u_gbuf/coeff_a_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.940    u_gbuf/coeff_a_reg[24]_i_9_n_0
    SLICE_X26Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.162 r  u_gbuf/coeff_a_reg[28]_i_9/O[0]
                         net (fo=1, routed)           0.568    26.730    u_gbuf/coeff_a_reg[28]_i_9_n_7
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    27.579 r  u_gbuf/coeff_a_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.009    27.588    u_gbuf/coeff_a_reg[24]_i_3_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.810 f  u_gbuf/coeff_a_reg[28]_i_3/O[0]
                         net (fo=2, routed)           0.505    28.314    u_gbuf/coeff_a_reg[28]_i_3_n_7
    SLICE_X24Y125        LUT6 (Prop_lut6_I5_O)        0.299    28.613 r  u_gbuf/coeff_a[28]_i_8/O
                         net (fo=1, routed)           0.000    28.613    u_gbuf/coeff_a[28]_i_8_n_0
    SLICE_X24Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.145 r  u_gbuf/coeff_a_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.145    u_gbuf/coeff_a_reg[28]_i_2_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.479 r  u_gbuf/coeff_a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.308    29.787    u_gbuf/parse_int_from_buf_return0[30]
    SLICE_X24Y127        LUT6 (Prop_lut6_I0_O)        0.303    30.090 r  u_gbuf/coeff_a[30]_i_1/O
                         net (fo=9, routed)           0.657    30.747    parse_int_from_buf_return[30]
    SLICE_X24Y127        FDCE                                         r  coeff_a_reg[30]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.598    14.939    basys_clock_IBUF_BUFG
    SLICE_X24Y127        FDCE                                         r  coeff_a_reg[30]_replica_3/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X24Y127        FDCE (Setup_fdce_C_D)       -0.057    15.114    coeff_a_reg[30]_replica_3
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -30.747    
  -------------------------------------------------------------------
                         slack                                -15.633    

Slack (VIOLATED) :        -15.630ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_d_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.527ns  (logic 12.788ns (50.096%)  route 12.739ns (49.904%))
  Logic Levels:           31  (CARRY4=19 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.376 r  u_gbuf/coeff_a_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.376    u_gbuf/coeff_a_reg[20]_i_20_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.598 r  u_gbuf/coeff_a_reg[24]_i_17/O[0]
                         net (fo=1, routed)           0.314    22.912    u_gbuf/coeff_a_reg[24]_i_17_n_7
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    23.791 r  u_gbuf/coeff_a_reg[20]_i_12/O[2]
                         net (fo=1, routed)           0.671    24.462    u_gbuf/coeff_a_reg[20]_i_12_n_5
    SLICE_X27Y127        LUT6 (Prop_lut6_I5_O)        0.302    24.764 r  u_gbuf/coeff_a[19]_i_2/O
                         net (fo=5, routed)           0.654    25.418    u_gbuf/coeff_a[19]_i_2_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  u_gbuf/coeff_a[24]_i_13/O
                         net (fo=1, routed)           0.000    25.542    u_gbuf/coeff_a[24]_i_13_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.940 r  u_gbuf/coeff_a_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.940    u_gbuf/coeff_a_reg[24]_i_9_n_0
    SLICE_X26Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.162 r  u_gbuf/coeff_a_reg[28]_i_9/O[0]
                         net (fo=1, routed)           0.568    26.730    u_gbuf/coeff_a_reg[28]_i_9_n_7
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    27.609 f  u_gbuf/coeff_a_reg[24]_i_3/O[2]
                         net (fo=2, routed)           0.661    28.269    u_gbuf/coeff_a_reg[24]_i_3_n_5
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.302    28.571 r  u_gbuf/coeff_a[24]_i_6/O
                         net (fo=1, routed)           0.000    28.571    u_gbuf/coeff_a[24]_i_6_n_0
    SLICE_X24Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.969 r  u_gbuf/coeff_a_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.978    u_gbuf/coeff_a_reg[24]_i_2_n_0
    SLICE_X24Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.312 r  u_gbuf/coeff_a_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.565    29.878    u_gbuf/parse_int_from_buf_return0[26]
    SLICE_X24Y127        LUT5 (Prop_lut5_I0_O)        0.303    30.181 r  u_gbuf/coeff_a[26]_i_1/O
                         net (fo=10, routed)          0.590    30.770    parse_int_from_buf_return[26]
    SLICE_X31Y125        FDCE                                         r  coeff_d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.592    14.933    basys_clock_IBUF_BUFG
    SLICE_X31Y125        FDCE                                         r  coeff_d_reg[26]/C
                         clock pessimism              0.282    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X31Y125        FDCE (Setup_fdce_C_D)       -0.040    15.140    coeff_d_reg[26]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -30.770    
  -------------------------------------------------------------------
                         slack                                -15.630    

Slack (VIOLATED) :        -15.620ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_c_reg[31]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.482ns  (logic 13.140ns (51.566%)  route 12.342ns (48.434%))
  Logic Levels:           31  (CARRY4=20 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    13.815 r  u_gbuf/coeff_a_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.815    u_gbuf/coeff_a_reg[8]_i_18_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  u_gbuf/coeff_a_reg[12]_i_18/O[1]
                         net (fo=4, routed)           0.646    14.795    u_gbuf/coeff_a_reg[12]_i_18_n_6
    SLICE_X32Y121        LUT4 (Prop_lut4_I3_O)        0.303    15.098 r  u_gbuf/coeff_a[10]_i_3/O
                         net (fo=6, routed)           0.379    15.477    u_gbuf/coeff_a[10]_i_3_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.984 r  u_gbuf/coeff_a_reg[20]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.984    u_gbuf/coeff_a_reg[20]_i_26_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.206 r  u_gbuf/coeff_a_reg[20]_i_19/O[0]
                         net (fo=1, routed)           0.589    16.795    u_gbuf/coeff_a_reg[20]_i_19_n_7
    SLICE_X30Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    17.672 r  u_gbuf/coeff_a_reg[20]_i_18/O[2]
                         net (fo=4, routed)           0.478    18.150    u_gbuf/coeff_a_reg[20]_i_18_n_5
    SLICE_X35Y122        LUT4 (Prop_lut4_I0_O)        0.301    18.451 r  u_gbuf/coeff_a[15]_i_3/O
                         net (fo=4, routed)           0.553    19.004    u_gbuf/coeff_a[15]_i_3_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.402 r  u_gbuf/coeff_a_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.402    u_gbuf/coeff_a_reg[20]_i_17_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.624 r  u_gbuf/coeff_a_reg[24]_i_16/O[0]
                         net (fo=1, routed)           0.451    20.075    u_gbuf/coeff_a_reg[24]_i_16_n_7
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    21.014 r  u_gbuf/coeff_a_reg[20]_i_10/O[3]
                         net (fo=4, routed)           0.631    21.645    u_gbuf/coeff_a_reg[20]_i_10_n_4
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.306    21.951 r  u_gbuf/coeff_a[24]_i_24/O
                         net (fo=1, routed)           0.643    22.594    u_gbuf/data0[20]
    SLICE_X28Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.979 r  u_gbuf/coeff_a_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.979    u_gbuf/coeff_a_reg[24]_i_17_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.313 r  u_gbuf/coeff_a_reg[31]_i_40/O[1]
                         net (fo=1, routed)           0.439    23.753    u_gbuf/coeff_a_reg[31]_i_40_n_6
    SLICE_X27Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    24.454 r  u_gbuf/coeff_a_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.463    u_gbuf/coeff_a_reg[24]_i_11_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.797 r  u_gbuf/coeff_a_reg[31]_i_20/O[1]
                         net (fo=4, routed)           0.455    25.252    u_gbuf/coeff_a_reg[31]_i_20_n_6
    SLICE_X27Y127        LUT4 (Prop_lut4_I3_O)        0.303    25.555 r  u_gbuf/coeff_a[26]_i_2/O
                         net (fo=2, routed)           0.635    26.190    u_gbuf/coeff_a[26]_i_2_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.697 r  u_gbuf/coeff_a_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.697    u_gbuf/coeff_a_reg[31]_i_19_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.919 r  u_gbuf/coeff_a_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.568    27.487    u_gbuf/coeff_a_reg[31]_i_18_n_7
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    28.366 f  u_gbuf/coeff_a_reg[31]_i_5/O[2]
                         net (fo=2, routed)           0.630    28.996    u_gbuf/coeff_a_reg[31]_i_5_n_5
    SLICE_X24Y126        LUT4 (Prop_lut4_I3_O)        0.302    29.298 r  u_gbuf/coeff_a[31]_i_9/O
                         net (fo=1, routed)           0.000    29.298    u_gbuf/coeff_a[31]_i_9_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    29.546 r  u_gbuf/coeff_a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.302    29.848    u_gbuf/parse_int_from_buf_return0[31]
    SLICE_X23Y126        LUT6 (Prop_lut6_I0_O)        0.302    30.150 r  u_gbuf/coeff_a[31]_i_2/O
                         net (fo=10, routed)          0.575    30.725    parse_int_from_buf_return[31]
    SLICE_X23Y127        FDCE                                         r  coeff_c_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.599    14.940    basys_clock_IBUF_BUFG
    SLICE_X23Y127        FDCE                                         r  coeff_c_reg[31]_rep/C
                         clock pessimism              0.267    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X23Y127        FDCE (Setup_fdce_C_D)       -0.067    15.105    coeff_c_reg[31]_rep
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -30.725    
  -------------------------------------------------------------------
                         slack                                -15.620    

Slack (VIOLATED) :        -15.601ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_c_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.481ns  (logic 12.788ns (50.186%)  route 12.693ns (49.814%))
  Logic Levels:           31  (CARRY4=19 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.376 r  u_gbuf/coeff_a_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.376    u_gbuf/coeff_a_reg[20]_i_20_n_0
    SLICE_X28Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.598 r  u_gbuf/coeff_a_reg[24]_i_17/O[0]
                         net (fo=1, routed)           0.314    22.912    u_gbuf/coeff_a_reg[24]_i_17_n_7
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    23.791 r  u_gbuf/coeff_a_reg[20]_i_12/O[2]
                         net (fo=1, routed)           0.671    24.462    u_gbuf/coeff_a_reg[20]_i_12_n_5
    SLICE_X27Y127        LUT6 (Prop_lut6_I5_O)        0.302    24.764 r  u_gbuf/coeff_a[19]_i_2/O
                         net (fo=5, routed)           0.654    25.418    u_gbuf/coeff_a[19]_i_2_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  u_gbuf/coeff_a[24]_i_13/O
                         net (fo=1, routed)           0.000    25.542    u_gbuf/coeff_a[24]_i_13_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.940 r  u_gbuf/coeff_a_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.940    u_gbuf/coeff_a_reg[24]_i_9_n_0
    SLICE_X26Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.162 r  u_gbuf/coeff_a_reg[28]_i_9/O[0]
                         net (fo=1, routed)           0.568    26.730    u_gbuf/coeff_a_reg[28]_i_9_n_7
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    27.609 f  u_gbuf/coeff_a_reg[24]_i_3/O[2]
                         net (fo=2, routed)           0.661    28.269    u_gbuf/coeff_a_reg[24]_i_3_n_5
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.302    28.571 r  u_gbuf/coeff_a[24]_i_6/O
                         net (fo=1, routed)           0.000    28.571    u_gbuf/coeff_a[24]_i_6_n_0
    SLICE_X24Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.969 r  u_gbuf/coeff_a_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.978    u_gbuf/coeff_a_reg[24]_i_2_n_0
    SLICE_X24Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.312 r  u_gbuf/coeff_a_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.565    29.878    u_gbuf/parse_int_from_buf_return0[26]
    SLICE_X24Y127        LUT5 (Prop_lut5_I0_O)        0.303    30.181 r  u_gbuf/coeff_a[26]_i_1/O
                         net (fo=10, routed)          0.544    30.725    parse_int_from_buf_return[26]
    SLICE_X26Y127        FDCE                                         r  coeff_c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.598    14.939    basys_clock_IBUF_BUFG
    SLICE_X26Y127        FDCE                                         r  coeff_c_reg[26]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X26Y127        FDCE (Setup_fdce_C_D)       -0.047    15.124    coeff_c_reg[26]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -30.725    
  -------------------------------------------------------------------
                         slack                                -15.601    

Slack (VIOLATED) :        -15.581ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_b_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 12.257ns (48.179%)  route 13.183ns (51.821%))
  Logic Levels:           28  (CARRY4=17 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549    13.662 r  u_gbuf/coeff_a_reg[8]_i_18/O[3]
                         net (fo=5, routed)           0.983    14.646    u_gbuf/coeff_a_reg[8]_i_18_n_4
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.306    14.952 r  u_gbuf/coeff_a[12]_i_48/O
                         net (fo=1, routed)           0.000    14.952    u_gbuf/coeff_a[12]_i_48_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.353 r  u_gbuf/coeff_a_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.353    u_gbuf/coeff_a_reg[12]_i_32_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.575 r  u_gbuf/coeff_a_reg[20]_i_26/O[0]
                         net (fo=1, routed)           0.589    16.163    u_gbuf/coeff_a_reg[20]_i_26_n_7
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.105 r  u_gbuf/coeff_a_reg[12]_i_20/O[3]
                         net (fo=7, routed)           0.520    17.626    u_gbuf/coeff_a_reg[12]_i_20_n_4
    SLICE_X35Y120        LUT6 (Prop_lut6_I2_O)        0.307    17.933 r  u_gbuf/coeff_a[16]_i_22/O
                         net (fo=1, routed)           0.545    18.478    u_gbuf/coeff_a[16]_i_22_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.863 r  u_gbuf/coeff_a_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.863    u_gbuf/coeff_a_reg[16]_i_14_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.085 r  u_gbuf/coeff_a_reg[20]_i_17/O[0]
                         net (fo=1, routed)           0.451    19.536    u_gbuf/coeff_a_reg[20]_i_17_n_7
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    20.415 r  u_gbuf/coeff_a_reg[16]_i_9/O[2]
                         net (fo=4, routed)           0.607    21.021    u_gbuf/coeff_a_reg[16]_i_9_n_5
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.302    21.323 r  u_gbuf/coeff_a[20]_i_35/O
                         net (fo=2, routed)           0.654    21.978    u_gbuf/data0[15]
    SLICE_X28Y122        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    22.416 r  u_gbuf/coeff_a_reg[20]_i_20/O[3]
                         net (fo=1, routed)           0.455    22.871    u_gbuf/coeff_a_reg[20]_i_20_n_4
    SLICE_X27Y123        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    23.601 r  u_gbuf/coeff_a_reg[20]_i_12/O[1]
                         net (fo=3, routed)           0.645    24.246    u_gbuf/coeff_a_reg[20]_i_12_n_6
    SLICE_X29Y125        LUT5 (Prop_lut5_I1_O)        0.303    24.549 r  u_gbuf/coeff_a[18]_i_2/O
                         net (fo=3, routed)           0.733    25.282    u_gbuf/coeff_a[18]_i_2_n_0
    SLICE_X26Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    25.819 r  u_gbuf/coeff_a_reg[24]_i_9/O[2]
                         net (fo=1, routed)           0.602    26.421    u_gbuf/coeff_a_reg[24]_i_9_n_5
    SLICE_X25Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    27.124 r  u_gbuf/coeff_a_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.124    u_gbuf/coeff_a_reg[20]_i_3_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.458 f  u_gbuf/coeff_a_reg[24]_i_3/O[1]
                         net (fo=2, routed)           0.611    28.070    u_gbuf/coeff_a_reg[24]_i_3_n_6
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.303    28.373 r  u_gbuf/coeff_a[24]_i_7/O
                         net (fo=1, routed)           0.000    28.373    u_gbuf/coeff_a[24]_i_7_n_0
    SLICE_X24Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.953 r  u_gbuf/coeff_a_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.620    29.572    u_gbuf/parse_int_from_buf_return0[23]
    SLICE_X23Y125        LUT5 (Prop_lut5_I0_O)        0.302    29.874 r  u_gbuf/coeff_a[23]_i_1/O
                         net (fo=11, routed)          0.809    30.684    parse_int_from_buf_return[23]
    SLICE_X18Y124        FDCE                                         r  coeff_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.597    14.938    basys_clock_IBUF_BUFG
    SLICE_X18Y124        FDCE                                         r  coeff_b_reg[23]/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X18Y124        FDCE (Setup_fdce_C_D)       -0.067    15.103    coeff_b_reg[23]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -30.684    
  -------------------------------------------------------------------
                         slack                                -15.581    

Slack (VIOLATED) :        -15.566ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_d_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.433ns  (logic 13.140ns (51.665%)  route 12.293ns (48.335%))
  Logic Levels:           31  (CARRY4=20 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    13.815 r  u_gbuf/coeff_a_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.815    u_gbuf/coeff_a_reg[8]_i_18_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  u_gbuf/coeff_a_reg[12]_i_18/O[1]
                         net (fo=4, routed)           0.646    14.795    u_gbuf/coeff_a_reg[12]_i_18_n_6
    SLICE_X32Y121        LUT4 (Prop_lut4_I3_O)        0.303    15.098 r  u_gbuf/coeff_a[10]_i_3/O
                         net (fo=6, routed)           0.379    15.477    u_gbuf/coeff_a[10]_i_3_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.984 r  u_gbuf/coeff_a_reg[20]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.984    u_gbuf/coeff_a_reg[20]_i_26_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.206 r  u_gbuf/coeff_a_reg[20]_i_19/O[0]
                         net (fo=1, routed)           0.589    16.795    u_gbuf/coeff_a_reg[20]_i_19_n_7
    SLICE_X30Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    17.672 r  u_gbuf/coeff_a_reg[20]_i_18/O[2]
                         net (fo=4, routed)           0.478    18.150    u_gbuf/coeff_a_reg[20]_i_18_n_5
    SLICE_X35Y122        LUT4 (Prop_lut4_I0_O)        0.301    18.451 r  u_gbuf/coeff_a[15]_i_3/O
                         net (fo=4, routed)           0.553    19.004    u_gbuf/coeff_a[15]_i_3_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.402 r  u_gbuf/coeff_a_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.402    u_gbuf/coeff_a_reg[20]_i_17_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.624 r  u_gbuf/coeff_a_reg[24]_i_16/O[0]
                         net (fo=1, routed)           0.451    20.075    u_gbuf/coeff_a_reg[24]_i_16_n_7
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    21.014 r  u_gbuf/coeff_a_reg[20]_i_10/O[3]
                         net (fo=4, routed)           0.631    21.645    u_gbuf/coeff_a_reg[20]_i_10_n_4
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.306    21.951 r  u_gbuf/coeff_a[24]_i_24/O
                         net (fo=1, routed)           0.643    22.594    u_gbuf/data0[20]
    SLICE_X28Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.979 r  u_gbuf/coeff_a_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.979    u_gbuf/coeff_a_reg[24]_i_17_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.313 r  u_gbuf/coeff_a_reg[31]_i_40/O[1]
                         net (fo=1, routed)           0.439    23.753    u_gbuf/coeff_a_reg[31]_i_40_n_6
    SLICE_X27Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    24.454 r  u_gbuf/coeff_a_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.463    u_gbuf/coeff_a_reg[24]_i_11_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.797 r  u_gbuf/coeff_a_reg[31]_i_20/O[1]
                         net (fo=4, routed)           0.455    25.252    u_gbuf/coeff_a_reg[31]_i_20_n_6
    SLICE_X27Y127        LUT4 (Prop_lut4_I3_O)        0.303    25.555 r  u_gbuf/coeff_a[26]_i_2/O
                         net (fo=2, routed)           0.635    26.190    u_gbuf/coeff_a[26]_i_2_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.697 r  u_gbuf/coeff_a_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.697    u_gbuf/coeff_a_reg[31]_i_19_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.919 r  u_gbuf/coeff_a_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.568    27.487    u_gbuf/coeff_a_reg[31]_i_18_n_7
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    28.366 f  u_gbuf/coeff_a_reg[31]_i_5/O[2]
                         net (fo=2, routed)           0.630    28.996    u_gbuf/coeff_a_reg[31]_i_5_n_5
    SLICE_X24Y126        LUT4 (Prop_lut4_I3_O)        0.302    29.298 r  u_gbuf/coeff_a[31]_i_9/O
                         net (fo=1, routed)           0.000    29.298    u_gbuf/coeff_a[31]_i_9_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    29.546 r  u_gbuf/coeff_a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.302    29.848    u_gbuf/parse_int_from_buf_return0[31]
    SLICE_X23Y126        LUT6 (Prop_lut6_I0_O)        0.302    30.150 r  u_gbuf/coeff_a[31]_i_2/O
                         net (fo=10, routed)          0.527    30.676    parse_int_from_buf_return[31]
    SLICE_X20Y127        FDCE                                         r  coeff_d_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.599    14.940    basys_clock_IBUF_BUFG
    SLICE_X20Y127        FDCE                                         r  coeff_d_reg[31]/C
                         clock pessimism              0.267    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X20Y127        FDCE (Setup_fdce_C_D)       -0.061    15.111    coeff_d_reg[31]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -30.676    
  -------------------------------------------------------------------
                         slack                                -15.566    

Slack (VIOLATED) :        -15.566ns  (required time - arrival time)
  Source:                 u_gbuf/len_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coeff_d_reg[31]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.436ns  (logic 13.140ns (51.659%)  route 12.296ns (48.341%))
  Logic Levels:           31  (CARRY4=20 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.722     5.243    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X30Y128        FDCE                                         r  u_gbuf/len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDCE (Prop_fdce_C_Q)         0.518     5.761 r  u_gbuf/len_reg[3]/Q
                         net (fo=18, routed)          0.855     6.617    u_gbuf/gbuf_len[3]
    SLICE_X32Y127        LUT6 (Prop_lut6_I1_O)        0.124     6.741 f  u_gbuf/vpref[3][3]_i_10/O
                         net (fo=74, routed)          0.360     7.101    u_gbuf/vpref[3][3]_i_10_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  u_gbuf/coeff_a[6]_i_7/O
                         net (fo=9, routed)           0.663     7.888    u_gbuf/coeff_a[6]_i_7_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  u_gbuf/coeff_a[2]_i_5/O
                         net (fo=7, routed)           0.516     8.528    u_gbuf/coeff_a[2]_i_5_n_0
    SLICE_X33Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.652 r  u_gbuf/coeff_a[8]_i_36/O
                         net (fo=1, routed)           0.000     8.652    u_gbuf/coeff_a[8]_i_36_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.232 r  u_gbuf/coeff_a_reg[8]_i_22/O[2]
                         net (fo=1, routed)           0.540     9.772    u_gbuf/coeff_a_reg[8]_i_22_n_5
    SLICE_X31Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.475 r  u_gbuf/coeff_a_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.475    u_gbuf/coeff_a_reg[4]_i_17_n_0
    SLICE_X31Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.809 r  u_gbuf/coeff_a_reg[8]_i_17/O[1]
                         net (fo=4, routed)           0.919    11.729    u_gbuf/acc0[6]
    SLICE_X34Y124        LUT5 (Prop_lut5_I2_O)        0.303    12.032 r  u_gbuf/coeff_a[12]_i_44/O
                         net (fo=1, routed)           0.000    12.032    u_gbuf/coeff_a[12]_i_44_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.610 r  u_gbuf/coeff_a_reg[12]_i_23/O[2]
                         net (fo=1, routed)           0.504    13.113    u_gbuf/coeff_a_reg[12]_i_23_n_5
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    13.815 r  u_gbuf/coeff_a_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.815    u_gbuf/coeff_a_reg[8]_i_18_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.149 r  u_gbuf/coeff_a_reg[12]_i_18/O[1]
                         net (fo=4, routed)           0.646    14.795    u_gbuf/coeff_a_reg[12]_i_18_n_6
    SLICE_X32Y121        LUT4 (Prop_lut4_I3_O)        0.303    15.098 r  u_gbuf/coeff_a[10]_i_3/O
                         net (fo=6, routed)           0.379    15.477    u_gbuf/coeff_a[10]_i_3_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.984 r  u_gbuf/coeff_a_reg[20]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.984    u_gbuf/coeff_a_reg[20]_i_26_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.206 r  u_gbuf/coeff_a_reg[20]_i_19/O[0]
                         net (fo=1, routed)           0.589    16.795    u_gbuf/coeff_a_reg[20]_i_19_n_7
    SLICE_X30Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    17.672 r  u_gbuf/coeff_a_reg[20]_i_18/O[2]
                         net (fo=4, routed)           0.478    18.150    u_gbuf/coeff_a_reg[20]_i_18_n_5
    SLICE_X35Y122        LUT4 (Prop_lut4_I0_O)        0.301    18.451 r  u_gbuf/coeff_a[15]_i_3/O
                         net (fo=4, routed)           0.553    19.004    u_gbuf/coeff_a[15]_i_3_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.402 r  u_gbuf/coeff_a_reg[20]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.402    u_gbuf/coeff_a_reg[20]_i_17_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.624 r  u_gbuf/coeff_a_reg[24]_i_16/O[0]
                         net (fo=1, routed)           0.451    20.075    u_gbuf/coeff_a_reg[24]_i_16_n_7
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    21.014 r  u_gbuf/coeff_a_reg[20]_i_10/O[3]
                         net (fo=4, routed)           0.631    21.645    u_gbuf/coeff_a_reg[20]_i_10_n_4
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.306    21.951 r  u_gbuf/coeff_a[24]_i_24/O
                         net (fo=1, routed)           0.643    22.594    u_gbuf/data0[20]
    SLICE_X28Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.979 r  u_gbuf/coeff_a_reg[24]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.979    u_gbuf/coeff_a_reg[24]_i_17_n_0
    SLICE_X28Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.313 r  u_gbuf/coeff_a_reg[31]_i_40/O[1]
                         net (fo=1, routed)           0.439    23.753    u_gbuf/coeff_a_reg[31]_i_40_n_6
    SLICE_X27Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    24.454 r  u_gbuf/coeff_a_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    24.463    u_gbuf/coeff_a_reg[24]_i_11_n_0
    SLICE_X27Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.797 r  u_gbuf/coeff_a_reg[31]_i_20/O[1]
                         net (fo=4, routed)           0.455    25.252    u_gbuf/coeff_a_reg[31]_i_20_n_6
    SLICE_X27Y127        LUT4 (Prop_lut4_I3_O)        0.303    25.555 r  u_gbuf/coeff_a[26]_i_2/O
                         net (fo=2, routed)           0.635    26.190    u_gbuf/coeff_a[26]_i_2_n_0
    SLICE_X26Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.697 r  u_gbuf/coeff_a_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.697    u_gbuf/coeff_a_reg[31]_i_19_n_0
    SLICE_X26Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.919 r  u_gbuf/coeff_a_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.568    27.487    u_gbuf/coeff_a_reg[31]_i_18_n_7
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    28.366 f  u_gbuf/coeff_a_reg[31]_i_5/O[2]
                         net (fo=2, routed)           0.630    28.996    u_gbuf/coeff_a_reg[31]_i_5_n_5
    SLICE_X24Y126        LUT4 (Prop_lut4_I3_O)        0.302    29.298 r  u_gbuf/coeff_a[31]_i_9/O
                         net (fo=1, routed)           0.000    29.298    u_gbuf/coeff_a[31]_i_9_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    29.546 r  u_gbuf/coeff_a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.302    29.848    u_gbuf/parse_int_from_buf_return0[31]
    SLICE_X23Y126        LUT6 (Prop_lut6_I0_O)        0.302    30.150 r  u_gbuf/coeff_a[31]_i_2/O
                         net (fo=10, routed)          0.530    30.679    parse_int_from_buf_return[31]
    SLICE_X20Y127        FDCE                                         r  coeff_d_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.599    14.940    basys_clock_IBUF_BUFG
    SLICE_X20Y127        FDCE                                         r  coeff_d_reg[31]_rep/C
                         clock pessimism              0.267    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X20Y127        FDCE (Setup_fdce_C_D)       -0.058    15.114    coeff_d_reg[31]_rep
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -30.679    
  -------------------------------------------------------------------
                         slack                                -15.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 seed_mag_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_addsub/acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.642%)  route 0.231ns (55.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.562     1.445    basys_clock_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  seed_mag_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  seed_mag_r_reg[29]/Q
                         net (fo=2, routed)           0.231     1.817    u_addsub/seed_mag_r_reg[31][29]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  u_addsub/acc[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    u_addsub/acc[29]_i_1__0_n_0
    SLICE_X33Y50         FDCE                                         r  u_addsub/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.830     1.958    u_addsub/basys_clock_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  u_addsub/acc_reg[29]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.091     1.800    u_addsub/acc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_strip/vpref_reg[9][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_strip/vpref_reg[10][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.247%)  route 0.143ns (38.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.647     1.531    u_strip/basys_clock_IBUF_BUFG
    SLICE_X55Y100        FDCE                                         r  u_strip/vpref_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.128     1.659 r  u_strip/vpref_reg[9][7]/Q
                         net (fo=4, routed)           0.143     1.802    u_strip/vpref_reg[9]__0[7]
    SLICE_X55Y99         LUT5 (Prop_lut5_I0_O)        0.098     1.900 r  u_strip/vpref[10][7]_i_1/O
                         net (fo=1, routed)           0.000     1.900    u_strip/vpref[10][7]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  u_strip/vpref_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.835     1.963    u_strip/basys_clock_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  u_strip/vpref_reg[10][7]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.091     1.805    u_strip/vpref_reg[10][7]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_mouse/Inst_Ps2Interface/delay_100us_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.596     1.479    u_mouse/Inst_Ps2Interface/basys_clock_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  u_mouse/Inst_Ps2Interface/delay_100us_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_mouse/Inst_Ps2Interface/delay_100us_count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.738    u_mouse/Inst_Ps2Interface/delay_100us_count_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  u_mouse/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    u_mouse/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  u_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    u_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  u_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.864     1.992    u_mouse/Inst_Ps2Interface/basys_clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  u_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    u_mouse/Inst_Ps2Interface/delay_100us_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_addsub/sum_mag_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stream/n_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.957%)  route 0.279ns (60.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.562     1.445    u_addsub/basys_clock_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  u_addsub/sum_mag_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_addsub/sum_mag_reg[30]/Q
                         net (fo=2, routed)           0.279     1.866    u_trig_simple/sum_mag_reg[31][30]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.911 r  u_trig_simple/n[30]_i_1/O
                         net (fo=1, routed)           0.000     1.911    u_stream/res_mag_reg[31][1]
    SLICE_X40Y43         FDCE                                         r  u_stream/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.833     1.960    u_stream/basys_clock_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  u_stream/n_reg[30]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.091     1.807    u_stream/n_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_trig_simple/u_cordic/y_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_trig_simple/u_cordic/sin_q16_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.208%)  route 0.286ns (57.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.596     1.479    u_trig_simple/u_cordic/basys_clock_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  u_trig_simple/u_cordic/y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  u_trig_simple/u_cordic/y_reg[30]/Q
                         net (fo=9, routed)           0.286     1.929    u_trig_simple/u_cordic/y_reg_n_0_[30]
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.974 r  u_trig_simple/u_cordic/sin_q16[30]_i_1/O
                         net (fo=1, routed)           0.000     1.974    u_trig_simple/u_cordic/sin_q160_in[30]
    SLICE_X64Y53         FDCE                                         r  u_trig_simple/u_cordic/sin_q16_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.863     1.991    u_trig_simple/u_cordic/basys_clock_IBUF_BUFG
    SLICE_X64Y53         FDCE                                         r  u_trig_simple/u_cordic/sin_q16_reg[30]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X64Y53         FDCE (Hold_fdce_C_D)         0.120     1.867    u_trig_simple/u_cordic/sin_q16_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_addsub/acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_addsub/sum_mag_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.642%)  route 0.308ns (62.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.564     1.447    u_addsub/basys_clock_IBUF_BUFG
    SLICE_X41Y47         FDCE                                         r  u_addsub/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_addsub/acc_reg[14]/Q
                         net (fo=5, routed)           0.308     1.896    u_addsub/acc_reg_n_0_[14]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  u_addsub/sum_mag[14]_i_1/O
                         net (fo=1, routed)           0.000     1.941    u_addsub/sum_mag[14]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  u_addsub/sum_mag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.832     1.959    u_addsub/basys_clock_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  u_addsub/sum_mag_reg[14]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.120     1.830    u_addsub/sum_mag_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_strip/vpref_reg[11][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_strip/vpref_reg[12][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.589%)  route 0.205ns (52.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.647     1.531    u_strip/basys_clock_IBUF_BUFG
    SLICE_X55Y100        FDCE                                         r  u_strip/vpref_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.141     1.672 r  u_strip/vpref_reg[11][4]/Q
                         net (fo=7, routed)           0.205     1.876    u_strip/vpref_reg[11]__0[4]
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.921 r  u_strip/vpref[12][6]_i_1/O
                         net (fo=1, routed)           0.000     1.921    u_strip/vpref[12][6]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  u_strip/vpref_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.835     1.963    u_strip/basys_clock_IBUF_BUFG
    SLICE_X53Y99         FDCE                                         r  u_strip/vpref_reg[12][6]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.092     1.806    u_strip/vpref_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_strip/vpref_reg[14][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_strip/vpref_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.649%)  route 0.240ns (56.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.646     1.530    u_strip/basys_clock_IBUF_BUFG
    SLICE_X53Y101        FDCE                                         r  u_strip/vpref_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  u_strip/vpref_reg[14][2]/Q
                         net (fo=6, routed)           0.240     1.911    u_strip/vpref_reg[14]__0[2]
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.956 r  u_strip/vpref[15][3]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_strip/vpref[15][3]_i_1_n_0
    SLICE_X52Y99         FDCE                                         r  u_strip/vpref_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.835     1.963    u_strip/basys_clock_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  u_strip/vpref_reg[15][3]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.121     1.835    u_strip/vpref_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_strip/vpref_reg[14][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_strip/vpref_reg[15][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.547%)  route 0.241ns (56.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.646     1.530    u_strip/basys_clock_IBUF_BUFG
    SLICE_X53Y101        FDCE                                         r  u_strip/vpref_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  u_strip/vpref_reg[14][2]/Q
                         net (fo=6, routed)           0.241     1.912    u_strip/vpref_reg[14]__0[2]
    SLICE_X52Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.957 r  u_strip/vpref[15][2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    u_strip/vpref[15][2]_i_1_n_0
    SLICE_X52Y99         FDCE                                         r  u_strip/vpref_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.835     1.963    u_strip/basys_clock_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  u_strip/vpref_reg[15][2]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.120     1.834    u_strip/vpref_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_strip/vpref_reg[25][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_strip/vpref_reg[26][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.909%)  route 0.357ns (63.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.562     1.445    u_strip/basys_clock_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  u_strip/vpref_reg[25][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_strip/vpref_reg[25][2]/Q
                         net (fo=6, routed)           0.357     1.966    u_strip/vpref_reg[25]__0[2]
    SLICE_X41Y101        LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  u_strip/vpref[26][3]_i_1/O
                         net (fo=1, routed)           0.000     2.011    u_strip/vpref[26][3]_i_1_n_0
    SLICE_X41Y101        FDCE                                         r  u_strip/vpref_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.917     2.045    u_strip/basys_clock_IBUF_BUFG
    SLICE_X41Y101        FDCE                                         r  u_strip/vpref_reg[26][3]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X41Y101        FDCE (Hold_fdce_C_D)         0.092     1.888    u_strip/vpref_reg[26][3]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   FSM_onehot_sup_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   FSM_onehot_sup_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   FSM_onehot_sup_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y68   buf_clear_pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y67   calc_mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y67   calc_mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y57   clear_on_next_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X18Y121  coeff_a_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y128  coeff_a_reg[0]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y121  coeff_a_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y119  coeff_a_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y121  coeff_a_reg[10]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y120  coeff_a_reg[10]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y120  coeff_a_reg[10]_replica_5/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y120  coeff_a_reg[10]_replica_7/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y121  coeff_a_reg[11]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y120  coeff_a_reg[11]_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y120  coeff_a_reg[11]_replica_5/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y119  coeff_a_reg[12]_replica_1/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_sup_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_sup_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_sup_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y114  coeff_a_reg[0]_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y114  coeff_a_reg[0]_replica_4/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X24Y118  coeff_a_reg[10]_replica_6/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y118  coeff_a_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y118  coeff_a_reg[12]_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y118  coeff_a_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y118  coeff_a_reg[14]_replica_2/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[138]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.580ns (8.762%)  route 6.039ns (91.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         4.061    11.688    u_buf/rst0
    SLICE_X35Y112        FDCE                                         f  u_buf/buffer_bus_reg[138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.604    14.945    u_buf/basys_clock_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  u_buf/buffer_bus_reg[138]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X35Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.692    u_buf/buffer_bus_reg[138]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.580ns (8.762%)  route 6.039ns (91.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         4.061    11.688    u_buf/rst0
    SLICE_X35Y112        FDCE                                         f  u_buf/buffer_bus_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.604    14.945    u_buf/basys_clock_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  u_buf/buffer_bus_reg[20]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X35Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.692    u_buf/buffer_bus_reg[20]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.580ns (8.762%)  route 6.039ns (91.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         4.061    11.688    u_buf/rst0
    SLICE_X35Y112        FDCE                                         f  u_buf/buffer_bus_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.604    14.945    u_buf/basys_clock_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  u_buf/buffer_bus_reg[26]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X35Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.692    u_buf/buffer_bus_reg[26]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[118]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 0.580ns (8.857%)  route 5.968ns (91.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         3.990    11.617    u_buf/rst0
    SLICE_X35Y114        FDCE                                         f  u_buf/buffer_bus_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.603    14.944    u_buf/basys_clock_IBUF_BUFG
    SLICE_X35Y114        FDCE                                         r  u_buf/buffer_bus_reg[118]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X35Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.691    u_buf/buffer_bus_reg[118]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[147]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 0.580ns (8.857%)  route 5.968ns (91.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         3.990    11.617    u_buf/rst0
    SLICE_X35Y114        FDCE                                         f  u_buf/buffer_bus_reg[147]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.603    14.944    u_buf/basys_clock_IBUF_BUFG
    SLICE_X35Y114        FDCE                                         r  u_buf/buffer_bus_reg[147]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X35Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.691    u_buf/buffer_bus_reg[147]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[90]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.580ns (8.762%)  route 6.039ns (91.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         4.061    11.688    u_buf/rst0
    SLICE_X34Y112        FDCE                                         f  u_buf/buffer_bus_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.604    14.945    u_buf/basys_clock_IBUF_BUFG
    SLICE_X34Y112        FDCE                                         r  u_buf/buffer_bus_reg[90]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X34Y112        FDCE (Recov_fdce_C_CLR)     -0.319    14.778    u_buf/buffer_bus_reg[90]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[136]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.580ns (8.970%)  route 5.886ns (91.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         3.908    11.535    u_buf/rst0
    SLICE_X48Y117        FDCE                                         f  u_buf/buffer_bus_reg[136]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.604    14.945    u_buf/basys_clock_IBUF_BUFG
    SLICE_X48Y117        FDCE                                         r  u_buf/buffer_bus_reg[136]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X48Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.692    u_buf/buffer_bus_reg[136]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[88]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.580ns (8.970%)  route 5.886ns (91.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         3.908    11.535    u_buf/rst0
    SLICE_X48Y117        FDCE                                         f  u_buf/buffer_bus_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.604    14.945    u_buf/basys_clock_IBUF_BUFG
    SLICE_X48Y117        FDCE                                         r  u_buf/buffer_bus_reg[88]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X48Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.692    u_buf/buffer_bus_reg[88]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 buf_clear_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buf/buffer_bus_reg[99]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.580ns (8.987%)  route 5.874ns (91.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.548     5.069    basys_clock_IBUF_BUFG
    SLICE_X55Y68         FDCE                                         r  buf_clear_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  buf_clear_pulse_reg/Q
                         net (fo=6, routed)           1.978     7.503    u_buf/buf_clear_pulse
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.627 f  u_buf/buffer_bus[159]_i_2/O
                         net (fo=166, routed)         3.896    11.523    u_buf/rst0
    SLICE_X49Y106        FDCE                                         f  u_buf/buffer_bus_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.612    14.953    u_buf/basys_clock_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  u_buf/buffer_bus_reg[99]/C
                         clock pessimism              0.187    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X49Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.700    u_buf/buffer_bus_reg[99]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[121]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.580ns (9.065%)  route 5.818ns (90.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.549     5.070    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.526 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.741     6.267    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.391 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         5.077    11.468    u_gbuf/rst04_out
    SLICE_X49Y111        FDCE                                         f  u_gbuf/buffer_bus_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        1.609    14.950    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  u_gbuf/buffer_bus_reg[121]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X49Y111        FDCE (Recov_fdce_C_CLR)     -0.405    14.697    u_gbuf/buffer_bus_reg[121]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  3.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[83]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.475     2.355    u_gbuf/rst04_out
    SLICE_X34Y108        FDCE                                         f  u_gbuf/buffer_bus_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.915     2.043    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X34Y108        FDCE                                         r  u_gbuf/buffer_bus_reg[83]/C
                         clock pessimism             -0.249     1.794    
    SLICE_X34Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.727    u_gbuf/buffer_bus_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[115]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.807%)  route 0.803ns (81.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.550     2.430    u_gbuf/rst04_out
    SLICE_X32Y109        FDCE                                         f  u_gbuf/buffer_bus_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.915     2.043    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X32Y109        FDCE                                         r  u_gbuf/buffer_bus_reg[115]/C
                         clock pessimism             -0.249     1.794    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.702    u_gbuf/buffer_bus_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[81]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.807%)  route 0.803ns (81.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.550     2.430    u_gbuf/rst04_out
    SLICE_X32Y109        FDCE                                         f  u_gbuf/buffer_bus_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.915     2.043    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X32Y109        FDCE                                         r  u_gbuf/buffer_bus_reg[81]/C
                         clock pessimism             -0.249     1.794    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.702    u_gbuf/buffer_bus_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[84]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.928%)  route 0.851ns (82.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.598     2.479    u_gbuf/rst04_out
    SLICE_X31Y109        FDCE                                         f  u_gbuf/buffer_bus_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.915     2.043    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  u_gbuf/buffer_bus_reg[84]/C
                         clock pessimism             -0.249     1.794    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.702    u_gbuf/buffer_bus_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[122]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.120%)  route 0.968ns (83.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.715     2.595    u_gbuf/rst04_out
    SLICE_X27Y112        FDCE                                         f  u_gbuf/buffer_bus_reg[122]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.914     2.042    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X27Y112        FDCE                                         r  u_gbuf/buffer_bus_reg[122]/C
                         clock pessimism             -0.249     1.793    
    SLICE_X27Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.701    u_gbuf/buffer_bus_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[42]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.120%)  route 0.968ns (83.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.715     2.595    u_gbuf/rst04_out
    SLICE_X27Y112        FDCE                                         f  u_gbuf/buffer_bus_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.914     2.042    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X27Y112        FDCE                                         r  u_gbuf/buffer_bus_reg[42]/C
                         clock pessimism             -0.249     1.793    
    SLICE_X27Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.701    u_gbuf/buffer_bus_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[90]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.120%)  route 0.968ns (83.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.715     2.595    u_gbuf/rst04_out
    SLICE_X27Y112        FDCE                                         f  u_gbuf/buffer_bus_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.914     2.042    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X27Y112        FDCE                                         r  u_gbuf/buffer_bus_reg[90]/C
                         clock pessimism             -0.249     1.793    
    SLICE_X27Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.701    u_gbuf/buffer_bus_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[102]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.186ns (14.538%)  route 1.093ns (85.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.840     2.721    u_gbuf/rst04_out
    SLICE_X29Y116        FDCE                                         f  u_gbuf/buffer_bus_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.910     2.038    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X29Y116        FDCE                                         r  u_gbuf/buffer_bus_reg[102]/C
                         clock pessimism             -0.249     1.789    
    SLICE_X29Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    u_gbuf/buffer_bus_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[134]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.186ns (14.538%)  route 1.093ns (85.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.840     2.721    u_gbuf/rst04_out
    SLICE_X29Y116        FDCE                                         f  u_gbuf/buffer_bus_reg[134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.910     2.038    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X29Y116        FDCE                                         r  u_gbuf/buffer_bus_reg[134]/C
                         clock pessimism             -0.249     1.789    
    SLICE_X29Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    u_gbuf/buffer_bus_reg[134]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 gbuf_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gbuf/buffer_bus_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.186ns (14.538%)  route 1.093ns (85.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.558     1.441    basys_clock_IBUF_BUFG
    SLICE_X35Y88         FDPE                                         r  gbuf_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  gbuf_rst_reg/Q
                         net (fo=1, routed)           0.253     1.835    u_gbuf/gbuf_rst_reg
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.880 f  u_gbuf/buffer_bus[149]_i_2__0/O
                         net (fo=156, routed)         0.840     2.721    u_gbuf/rst04_out
    SLICE_X29Y116        FDCE                                         f  u_gbuf/buffer_bus_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=3328, routed)        0.910     2.038    u_gbuf/basys_clock_IBUF_BUFG
    SLICE_X29Y116        FDCE                                         r  u_gbuf/buffer_bus_reg[27]/C
                         clock pessimism             -0.249     1.789    
    SLICE_X29Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    u_gbuf/buffer_bus_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.024    





